I 000051 55 17289         1413475139925 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413475139926 2014.10.16 11:58:59)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code babfbdeeeaecefafbab4ace0e2bcbcbcecbcbebcbb)
	(_entity
		(_time 1413475139919)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413475140142 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413475140143 2014.10.16 11:59:00)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8581858a82d2d893d4d2c3dfd2838c838383d38281)
	(_entity
		(_time 1413475140136)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140338 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413475140341 2014.10.16 11:59:00)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 50545153540707450301400a535657575456545653)
	(_entity
		(_time 1413475140338)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413475140565 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413475140566 2014.10.16 11:59:00)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3a3e383f6f6d6d2f653f2c60623c3c3c6c3d3e3c3e)
	(_entity
		(_time 1413475140561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413475140570 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413475140571 2014.10.16 11:59:00)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3a3e383f6f6d6d2f3e3b2c60623c3c3c6c3d3e3c3e)
	(_entity
		(_time 1413475140561)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413475140575 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413475140576 2014.10.16 11:59:00)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3a3e383f6f6d6d2f6b692c60623c3c3c6c3d3e3c3e)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413475140579 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413475140580 2014.10.16 11:59:00)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3a3e383f6f6d6d2f643e2c60623c3c3c6c3d3e3c3e)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413475140909 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413475140910 2014.10.16 11:59:00)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9195929e94c6c684c79690c189cbc197c497c4979497c2)
	(_entity
		(_time 1413475140903)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413475141174 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413475141175 2014.10.16 11:59:01)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9a9e9695cfcdcd8d979c8ec0c89d9e9c9e9c999d9e)
	(_entity
		(_time 1413475141172)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141288 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413475141291 2014.10.16 11:59:01)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 07030a01095007110753415d000005010301020005)
	(_entity
		(_time 1413475141288)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413475141515 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413475141516 2014.10.16 11:59:01)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2e6efb1b6b5e2f7bce3f0bbe5e5e6e4b4e7b4e1e3)
	(_entity
		(_time 1413475141513)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413475141726 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475141727 2014.10.16 11:59:01)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bcb8e9e8b9ebbca9ecedafe5bbbbb8baeab9eabfbd)
	(_entity
		(_time 1413475141724)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413475141943 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475141944 2014.10.16 11:59:01)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9692c099c6c19683c79482cf91919290c093c09597)
	(_entity
		(_time 1413475141941)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413475142158 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413475142159 2014.10.16 11:59:02)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71752670262671642e21602e207427767577277427)
	(_entity
		(_time 1413475142156)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413475142369 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413475142370 2014.10.16 11:59:02)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3c386c39666b3c2a686c7a663b3b3e3a383a393b3e)
	(_entity
		(_time 1413475142367)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2658 1413475142583 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413475142586 2014.10.16 11:59:02)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 16134011464117001613504c4e1043111210101015)
	(_entity
		(_time 1413475142583)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{7~downto~0}~15 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~158 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{7~downto~0}~158 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413475142946 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413475142947 2014.10.16 11:59:02)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 7d792f7d2b2a206b2e7b3b272f7b757b7c7b28782b)
	(_entity
		(_time 1413475142937)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25080         1413475143269 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413475143270 2014.10.16 11:59:03)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c4c6c7919693c5d2c7c39496dd9ec0c3c0c2c2c2c7c2c7)
	(_entity
		(_time 1413475143114)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11345         1413475143411 behave
(_unit VHDL (b2tt 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1413475143412 2014.10.16 11:59:03)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 515352575207014655565252430a045655575352535655)
	(_entity
		(_time 1413475143409)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 35 (_entity (_out ))))
		(_type (_internal state_type 0 40 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 27))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 43 (_architecture (_code 28))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 58 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 59 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_code 29))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 62 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 64 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 30 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 65 (_architecture (_uni (_code 31)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 66 (_architecture (_uni (_code 32)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_architecture (_uni (_code 33)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 34)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 82 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 83 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 114 (_process 15 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 114 (_process 15 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 115 (_process 15 )))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(10)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(1))(_sensitivity(11)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(2))(_sensitivity(34)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(3))(_sensitivity(15)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(4))(_sensitivity(35)))))
			(line__93(_architecture 5 0 93 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(6))(_sensitivity(38)))))
			(line__94(_architecture 6 0 94 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(7))(_sensitivity(18)))))
			(line__95(_architecture 7 0 95 (_assignment (_simple)(_alias((utime)(utctr)))(_target(8))(_sensitivity(19)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(32))(_sensitivity(11)))))
			(line__98(_architecture 9 0 98 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(33))(_sensitivity(5)))))
			(line__100(_architecture 10 0 100 (_assignment (_simple)(_target(37))(_sensitivity(15)(18)(19)))))
			(line__102(_architecture 11 0 102 (_assignment (_simple)(_target(17)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(10))(_sensitivity(10)))))
			(line__107(_architecture 13 0 107 (_assignment (_simple)(_target(11)))))
			(line__108(_architecture 14 0 108 (_assignment (_simple)(_target(9)))))
			(prng_pcs(_architecture 15 0 113 (_process (_simple)(_target(13))(_sensitivity(10)(11))(_monitor))))
			(ctime_pcs(_architecture 16 0 126 (_process (_simple)(_target(18))(_sensitivity(10))(_read(11)(18)))))
			(utime_pcs(_architecture 17 0 140 (_process (_simple)(_target(19))(_sensitivity(10))(_read(11)(18)(19)))))
			(fsm_pcs(_architecture 18 0 156 (_process (_simple)(_target(14)(15)(16)(34))(_sensitivity(10))(_read(9)(11)(13)(14)(15)(16)))))
			(line__215(_architecture 19 0 215 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(36))(_sensitivity(28)))))
			(line__219(_architecture 20 0 219 (_assignment (_simple)(_target(27))(_sensitivity(28)(34)))))
			(line__220(_architecture 21 0 220 (_assignment (_simple)(_target(23))(_sensitivity(21)(27)))))
			(line__221(_architecture 22 0 221 (_assignment (_simple)(_target(24))(_sensitivity(22)(30)(33)))))
			(line__227(_architecture 23 0 227 (_assignment (_simple)(_target(25))(_sensitivity(20)(22)))))
			(rd_pcs(_architecture 24 0 233 (_process (_simple)(_target(35)(38))(_sensitivity(10))(_read(25)(30)))))
			(wr_pcs(_architecture 25 0 248 (_process (_simple)(_target(20))(_sensitivity(10))(_read(21)(27)(37)))))
			(ptr_pcs(_architecture 26 0 260 (_process (_simple)(_target(21)(22)(28)(30))(_sensitivity(10))(_read(23)(24)(27)(32)(33)(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (20)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 35 -1
	)
)
I 000047 55 3121          1413475143620 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413475143621 2014.10.16 11:59:03)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 1c1f1a1b4e4a4a0a184c0947491b141b181a1d1b1e)
	(_entity
		(_time 1413475143618)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7909          1413475143834 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 0 45 ))
	(_version va7)
	(_time 1413475143835 2014.10.16 11:59:03)
	(_source (\./../source/conc_intfc_stim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code f6f4f0a6f1a0a3e3f6a2e5ada3f0fff0a2f0f2f0f7)
	(_entity
		(_time 1413475143831)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 0 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 0 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 0 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 0 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 0 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 0 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 0 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 0 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 0 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 0 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 0 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 0 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 0 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 0 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 0 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 0 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 0 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 0 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 0 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 0 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413475144040 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413475144041 2014.10.16 11:59:04)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c1c3c395c59797d790c2d39b91c497c795c797c7c5)
	(_entity
		(_time 1413475144038)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23060         1413475144262 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 0 33 ))
	(_version va7)
	(_time 1413475144263 2014.10.16 11:59:04)
	(_source (\./../source/conc_intfc_tb0.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code 9b999c949fcc9a8d989fcbce82c19f9c9f9d9d9d989ecd)
	(_entity
		(_time 1413475144254)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 0 45 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 46 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 58 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 0 72 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 77 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 84 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 0 105 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 0 108 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 0 111 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 114 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 115 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 117 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 123 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 129 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 136 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 142 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 0 206 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 0 224 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 0 226 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)((i 2)))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 0 225 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 0 241 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 2)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 2)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 0 263 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 0 286 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 0 341 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 0 341 (_architecture )))
			(_process
				(line__342(_architecture 6 0 342 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 147 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 148 (_architecture (_code 11))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 149 (_architecture (_code 12))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 0 153 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 0 157 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 0 157 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 158 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 0 159 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 0 159 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 0 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 163 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 163 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 164 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 165 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 0 168 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 169 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 170 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 0 171 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 0 173 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 0 175 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 0 175 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 178 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 179 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 180 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 181 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 186 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 191 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 196 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 197 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 0 198 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 199 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 225 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 335 (_process 1 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 0 341 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__333(_architecture 0 0 333 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__335(_architecture 1 0 335 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__336(_architecture 2 0 336 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__337(_architecture 3 0 337 (_assignment (_simple)(_target(9)))))
			(line__338(_architecture 4 0 338 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__339(_architecture 5 0 339 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 7 0 350 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 8 0 364 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 9 0 375 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 13 -1
	)
)
I 000051 55 17289         1413475265774 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413475265775 2014.10.16 12:01:05)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4047124241161555404e561a184646461646444641)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413475265974 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413475265975 2014.10.16 12:01:05)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b0e0f0c5b5c561d5a5c4d515c0d020d0d0d5d0c0f)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413475266176 2014.10.16 12:01:06)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d6d3d284d48181c38587c68cd5d0d1d1d2d0d2d0d5)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413475266394 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413475266395 2014.10.16 12:01:06)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b0b5b5e4b4e7e7a5efb5a6eae8b6b6b6e6b7b4b6b4)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413475266400 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413475266401 2014.10.16 12:01:06)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c0c5c595c49797d5c4c1d69a98c6c6c696c7c4c6c4)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413475266405 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413475266406 2014.10.16 12:01:06)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c0c5c595c49797d59193d69a98c6c6c696c7c4c6c4)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413475266409 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413475266410 2014.10.16 12:01:06)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c0c5c595c49797d59ec4d69a98c6c6c696c7c4c6c4)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413475266741 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413475266742 2014.10.16 12:01:06)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 080d0f0e045f5f1d5e0f09581052580e5d0e5d0e0d0e5b)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413475267006 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413475267007 2014.10.16 12:01:07)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 11141116144646061c17054b431615171517121615)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413475267127 2014.10.16 12:01:07)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8e8b8e80d2d98e988edac8d489898c888a888b898c)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413475267344 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413475267345 2014.10.16 12:01:07)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 686d6968363f687d36697a316f6f6c6e3e6d3e6b69)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413475267558 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475267559 2014.10.16 12:01:07)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 42474040161542571213511b454546441447144143)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413475267772 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475267773 2014.10.16 12:01:07)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0d080e0b0f5a0d185c0f19540a0a090b5b085b0e0c)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413475267985 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413475267986 2014.10.16 12:01:07)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e8edebbbb6bfe8fdb7b8f9b7b9edbeefeceebeedbe)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413475268201 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413475268202 2014.10.16 12:01:08)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c2c7ce97c995c2d496928498c5c5c0c4c6c4c7c5c0)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2658 1413475142582 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413475268414 2014.10.16 12:01:08)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 8d8987838fda8c9b8d88cbd7d58bd88a898b8b8b8e)
	(_entity
		(_time 1413475142582)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{7~downto~0}~15 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~158 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{7~downto~0}~158 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413475268769 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413475268770 2014.10.16 12:01:08)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code f4f1a1a5f2a3a9e2a7f2b2aea6f2fcf2f5f2a1f1a2)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25080         1413475269044 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413475269045 2014.10.16 12:01:09)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 0c085c0a095b0d1a0f0b5c5e1556080b080a0a0a0f0a0f)
	(_entity
		(_time 1413475143113)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11345         1413475269181 behave
(_unit VHDL (b2tt 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1413475269182 2014.10.16 12:01:09)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 999dc89392cfc98e9d9e9a9a8bc2cc9e9d9f9b9a9b9e9d)
	(_entity
		(_time 1413475143408)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 35 (_entity (_out ))))
		(_type (_internal state_type 0 40 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 27))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 43 (_architecture (_code 28))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 58 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 59 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_code 29))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 62 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 64 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 30 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 65 (_architecture (_uni (_code 31)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 66 (_architecture (_uni (_code 32)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_architecture (_uni (_code 33)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 34)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 82 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 83 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 114 (_process 15 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 114 (_process 15 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 115 (_process 15 )))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(10)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(1))(_sensitivity(11)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(2))(_sensitivity(34)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(3))(_sensitivity(15)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(4))(_sensitivity(35)))))
			(line__93(_architecture 5 0 93 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(6))(_sensitivity(38)))))
			(line__94(_architecture 6 0 94 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(7))(_sensitivity(18)))))
			(line__95(_architecture 7 0 95 (_assignment (_simple)(_alias((utime)(utctr)))(_target(8))(_sensitivity(19)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(32))(_sensitivity(11)))))
			(line__98(_architecture 9 0 98 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(33))(_sensitivity(5)))))
			(line__100(_architecture 10 0 100 (_assignment (_simple)(_target(37))(_sensitivity(15)(18)(19)))))
			(line__102(_architecture 11 0 102 (_assignment (_simple)(_target(17)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(10))(_sensitivity(10)))))
			(line__107(_architecture 13 0 107 (_assignment (_simple)(_target(11)))))
			(line__108(_architecture 14 0 108 (_assignment (_simple)(_target(9)))))
			(prng_pcs(_architecture 15 0 113 (_process (_simple)(_target(13))(_sensitivity(10)(11))(_monitor))))
			(ctime_pcs(_architecture 16 0 126 (_process (_simple)(_target(18))(_sensitivity(10))(_read(11)(18)))))
			(utime_pcs(_architecture 17 0 140 (_process (_simple)(_target(19))(_sensitivity(10))(_read(11)(18)(19)))))
			(fsm_pcs(_architecture 18 0 156 (_process (_simple)(_target(14)(15)(16)(34))(_sensitivity(10))(_read(9)(11)(13)(14)(15)(16)))))
			(line__215(_architecture 19 0 215 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(36))(_sensitivity(28)))))
			(line__219(_architecture 20 0 219 (_assignment (_simple)(_target(27))(_sensitivity(28)(34)))))
			(line__220(_architecture 21 0 220 (_assignment (_simple)(_target(23))(_sensitivity(21)(27)))))
			(line__221(_architecture 22 0 221 (_assignment (_simple)(_target(24))(_sensitivity(22)(30)(33)))))
			(line__227(_architecture 23 0 227 (_assignment (_simple)(_target(25))(_sensitivity(20)(22)))))
			(rd_pcs(_architecture 24 0 233 (_process (_simple)(_target(35)(38))(_sensitivity(10))(_read(25)(30)))))
			(wr_pcs(_architecture 25 0 248 (_process (_simple)(_target(20))(_sensitivity(10))(_read(21)(27)(37)))))
			(ptr_pcs(_architecture 26 0 260 (_process (_simple)(_target(21)(22)(28)(30))(_sensitivity(10))(_read(23)(24)(27)(32)(33)(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (20)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 35 -1
	)
)
I 000047 55 3121          1413475269395 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413475269396 2014.10.16 12:01:09)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 64613464613232726034713f31636c636062656366)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413475269609 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413475269610 2014.10.16 12:01:09)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 3e3a6f3b6a686b2b3e6a2d656b3837386a383a383f)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413475269823 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413475269824 2014.10.16 12:01:09)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 181c4f1e154e4e0e491b0a42481d4e1e4c1e4e1e1c)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23093         1413475270044 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413475270045 2014.10.16 12:01:10)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code f3f7a6a3a6a4f2e5f0f7a3a6eaa9f7f4f7f5f5f5f0f6a5)
	(_entity
		(_time 1413475144253)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 42 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 45 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 47 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 52 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 58 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 59 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 64 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 66 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 72 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 73 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 77 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 82 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 83 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 84 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 86 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 92 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 93 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 97 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 103 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 105 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 107 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 108 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 109 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 112 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 114 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 115 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 117 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 119 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 123 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 125 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 129 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 132 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 136 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 138 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 142 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 206 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 224 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 226 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)((i 2)))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 225 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 241 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 2)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 2)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 263 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 286 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 341 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 341 (_architecture )))
			(_process
				(line__342(_architecture 6 1 342 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 147 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 148 (_architecture (_code 11))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 12))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 151 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 153 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 155 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 157 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 157 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 158 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 159 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 159 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 162 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 163 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 163 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 164 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 165 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 168 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 169 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 170 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 173 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 175 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 175 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 176 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 181 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 186 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 191 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 196 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 198 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 199 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 225 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 335 (_process 1 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 341 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__333(_architecture 0 1 333 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__335(_architecture 1 1 335 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__336(_architecture 2 1 336 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__337(_architecture 3 1 337 (_assignment (_simple)(_target(9)))))
			(line__338(_architecture 4 1 338 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__339(_architecture 5 1 339 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 7 1 350 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 8 1 364 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 9 1 375 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 13 -1
	)
)
I 000051 55 17289         1413475320891 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413475320892 2014.10.16 12:02:00)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8bdb8985d8ddde9e8b859dd1d38d8d8ddd8d8f8d8a)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413475321100 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413475321101 2014.10.16 12:02:01)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6637656762313b703731203c31606f606060306162)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413475321305 2014.10.16 12:02:01)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 31603d34346666246260216b323736363537353732)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413475321523 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413475321524 2014.10.16 12:02:01)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0b5a060d5d5c5c1e540e1d51530d0d0d5d0c0f0d0f)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413475321528 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413475321529 2014.10.16 12:02:01)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0b5a060d5d5c5c1e0f0a1d51530d0d0d5d0c0f0d0f)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413475321533 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413475321534 2014.10.16 12:02:01)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1b4a161c4d4c4c0e4a480d41431d1d1d4d1c1f1d1f)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413475321538 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413475321539 2014.10.16 12:02:01)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1b4a161c4d4c4c0e451f0d41431d1d1d4d1c1f1d1f)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413475321873 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413475321874 2014.10.16 12:02:01)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 6233376264353577346563327a38326437643764676431)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413475322138 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413475322139 2014.10.16 12:02:02)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 6c3d3a6c3b3b3b7b616a78363e6b686a686a6f6b68)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413475322262 2014.10.16 12:02:02)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e8b9bebbe9bfe8fee8bcaeb2efefeaeeeceeedefea)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413475322477 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413475322478 2014.10.16 12:02:02)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c39294969694c3d69dc2d19ac4c4c7c595c695c0c2)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413475322696 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475322697 2014.10.16 12:02:02)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9dcccd929fca9d88cdcc8ec49a9a999bcb98cb9e9c)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413475322909 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475322910 2014.10.16 12:02:02)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 78292979262f786d297a6c217f7f7c7e2e7d2e7b79)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413475323120 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413475323121 2014.10.16 12:02:03)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 42131040161542571d12531d134714454644144714)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413475323338 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413475323339 2014.10.16 12:02:03)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1d1a191a404a1d0b494d5b471a1a1f1b191b181a1f)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2658 1413475142582 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413475323556 2014.10.16 12:02:03)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f7f1f4a7a6a0f6e1f7f2b1adaff1a2f0f3f1f1f1f4)
	(_entity
		(_time 1413475142582)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{7~downto~0}~15 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~158 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{7~downto~0}~158 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413475323911 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413475323912 2014.10.16 12:02:03)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 5e59585c090903480d5818040c5856585f580b5b08)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25080         1413475324195 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413475324196 2014.10.16 12:02:04)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7771777626207661747027256e2d737073717171747174)
	(_entity
		(_time 1413475143113)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11345         1413475324333 behave
(_unit VHDL (b2tt 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1413475324334 2014.10.16 12:02:04)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 0305050002555314070400001158560407050100010407)
	(_entity
		(_time 1413475143408)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 35 (_entity (_out ))))
		(_type (_internal state_type 0 40 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 27))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 43 (_architecture (_code 28))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 58 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 59 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_code 29))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 62 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 64 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 30 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 65 (_architecture (_uni (_code 31)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 66 (_architecture (_uni (_code 32)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_architecture (_uni (_code 33)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 34)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 82 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 83 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 114 (_process 15 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 114 (_process 15 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 115 (_process 15 )))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(10)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(1))(_sensitivity(11)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(2))(_sensitivity(34)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(3))(_sensitivity(15)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(4))(_sensitivity(35)))))
			(line__93(_architecture 5 0 93 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(6))(_sensitivity(38)))))
			(line__94(_architecture 6 0 94 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(7))(_sensitivity(18)))))
			(line__95(_architecture 7 0 95 (_assignment (_simple)(_alias((utime)(utctr)))(_target(8))(_sensitivity(19)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(32))(_sensitivity(11)))))
			(line__98(_architecture 9 0 98 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(33))(_sensitivity(5)))))
			(line__100(_architecture 10 0 100 (_assignment (_simple)(_target(37))(_sensitivity(15)(18)(19)))))
			(line__102(_architecture 11 0 102 (_assignment (_simple)(_target(17)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(10))(_sensitivity(10)))))
			(line__107(_architecture 13 0 107 (_assignment (_simple)(_target(11)))))
			(line__108(_architecture 14 0 108 (_assignment (_simple)(_target(9)))))
			(prng_pcs(_architecture 15 0 113 (_process (_simple)(_target(13))(_sensitivity(10)(11))(_monitor))))
			(ctime_pcs(_architecture 16 0 126 (_process (_simple)(_target(18))(_sensitivity(10))(_read(11)(18)))))
			(utime_pcs(_architecture 17 0 140 (_process (_simple)(_target(19))(_sensitivity(10))(_read(11)(18)(19)))))
			(fsm_pcs(_architecture 18 0 156 (_process (_simple)(_target(14)(15)(16)(34))(_sensitivity(10))(_read(9)(11)(13)(14)(15)(16)))))
			(line__215(_architecture 19 0 215 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(36))(_sensitivity(28)))))
			(line__219(_architecture 20 0 219 (_assignment (_simple)(_target(27))(_sensitivity(28)(34)))))
			(line__220(_architecture 21 0 220 (_assignment (_simple)(_target(23))(_sensitivity(21)(27)))))
			(line__221(_architecture 22 0 221 (_assignment (_simple)(_target(24))(_sensitivity(22)(30)(33)))))
			(line__227(_architecture 23 0 227 (_assignment (_simple)(_target(25))(_sensitivity(20)(22)))))
			(rd_pcs(_architecture 24 0 233 (_process (_simple)(_target(35)(38))(_sensitivity(10))(_read(25)(30)))))
			(wr_pcs(_architecture 25 0 248 (_process (_simple)(_target(20))(_sensitivity(10))(_read(21)(27)(37)))))
			(ptr_pcs(_architecture 26 0 260 (_process (_simple)(_target(21)(22)(28)(30))(_sensitivity(10))(_read(23)(24)(27)(32)(33)(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (20)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 35 -1
	)
)
I 000047 55 3121          1413475324553 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413475324554 2014.10.16 12:02:04)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code ded9de8c8a8888c8da8ecb858bd9d6d9dad8dfd9dc)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413475324769 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413475324770 2014.10.16 12:02:04)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code b8beb9ecb1eeedadb8ecabe3edbeb1beecbebcbeb9)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413475324998 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413475324999 2014.10.16 12:02:04)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a2a4a5f4a5f4f4b4f3a1b0f8f2a7f4a4f6a4f4a4a6)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23093         1413475325241 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413475325242 2014.10.16 12:02:05)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code 8c8a888289db8d9a8f88dcd995d6888b888a8a8a8f89da)
	(_entity
		(_time 1413475144253)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 42 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 45 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 47 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 52 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 58 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 59 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 64 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 66 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 72 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 73 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 77 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 82 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 83 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 84 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 86 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 92 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 93 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 97 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 103 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 105 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 107 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 108 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 109 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 112 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 114 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 115 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 117 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 119 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 123 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 125 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 129 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 132 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 136 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 138 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 142 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 206 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 224 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 226 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)((i 2)))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 225 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 241 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 3)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 263 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 286 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 341 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 341 (_architecture )))
			(_process
				(line__342(_architecture 6 1 342 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 147 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 148 (_architecture (_code 11))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 12))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 151 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 153 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 155 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 157 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 157 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 158 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 159 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 159 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 162 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 163 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 163 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 164 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 165 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 168 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 169 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 170 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 173 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 175 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 175 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 176 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 181 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 186 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 191 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 196 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 198 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 199 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 225 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 335 (_process 1 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 341 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__333(_architecture 0 1 333 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__335(_architecture 1 1 335 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__336(_architecture 2 1 336 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__337(_architecture 3 1 337 (_assignment (_simple)(_target(9)))))
			(line__338(_architecture 4 1 338 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__339(_architecture 5 1 339 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 7 1 350 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 8 1 364 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 9 1 375 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 13 -1
	)
)
I 000051 55 17289         1413475350649 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413475350650 2014.10.16 12:02:30)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d0d08582d18685c5d0dec68a88d6d6d686d6d4d6d1)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413475350863 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413475350864 2014.10.16 12:02:30)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code abaafdfdfbfcf6bdfafcedf1fcada2adadadfdacaf)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413475351066 2014.10.16 12:02:31)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 66673166643131733537763c656061616260626065)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413475351284 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413475351285 2014.10.16 12:02:31)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 50510053540707450f55460a085656560657545654)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413475351290 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413475351291 2014.10.16 12:02:31)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 50510053540707455451460a085656560657545654)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413475351295 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413475351296 2014.10.16 12:02:31)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 50510053540707450103460a085656560657545654)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413475351299 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413475351300 2014.10.16 12:02:31)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 60613060643737753e64763a386666663667646664)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413475351638 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413475351639 2014.10.16 12:02:31)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code a7a6f6f0a4f0f0b2f1a0a6f7bffdf7a1f2a1f2a1a2a1f4)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413475351902 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413475351903 2014.10.16 12:02:31)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code b0b1e2e4b4e7e7a7bdb6a4eae2b7b4b6b4b6b3b7b4)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413475352030 2014.10.16 12:02:32)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 2d2d2929707a2d3b2d796b772a2a2f2b292b282a2f)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413475352247 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413475352248 2014.10.16 12:02:32)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 08080d0e565f081d56091a510f0f0c0e5e0d5e0b09)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413475352463 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475352464 2014.10.16 12:02:32)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2e2e7b1b6b5e2f7b2b3f1bbe5e5e6e4b4e7b4e1e3)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413475352674 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475352675 2014.10.16 12:02:32)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adadabfaaffaadb8fcafb9f4aaaaa9abfba8fbaeac)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413475352891 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413475352892 2014.10.16 12:02:32)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 87878089d6d08792d8d796d8d682d1808381d182d1)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413475353107 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413475353108 2014.10.16 12:02:33)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 626262626935627436322438656560646664676560)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2658 1413475142582 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413475353320 2014.10.16 12:02:33)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 3c3d3a39396b3d2a3c397a66643a693b383a3a3a3f)
	(_entity
		(_time 1413475142582)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{7~downto~0}~15 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~158 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{7~downto~0}~158 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413475353677 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413475353678 2014.10.16 12:02:33)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code a3a3a1f5a2f4feb5f0a5e5f9f1a5aba5a2a5f6a6f5)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25080         1413475353958 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413475353959 2014.10.16 12:02:33)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code bcbdb8e8b9ebbdaabfbbeceea5e6b8bbb8babababfbabf)
	(_entity
		(_time 1413475143113)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11345         1413475354092 behave
(_unit VHDL (b2tt 0 23 (behave 0 38 ))
	(_version va7)
	(_time 1413475354093 2014.10.16 12:02:34)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 4849424f421e185f4c4f4b4b5a131d4f4c4e4a4b4a4f4c)
	(_entity
		(_time 1413475143408)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 35 (_entity (_out ))))
		(_type (_internal state_type 0 40 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 42 (_architecture (_code 27))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 43 (_architecture (_code 28))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 58 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 59 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 60 (_architecture (_code 29))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 62 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 64 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 30 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 65 (_architecture (_uni (_code 31)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 66 (_architecture (_uni (_code 32)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_architecture (_uni (_code 33)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 34)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 82 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 83 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 114 (_process 15 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 114 (_process 15 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 115 (_process 15 )))
		(_process
			(line__88(_architecture 0 0 88 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(10)))))
			(line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(1))(_sensitivity(11)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(2))(_sensitivity(34)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(3))(_sensitivity(15)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(4))(_sensitivity(35)))))
			(line__93(_architecture 5 0 93 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(6))(_sensitivity(38)))))
			(line__94(_architecture 6 0 94 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(7))(_sensitivity(18)))))
			(line__95(_architecture 7 0 95 (_assignment (_simple)(_alias((utime)(utctr)))(_target(8))(_sensitivity(19)))))
			(line__97(_architecture 8 0 97 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(32))(_sensitivity(11)))))
			(line__98(_architecture 9 0 98 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(33))(_sensitivity(5)))))
			(line__100(_architecture 10 0 100 (_assignment (_simple)(_target(37))(_sensitivity(15)(18)(19)))))
			(line__102(_architecture 11 0 102 (_assignment (_simple)(_target(17)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(10))(_sensitivity(10)))))
			(line__107(_architecture 13 0 107 (_assignment (_simple)(_target(11)))))
			(line__108(_architecture 14 0 108 (_assignment (_simple)(_target(9)))))
			(prng_pcs(_architecture 15 0 113 (_process (_simple)(_target(13))(_sensitivity(10)(11))(_monitor))))
			(ctime_pcs(_architecture 16 0 126 (_process (_simple)(_target(18))(_sensitivity(10))(_read(11)(18)))))
			(utime_pcs(_architecture 17 0 140 (_process (_simple)(_target(19))(_sensitivity(10))(_read(11)(18)(19)))))
			(fsm_pcs(_architecture 18 0 156 (_process (_simple)(_target(14)(15)(16)(34))(_sensitivity(10))(_read(9)(11)(13)(14)(15)(16)))))
			(line__215(_architecture 19 0 215 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(36))(_sensitivity(28)))))
			(line__219(_architecture 20 0 219 (_assignment (_simple)(_target(27))(_sensitivity(28)(34)))))
			(line__220(_architecture 21 0 220 (_assignment (_simple)(_target(23))(_sensitivity(21)(27)))))
			(line__221(_architecture 22 0 221 (_assignment (_simple)(_target(24))(_sensitivity(22)(30)(33)))))
			(line__227(_architecture 23 0 227 (_assignment (_simple)(_target(25))(_sensitivity(20)(22)))))
			(rd_pcs(_architecture 24 0 233 (_process (_simple)(_target(35)(38))(_sensitivity(10))(_read(25)(30)))))
			(wr_pcs(_architecture 25 0 248 (_process (_simple)(_target(20))(_sensitivity(10))(_read(21)(27)(37)))))
			(ptr_pcs(_architecture 26 0 260 (_process (_simple)(_target(21)(22)(28)(30))(_sensitivity(10))(_read(23)(24)(27)(32)(33)(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (20)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 35 -1
	)
)
I 000047 55 3121          1413475354306 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413475354307 2014.10.16 12:02:34)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 13131e14114545051743064846141b141715121411)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413475354524 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413475354525 2014.10.16 12:02:34)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code edece0beb8bbb8f8edb9feb6b8ebe4ebb9ebe9ebec)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413475354740 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413475354741 2014.10.16 12:02:34)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c8c9989cc59e9ede99cbda9298cd9ece9cce9ececc)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23099         1413475354961 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413475354962 2014.10.16 12:02:34)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code a2a3f3f5f6f5a3b4a1a6f2f7bbf8a6a5a6a4a4a4a1a7f4)
	(_entity
		(_time 1413475144253)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 42 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 45 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 47 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 52 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 58 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 59 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 64 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 66 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 72 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 73 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 77 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 82 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 83 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 84 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 86 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 92 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 93 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 97 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 103 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 105 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 107 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 108 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 109 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 112 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 114 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 115 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 117 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 119 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 123 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 125 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 129 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 132 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 136 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 138 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 142 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 206 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 224 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 226 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 225 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 241 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 3)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 263 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 286 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 341 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 341 (_architecture )))
			(_process
				(line__342(_architecture 6 1 342 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 147 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 148 (_architecture (_code 11))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 12))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 151 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 153 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 155 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 157 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 157 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 158 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 159 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 159 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 162 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 163 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 163 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 164 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 165 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 168 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 169 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 170 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 173 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 175 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 175 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 176 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 181 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 186 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 191 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 196 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 198 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 199 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 225 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 335 (_process 1 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 341 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__333(_architecture 0 1 333 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__335(_architecture 1 1 335 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__336(_architecture 2 1 336 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__337(_architecture 3 1 337 (_assignment (_simple)(_target(9)))))
			(line__338(_architecture 4 1 338 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__339(_architecture 5 1 339 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 7 1 350 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 8 1 364 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 9 1 375 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 13 -1
	)
)
I 000051 55 17289         1413475555808 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413475555809 2014.10.16 12:05:55)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 26287122217073332628307c7e2020207020222027)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413475556017 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413475556018 2014.10.16 12:05:56)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 000f500702575d165157465a570609060606560704)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413475556222 2014.10.16 12:05:56)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code cbc49b9e9d9c9cde989adb91c8cdcccccfcdcfcdc8)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413475556437 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413475556438 2014.10.16 12:05:56)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a5aaf4f2a4f2f2b0faa0b3fffda3a3a3f3a2a1a3a1)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413475556443 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413475556444 2014.10.16 12:05:56)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a5aaf4f2a4f2f2b0a1a4b3fffda3a3a3f3a2a1a3a1)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413475556448 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413475556449 2014.10.16 12:05:56)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a5aaf4f2a4f2f2b0f4f6b3fffda3a3a3f3a2a1a3a1)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413475556453 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413475556454 2014.10.16 12:05:56)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code b5bae4e1b4e2e2a0ebb1a3efedb3b3b3e3b2b1b3b1)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413475556851 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413475556852 2014.10.16 12:05:56)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 3b353f3e6d6c6c2e6d3c3a6b23616b3d6e3d6e3d3e3d68)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413475557304 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413475557305 2014.10.16 12:05:57)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code fff1faafada8a8e8f2f9eba5adf8fbf9fbf9fcf8fb)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413475557432 2014.10.16 12:05:57)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7c727a7d262b7c6a7c283a267b7b7e7a787a797b7e)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413475557647 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413475557648 2014.10.16 12:05:57)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57595054060057420956450e505053510152015456)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413475557869 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475557870 2014.10.16 12:05:57)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 313f31346666312461602268363635376734673230)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413475558081 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475558082 2014.10.16 12:05:58)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b050a0d0f5c0b1e5a091f520c0c0f0d5d0e5d080a)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413475558293 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413475558294 2014.10.16 12:05:58)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6e8e7b5b6b1e6f3b9b6f7b9b7e3b0e1e2e0b0e3b0)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413475558515 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413475558516 2014.10.16 12:05:58)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c0cec295c997c0d69490869ac7c7c2c6c4c6c5c7c2)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2658 1413475142582 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413475558731 2014.10.16 12:05:58)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 9b949f949fcc9a8d9b9eddc1c39dce9c9f9d9d9d98)
	(_entity
		(_time 1413475142582)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{7~downto~0}~15 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~158 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{7~downto~0}~158 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413475559091 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413475559092 2014.10.16 12:05:59)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 010f0c0602565c175207475b530709070007540457)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25080         1413475559404 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413475559405 2014.10.16 12:05:59)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 39366b3c666e382f3a3e696b20633d3e3d3f3f3f3a3f3a)
	(_entity
		(_time 1413475143113)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11770         1413475559741 behave
(_unit VHDL (b2tt 0 23 (behave 0 39 ))
	(_version va7)
	(_time 1413475559742 2014.10.16 12:05:59)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 919ec19b92c7c1869596929783cac49695979392939695)
	(_entity
		(_time 1413475559738)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 43 (_architecture (_code 29))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 44 (_architecture (_code 30))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 60 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 31))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 64 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 66 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 32 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_architecture (_uni (_code 33)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 34)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 69 (_architecture (_uni (_code 35)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 70 (_architecture (_uni (_code 36)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 72 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 84 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 85 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 119 (_process 17 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 119 (_process 17 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 120 (_process 17 )))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(11)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((dblclk)(clk2x)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(2))(_sensitivity(13)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(3))(_sensitivity(36)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(4))(_sensitivity(17)))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(5))(_sensitivity(37)))))
			(line__96(_architecture 6 0 96 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(7))(_sensitivity(40)))))
			(line__97(_architecture 7 0 97 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(8))(_sensitivity(20)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_alias((utime)(utctr)))(_target(9))(_sensitivity(21)))))
			(line__100(_architecture 9 0 100 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(34))(_sensitivity(13)))))
			(line__101(_architecture 10 0 101 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__103(_architecture 11 0 103 (_assignment (_simple)(_target(39))(_sensitivity(17)(20)(21)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(19)))))
			(line__108(_architecture 13 0 108 (_assignment (_simple)(_target(11))(_sensitivity(11)))))
			(line__109(_architecture 14 0 109 (_assignment (_simple)(_target(12))(_sensitivity(12)))))
			(line__112(_architecture 15 0 112 (_assignment (_simple)(_target(13)))))
			(line__113(_architecture 16 0 113 (_assignment (_simple)(_target(10)))))
			(prng_pcs(_architecture 17 0 118 (_process (_simple)(_target(15))(_sensitivity(11)(13))(_monitor))))
			(ctime_pcs(_architecture 18 0 131 (_process (_simple)(_target(20))(_sensitivity(11))(_read(13)(20)))))
			(utime_pcs(_architecture 19 0 145 (_process (_simple)(_target(21))(_sensitivity(11))(_read(13)(20)(21)))))
			(fsm_pcs(_architecture 20 0 161 (_process (_simple)(_target(16)(17)(18)(36))(_sensitivity(11))(_read(10)(13)(15)(16)(17)(18)))))
			(line__220(_architecture 21 0 220 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(38))(_sensitivity(30)))))
			(line__224(_architecture 22 0 224 (_assignment (_simple)(_target(29))(_sensitivity(30)(36)))))
			(line__225(_architecture 23 0 225 (_assignment (_simple)(_target(25))(_sensitivity(23)(29)))))
			(line__226(_architecture 24 0 226 (_assignment (_simple)(_target(26))(_sensitivity(24)(32)(35)))))
			(line__232(_architecture 25 0 232 (_assignment (_simple)(_target(27))(_sensitivity(22)(24)))))
			(rd_pcs(_architecture 26 0 238 (_process (_simple)(_target(37)(40))(_sensitivity(11))(_read(27)(32)))))
			(wr_pcs(_architecture 27 0 253 (_process (_simple)(_target(22))(_sensitivity(11))(_read(23)(29)(39)))))
			(ptr_pcs(_architecture 28 0 265 (_process (_simple)(_target(23)(24)(30)(32))(_sensitivity(11))(_read(25)(26)(29)(34)(35)(36)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (22)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 37 -1
	)
)
I 000047 55 3121          1413475559955 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413475559956 2014.10.16 12:05:59)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 5b550c58080d0d4d5f0b4e000e5c535c5f5d5a5c59)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413475560173 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413475560174 2014.10.16 12:06:00)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 36396633316063233662256d63303f306230323037)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413475560415 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413475560416 2014.10.16 12:06:00)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2f207b2a7c7979397e2c3d757f2a79297b2979292b)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23117         1413475560624 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413475560625 2014.10.16 12:06:00)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code faf5acaafdadfbecf9feaaa9e3a0fefdfefcfcfcf9ffac)
	(_entity
		(_time 1413475144253)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 58 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 66 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 67 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 72 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 77 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 83 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 85 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 92 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 97 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 105 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 108 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 113 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 115 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 118 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 123 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 129 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 136 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 142 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 207 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((dblclk)(clk2x))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 226 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 228 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 243 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 3)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 265 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 288 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 343 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_architecture )))
			(_process
				(line__344(_architecture 5 1 344 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 148 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 10))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 150 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 153 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 154 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 157 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 159 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 161 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 163 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 166 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 168 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 170 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 173 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 175 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 181 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 186 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 191 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 196 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 198 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 199 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 200 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 337 (_process 0 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__337(_architecture 0 1 337 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__338(_architecture 1 1 338 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__339(_architecture 2 1 339 (_assignment (_simple)(_target(9)))))
			(line__340(_architecture 3 1 340 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__341(_architecture 4 1 341 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 6 1 352 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 7 1 366 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 8 1 377 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 12 -1
	)
)
I 000051 55 17289         1413475643253 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413475643254 2014.10.16 12:07:23)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c497c191c19291d1c4cad29e9cc2c2c292c2c0c2c5)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413475643464 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413475643465 2014.10.16 12:07:23)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8fdd8980dbd8d299ded8c9d5d88986898989d9888b)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413475643668 2014.10.16 12:07:23)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 5a085d590f0d0d4f090b4a00595c5d5d5e5c5e5c59)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413475643888 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413475643889 2014.10.16 12:07:23)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 34663431346363216b31226e6c3232326233303230)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413475643894 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413475643895 2014.10.16 12:07:23)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 44164446441313514045521e1c4242421243404240)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413475643899 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413475643900 2014.10.16 12:07:23)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 44164446441313511517521e1c4242421243404240)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413475643904 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413475643905 2014.10.16 12:07:23)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 44164446441313511a40521e1c4242421243404240)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413475644233 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413475644234 2014.10.16 12:07:24)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 8bd98a85dddcdc9edd8c8adb93d1db8dde8dde8d8e8dd8)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413475644497 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413475644498 2014.10.16 12:07:24)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 94c6969b94c3c383999280cec69390929092979390)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413475644619 2014.10.16 12:07:24)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 11431216194611071145574b161613171517141613)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413475644833 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413475644834 2014.10.16 12:07:24)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ecbeefbfe9bbecf9b2edfeb5ebebe8eabae9baefed)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413475645050 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475645051 2014.10.16 12:07:25)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c694ca939691c6d39697d59fc1c1c2c090c390c5c7)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413475645264 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413475645265 2014.10.16 12:07:25)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 91c39c9ec6c69184c09385c896969597c794c79290)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413475645478 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413475645479 2014.10.16 12:07:25)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b393e6b6f3c6b7e343b7a343a6e3d6c6f6d3d6e3d)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413475645693 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413475645694 2014.10.16 12:07:25)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 46141044491146501216001c414144404240434144)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2658 1413475142582 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413475645910 2014.10.16 12:07:25)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 20737024767721362025667a782675272426262623)
	(_entity
		(_time 1413475142582)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{7~downto~0}~15 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~158 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{7~downto~0}~158 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413475646273 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413475646274 2014.10.16 12:07:26)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 87d5d78882d0da91d481c1ddd5818f818681d282d1)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25080         1413475646555 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413475646556 2014.10.16 12:07:26)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a0f3f6f7f6f7a1b6a3a7f0f2b9faa4a7a4a6a6a6a3a6a3)
	(_entity
		(_time 1413475143113)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11770         1413475646694 behave
(_unit VHDL (b2tt 0 23 (behave 0 39 ))
	(_version va7)
	(_time 1413475646695 2014.10.16 12:07:26)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 2c7f782d7d7a7c3b282b2f2a3e77792b282a2e2f2e2b28)
	(_entity
		(_time 1413475559737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 43 (_architecture (_code 29))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 44 (_architecture (_code 30))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 60 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 31))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 64 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 66 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 32 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_architecture (_uni (_code 33)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 34)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 69 (_architecture (_uni (_code 35)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 70 (_architecture (_uni (_code 36)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 72 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 84 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 85 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 119 (_process 17 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 119 (_process 17 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 120 (_process 17 )))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(11)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((dblclk)(clk2x)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(2))(_sensitivity(13)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(3))(_sensitivity(36)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(4))(_sensitivity(17)))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(5))(_sensitivity(37)))))
			(line__96(_architecture 6 0 96 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(7))(_sensitivity(40)))))
			(line__97(_architecture 7 0 97 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(8))(_sensitivity(20)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_alias((utime)(utctr)))(_target(9))(_sensitivity(21)))))
			(line__100(_architecture 9 0 100 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(34))(_sensitivity(13)))))
			(line__101(_architecture 10 0 101 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__103(_architecture 11 0 103 (_assignment (_simple)(_target(39))(_sensitivity(17)(20)(21)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(19)))))
			(line__108(_architecture 13 0 108 (_assignment (_simple)(_target(11))(_sensitivity(11)))))
			(line__109(_architecture 14 0 109 (_assignment (_simple)(_target(12))(_sensitivity(12)))))
			(line__112(_architecture 15 0 112 (_assignment (_simple)(_target(13)))))
			(line__113(_architecture 16 0 113 (_assignment (_simple)(_target(10)))))
			(prng_pcs(_architecture 17 0 118 (_process (_simple)(_target(15))(_sensitivity(11)(13))(_monitor))))
			(ctime_pcs(_architecture 18 0 131 (_process (_simple)(_target(20))(_sensitivity(11))(_read(13)(20)))))
			(utime_pcs(_architecture 19 0 145 (_process (_simple)(_target(21))(_sensitivity(11))(_read(13)(20)(21)))))
			(fsm_pcs(_architecture 20 0 161 (_process (_simple)(_target(16)(17)(18)(36))(_sensitivity(11))(_read(10)(13)(15)(16)(17)(18)))))
			(line__220(_architecture 21 0 220 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(38))(_sensitivity(30)))))
			(line__224(_architecture 22 0 224 (_assignment (_simple)(_target(29))(_sensitivity(30)(36)))))
			(line__225(_architecture 23 0 225 (_assignment (_simple)(_target(25))(_sensitivity(23)(29)))))
			(line__226(_architecture 24 0 226 (_assignment (_simple)(_target(26))(_sensitivity(24)(32)(35)))))
			(line__232(_architecture 25 0 232 (_assignment (_simple)(_target(27))(_sensitivity(22)(24)))))
			(rd_pcs(_architecture 26 0 238 (_process (_simple)(_target(37)(40))(_sensitivity(11))(_read(27)(32)))))
			(wr_pcs(_architecture 27 0 253 (_process (_simple)(_target(22))(_sensitivity(11))(_read(23)(29)(39)))))
			(ptr_pcs(_architecture 28 0 265 (_process (_simple)(_target(23)(24)(30)(32))(_sensitivity(11))(_read(25)(26)(29)(34)(35)(36)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (22)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 37 -1
	)
)
I 000047 55 3121          1413475647213 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413475647214 2014.10.16 12:07:27)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 2f7e2a2b787979392b7f3a747a2827282b292e282d)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413475647428 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413475647429 2014.10.16 12:07:27)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 09590f0f015f5c1c095d1a525c0f000f5d0f0d0f08)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413475647637 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413475647638 2014.10.16 12:07:27)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e4b4e7b6e5b2b2f2b5e7f6beb4e1b2e2b0e2b2e2e0)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23117         1413475647857 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413475647858 2014.10.16 12:07:27)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code beeebeeabde9bfa8bdbaeeeda7e4bab9bab8b8b8bdbbe8)
	(_entity
		(_time 1413475144253)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 58 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 66 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 67 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 72 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 77 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 83 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 85 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 92 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 97 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 105 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 108 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 113 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 115 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 118 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 123 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 129 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 136 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 142 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 207 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((dblclk)(clk2x))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 226 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 228 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 243 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 3)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 265 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 288 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 343 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_architecture )))
			(_process
				(line__344(_architecture 5 1 344 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 148 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 10))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 150 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 153 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 154 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 157 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 159 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 161 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 163 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 166 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 168 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 170 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 173 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 175 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 181 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 186 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 191 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 196 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 198 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 199 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 200 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 337 (_process 0 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__337(_architecture 0 1 337 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__338(_architecture 1 1 338 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__339(_architecture 2 1 339 (_assignment (_simple)(_target(9)))))
			(line__340(_architecture 3 1 340 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__341(_architecture 4 1 341 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 6 1 352 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 7 1 366 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 8 1 377 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 12 -1
	)
)
I 000051 55 17289         1413755864145 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413755864146 2014.10.19 17:57:44)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ededeebeb8bbb8f8ede3fbb7b5ebebebbbebe9ebec)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413755864361 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413755864362 2014.10.19 17:57:44)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c7c6cb93c2909ad19690819d90c1cec1c1c191c0c3)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413755864550 2014.10.19 17:57:44)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 82838f8c84d5d597d1d392d8818485858684868481)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413755864753 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413755864754 2014.10.19 17:57:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4d4c184f1d1a1a5812485b17154b4b4b1b4a494b49)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413755864766 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413755864767 2014.10.19 17:57:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 5d5c085e0d0a0a48595c4b07055b5b5b0b5a595b59)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413755864770 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413755864771 2014.10.19 17:57:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 5d5c085e0d0a0a480c0e4b07055b5b5b0b5a595b59)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413755864774 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413755864775 2014.10.19 17:57:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 5d5c085e0d0a0a4803594b07055b5b5b0b5a595b59)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413755865110 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413755865111 2014.10.19 17:57:45)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code b4b5e2e0b4e3e3a1e2b3b5e4aceee4b2e1b2e1b2b1b2e7)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413755865361 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413755865362 2014.10.19 17:57:45)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code adacfafafdfafabaa0abb9f7ffaaa9aba9abaeaaa9)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413755865502 2014.10.19 17:57:45)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3a3b6a3f626d3a2c3a6e7c603d3d383c3e3c3f3d38)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413755865705 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413755865706 2014.10.19 17:57:45)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05045403565205105b04175c020201035300530604)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413755865907 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413755865908 2014.10.19 17:57:45)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cfce9e9acf98cfda9f9edc96c8c8cbc999ca99ccce)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413755866110 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413755866111 2014.10.19 17:57:46)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9a9bc8959dcd9a8fcb988ec39d9d9e9ccc9fcc999b)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413755866313 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413755866314 2014.10.19 17:57:46)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 65656165363265703a35743a346033626163336033)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413755866516 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413755866517 2014.10.19 17:57:46)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 30303535396730266460766a373732363436353732)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2668 1413755866717 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413755866720 2014.10.19 17:57:46)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code fbfaf9abffacfaedfbfebda1a3fdaefcfffdfdfdf8)
	(_entity
		(_time 1413755866717)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413755867075 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413755867076 2014.10.19 17:57:47)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 6161666062363c773267273b336769676067346437)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25084         1413755867356 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413755867357 2014.10.19 17:57:47)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7a7b7d7b7d2d7b6c797d2a2863207e7d7e7c7c7c797c79)
	(_entity
		(_time 1413755867200)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11770         1413755867514 behave
(_unit VHDL (b2tt 0 23 (behave 0 39 ))
	(_version va7)
	(_time 1413755867515 2014.10.19 17:57:47)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 161711141240460112111510044d431112101415141112)
	(_entity
		(_time 1413475559737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 43 (_architecture (_code 29))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 44 (_architecture (_code 30))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 60 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 31))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 64 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 66 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 32 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_architecture (_uni (_code 33)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 34)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 69 (_architecture (_uni (_code 35)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 70 (_architecture (_uni (_code 36)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 72 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 84 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 85 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 119 (_process 17 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 119 (_process 17 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 120 (_process 17 )))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(11)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((dblclk)(clk2x)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(2))(_sensitivity(13)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(3))(_sensitivity(36)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(4))(_sensitivity(17)))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(5))(_sensitivity(37)))))
			(line__96(_architecture 6 0 96 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(7))(_sensitivity(40)))))
			(line__97(_architecture 7 0 97 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(8))(_sensitivity(20)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_alias((utime)(utctr)))(_target(9))(_sensitivity(21)))))
			(line__100(_architecture 9 0 100 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(34))(_sensitivity(13)))))
			(line__101(_architecture 10 0 101 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__103(_architecture 11 0 103 (_assignment (_simple)(_target(39))(_sensitivity(17)(20)(21)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(19)))))
			(line__108(_architecture 13 0 108 (_assignment (_simple)(_target(11))(_sensitivity(11)))))
			(line__109(_architecture 14 0 109 (_assignment (_simple)(_target(12))(_sensitivity(12)))))
			(line__112(_architecture 15 0 112 (_assignment (_simple)(_target(13)))))
			(line__113(_architecture 16 0 113 (_assignment (_simple)(_target(10)))))
			(prng_pcs(_architecture 17 0 118 (_process (_simple)(_target(15))(_sensitivity(11)(13))(_monitor))))
			(ctime_pcs(_architecture 18 0 131 (_process (_simple)(_target(20))(_sensitivity(11))(_read(13)(20)))))
			(utime_pcs(_architecture 19 0 145 (_process (_simple)(_target(21))(_sensitivity(11))(_read(13)(20)(21)))))
			(fsm_pcs(_architecture 20 0 161 (_process (_simple)(_target(16)(17)(18)(36))(_sensitivity(11))(_read(10)(13)(15)(16)(17)(18)))))
			(line__220(_architecture 21 0 220 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(38))(_sensitivity(30)))))
			(line__224(_architecture 22 0 224 (_assignment (_simple)(_target(29))(_sensitivity(30)(36)))))
			(line__225(_architecture 23 0 225 (_assignment (_simple)(_target(25))(_sensitivity(23)(29)))))
			(line__226(_architecture 24 0 226 (_assignment (_simple)(_target(26))(_sensitivity(24)(32)(35)))))
			(line__232(_architecture 25 0 232 (_assignment (_simple)(_target(27))(_sensitivity(22)(24)))))
			(rd_pcs(_architecture 26 0 238 (_process (_simple)(_target(37)(40))(_sensitivity(11))(_read(27)(32)))))
			(wr_pcs(_architecture 27 0 253 (_process (_simple)(_target(22))(_sensitivity(11))(_read(23)(29)(39)))))
			(ptr_pcs(_architecture 28 0 265 (_process (_simple)(_target(23)(24)(30)(32))(_sensitivity(11))(_read(25)(26)(29)(34)(35)(36)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (22)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 37 -1
	)
)
I 000047 55 3121          1413755867717 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413755867718 2014.10.19 17:57:47)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code e1e1e0b2e1b7b7f7e5b1f4bab4e6e9e6e5e7e0e6e3)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413755867951 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413755867952 2014.10.19 17:57:47)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code cbcac99e989d9edecb9fd8909ecdc2cd9fcdcfcdca)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413755868123 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413755868124 2014.10.19 17:57:48)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 77767177752121612674652d277221712371217173)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23087         1413755868357 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 0 33 ))
	(_version va7)
	(_time 1413755868358 2014.10.19 17:57:48)
	(_source (\./../source/conc_intfc_tb.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code 61606a613636607762653132783b656665676767626437)
	(_entity
		(_time 1413755868355)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 0 46 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 59 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 0 73 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 78 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 84 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 85 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 93 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 0 98 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 0 106 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 0 109 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 0 112 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 115 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 116 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 118 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 124 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 130 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 137 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 0 207 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((dblclk)(clk2x))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 0 226 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 0 228 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 0 227 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 0 243 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 3)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 0 265 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 0 288 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 0 343 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 0 343 (_architecture )))
			(_process
				(line__344(_architecture 5 0 344 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 0 148 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 149 (_architecture (_code 10))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 0 150 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 0 154 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 0 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 0 158 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 159 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 0 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 0 161 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 164 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 165 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 165 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 168 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 0 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 0 169 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 171 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 0 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 0 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 173 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 0 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 0 176 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 178 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 179 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 180 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 187 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 189 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 190 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 191 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 192 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 193 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 195 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 196 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 197 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 198 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 0 199 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 200 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 227 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 337 (_process 0 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 0 343 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__337(_architecture 0 0 337 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__338(_architecture 1 0 338 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__339(_architecture 2 0 339 (_assignment (_simple)(_target(9)))))
			(line__340(_architecture 3 0 340 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__341(_architecture 4 0 341 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 6 0 352 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 7 0 366 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 8 0 377 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 12 -1
	)
)
I 000051 55 17289         1413757533506 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413757533507 2014.10.19 18:25:33)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d487d086d18281c1d4dac28e8cd2d2d282d2d0d2d5)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413757533707 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413757533708 2014.10.19 18:25:33)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9fcd9a91cbc8c289cec8d9c5c89996999999c9989b)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413757533896 2014.10.19 18:25:33)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 5a085c590f0d0d4f090b4a00595c5d5d5e5c5e5c59)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413757534099 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413757534100 2014.10.19 18:25:34)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 25772221247272307a20337f7d2323237322212321)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413757534113 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413757534114 2014.10.19 18:25:34)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 34663331346363213035226e6c3232326233303230)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413757534117 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413757534118 2014.10.19 18:25:34)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 34663331346363216567226e6c3232326233303230)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413757534121 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413757534122 2014.10.19 18:25:34)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 34663331346363216a30226e6c3232326233303230)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413757534427 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413757534428 2014.10.19 18:25:34)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 6c3e6c6c3b3b3b793a6b6d3c74363c6a396a396a696a3f)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413757534692 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413757534693 2014.10.19 18:25:34)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 75277474742222627873612f277271737173767271)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413757534832 2014.10.19 18:25:34)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 025000040955021402564458050500040604070500)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413757535035 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413757535048 2014.10.19 18:25:35)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dc8ede8ed98bdcc982ddce85dbdbd8da8ad98adfdd)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413757535238 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757535239 2014.10.19 18:25:35)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 97c59498c6c09782c7c684ce90909391c192c19496)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413757535441 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757535442 2014.10.19 18:25:35)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 62306e62363562773360763b656566643467346163)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413757535644 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413757535645 2014.10.19 18:25:35)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2d7f20292f7a2d38727d3c727c287b2a292b7b287b)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413757535846 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413757535847 2014.10.19 18:25:35)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code f8aaf5a8f9aff8eeaca8bea2fffffafefcfefdfffa)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2668 1413755866716 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413757536049 2014.10.19 18:25:36)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c39091969694c2d5c3c685999bc596c4c7c5c5c5c0)
	(_entity
		(_time 1413755866716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413757536390 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413757536391 2014.10.19 18:25:36)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 1a484d1c494d470c491c5c40481c121c1b1c4f1f4c)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25084         1413757536671 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413757536672 2014.10.19 18:25:36)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 3360643666643225303463612a69373437353535303530)
	(_entity
		(_time 1413755867200)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11770         1413757536814 behave
(_unit VHDL (b2tt 0 23 (behave 0 39 ))
	(_version va7)
	(_time 1413757536815 2014.10.19 18:25:36)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code bfece9eeebe9efa8bbb8bcb9ade4eab8bbb9bdbcbdb8bb)
	(_entity
		(_time 1413475559737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 43 (_architecture (_code 29))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 44 (_architecture (_code 30))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 60 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 31))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 64 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 66 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 32 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_architecture (_uni (_code 33)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 34)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 69 (_architecture (_uni (_code 35)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 70 (_architecture (_uni (_code 36)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 72 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 84 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 85 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 119 (_process 17 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 119 (_process 17 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 120 (_process 17 )))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(11)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((dblclk)(clk2x)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(2))(_sensitivity(13)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(3))(_sensitivity(36)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(4))(_sensitivity(17)))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(5))(_sensitivity(37)))))
			(line__96(_architecture 6 0 96 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(7))(_sensitivity(40)))))
			(line__97(_architecture 7 0 97 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(8))(_sensitivity(20)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_alias((utime)(utctr)))(_target(9))(_sensitivity(21)))))
			(line__100(_architecture 9 0 100 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(34))(_sensitivity(13)))))
			(line__101(_architecture 10 0 101 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__103(_architecture 11 0 103 (_assignment (_simple)(_target(39))(_sensitivity(17)(20)(21)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(19)))))
			(line__108(_architecture 13 0 108 (_assignment (_simple)(_target(11))(_sensitivity(11)))))
			(line__109(_architecture 14 0 109 (_assignment (_simple)(_target(12))(_sensitivity(12)))))
			(line__112(_architecture 15 0 112 (_assignment (_simple)(_target(13)))))
			(line__113(_architecture 16 0 113 (_assignment (_simple)(_target(10)))))
			(prng_pcs(_architecture 17 0 118 (_process (_simple)(_target(15))(_sensitivity(11)(13))(_monitor))))
			(ctime_pcs(_architecture 18 0 131 (_process (_simple)(_target(20))(_sensitivity(11))(_read(13)(20)))))
			(utime_pcs(_architecture 19 0 145 (_process (_simple)(_target(21))(_sensitivity(11))(_read(13)(20)(21)))))
			(fsm_pcs(_architecture 20 0 161 (_process (_simple)(_target(16)(17)(18)(36))(_sensitivity(11))(_read(10)(13)(15)(16)(17)(18)))))
			(line__220(_architecture 21 0 220 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(38))(_sensitivity(30)))))
			(line__224(_architecture 22 0 224 (_assignment (_simple)(_target(29))(_sensitivity(30)(36)))))
			(line__225(_architecture 23 0 225 (_assignment (_simple)(_target(25))(_sensitivity(23)(29)))))
			(line__226(_architecture 24 0 226 (_assignment (_simple)(_target(26))(_sensitivity(24)(32)(35)))))
			(line__232(_architecture 25 0 232 (_assignment (_simple)(_target(27))(_sensitivity(22)(24)))))
			(rd_pcs(_architecture 26 0 238 (_process (_simple)(_target(37)(40))(_sensitivity(11))(_read(27)(32)))))
			(wr_pcs(_architecture 27 0 253 (_process (_simple)(_target(22))(_sensitivity(11))(_read(23)(29)(39)))))
			(ptr_pcs(_architecture 28 0 265 (_process (_simple)(_target(23)(24)(30)(32))(_sensitivity(11))(_read(25)(26)(29)(34)(35)(36)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (22)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 37 -1
	)
)
I 000047 55 3121          1413757537016 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413757537017 2014.10.19 18:25:37)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 8ad8db84dadcdc9c8eda9fd1df8d828d8e8c8b8d88)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413757537219 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413757537220 2014.10.19 18:25:37)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 55060756510300405501460e00535c530153515354)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413757537422 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413757537423 2014.10.19 18:25:37)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1f4f1e194c4949094e1c0d454f1a49194b1949191b)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23121         1413757537638 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413757537639 2014.10.19 18:25:37)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code faaaf9aafdadfbecf9feaaa9e3a0fefdfefcfcfcf9ffac)
	(_entity
		(_time 1413755868355)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 58 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 66 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 67 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 72 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 77 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 83 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 85 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 92 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 97 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 105 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 108 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 113 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 115 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 118 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 123 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 129 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 136 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 142 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 207 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((dblclk)(clk2x))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 226 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 228 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 243 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 3)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 3)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 265 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 288 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 343 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_architecture )))
			(_process
				(line__344(_architecture 5 1 344 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 148 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 10))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 150 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 153 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 154 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 157 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 159 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 161 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 163 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 166 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 168 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 170 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 173 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 175 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 181 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 186 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 191 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 196 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 198 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 199 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 200 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 337 (_process 0 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__337(_architecture 0 1 337 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__338(_architecture 1 1 338 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__339(_architecture 2 1 339 (_assignment (_simple)(_target(9)))))
			(line__340(_architecture 3 1 340 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__341(_architecture 4 1 341 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 6 1 352 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 7 1 366 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 8 1 377 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 12 -1
	)
)
I 000051 55 17289         1413757724853 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413757724854 2014.10.19 18:28:44)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4b1e1c49181d1e5e4b455d11134d4d4d1d4d4f4d4a)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413757725054 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413757725055 2014.10.19 18:28:45)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 15414513124248034442534f42131c131313431211)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413757725243 2014.10.19 18:28:45)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d1858183d48686c48280c18bd2d7d6d6d5d7d5d7d2)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413757725446 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413757725447 2014.10.19 18:28:45)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9bcfca94cdcccc8ec49e8dc1c39d9d9dcd9c9f9d9f)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413757725458 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413757725459 2014.10.19 18:28:45)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code abfffafcfdfcfcbeafaabdf1f3adadadfdacafadaf)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413757725462 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413757725463 2014.10.19 18:28:45)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code abfffafcfdfcfcbefaf8bdf1f3adadadfdacafadaf)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413757725466 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413757725467 2014.10.19 18:28:45)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code abfffafcfdfcfcbef5afbdf1f3adadadfdacafadaf)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413757725787 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413757725788 2014.10.19 18:28:45)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code f3a7a1a3f4a4a4e6a5f4f2a3eba9a3f5a6f5a6f5f6f5a0)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413757726052 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413757726053 2014.10.19 18:28:46)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code fcaff8acabababebf1fae8a6aefbf8faf8fafffbf8)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413757726179 2014.10.19 18:28:46)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 792a7c78792e796f792d3f237e7e7b7f7d7f7c7e7b)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413757726382 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413757726383 2014.10.19 18:28:46)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 43104541161443561d42511a444447451546154042)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413757726585 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757726586 2014.10.19 18:28:46)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e5d09080d590e1b5e5f1d5709090a08580b580d0f)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413757726787 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757726788 2014.10.19 18:28:46)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d98ade8b868ed9cc88dbcd80dededddf8fdc8fdad8)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413757726990 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413757726991 2014.10.19 18:28:46)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a4f7a4f3f6f3a4b1fbf4b5fbf5a1f2a3a0a2f2a1f2)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413757727193 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413757727194 2014.10.19 18:28:47)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 6f3c6e6f30386f793b3f293568686d696b696a686d)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2668 1413755866716 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413757727396 2014.10.19 18:28:47)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 396b3c3c666e382f393c7f63613f6c3e3d3f3f3f3a)
	(_entity
		(_time 1413755866716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413757727736 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413757727737 2014.10.19 18:28:47)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 91c2929f92c6cc87c297d7cbc39799979097c494c7)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25084         1413757728018 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413757728019 2014.10.19 18:28:48)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a9fba2fef6fea8bfaaaef9fbb0f3adaeadafafafaaafaa)
	(_entity
		(_time 1413755867200)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11770         1413757728160 behave
(_unit VHDL (b2tt 0 23 (behave 0 39 ))
	(_version va7)
	(_time 1413757728161 2014.10.19 18:28:48)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 36643d363260662132313530246d633132303435343132)
	(_entity
		(_time 1413475559737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 43 (_architecture (_code 29))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 44 (_architecture (_code 30))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 60 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 31))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 64 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 66 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 32 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 67 (_architecture (_uni (_code 33)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 34)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 69 (_architecture (_uni (_code 35)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 70 (_architecture (_uni (_code 36)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 72 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 84 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 85 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 119 (_process 17 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 119 (_process 17 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 120 (_process 17 )))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(11)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((dblclk)(clk2x)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(2))(_sensitivity(13)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(3))(_sensitivity(36)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(4))(_sensitivity(17)))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(5))(_sensitivity(37)))))
			(line__96(_architecture 6 0 96 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(7))(_sensitivity(40)))))
			(line__97(_architecture 7 0 97 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(8))(_sensitivity(20)))))
			(line__98(_architecture 8 0 98 (_assignment (_simple)(_alias((utime)(utctr)))(_target(9))(_sensitivity(21)))))
			(line__100(_architecture 9 0 100 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(34))(_sensitivity(13)))))
			(line__101(_architecture 10 0 101 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__103(_architecture 11 0 103 (_assignment (_simple)(_target(39))(_sensitivity(17)(20)(21)))))
			(line__105(_architecture 12 0 105 (_assignment (_simple)(_target(19)))))
			(line__108(_architecture 13 0 108 (_assignment (_simple)(_target(11))(_sensitivity(11)))))
			(line__109(_architecture 14 0 109 (_assignment (_simple)(_target(12))(_sensitivity(12)))))
			(line__112(_architecture 15 0 112 (_assignment (_simple)(_target(13)))))
			(line__113(_architecture 16 0 113 (_assignment (_simple)(_target(10)))))
			(prng_pcs(_architecture 17 0 118 (_process (_simple)(_target(15))(_sensitivity(11)(13))(_monitor))))
			(ctime_pcs(_architecture 18 0 131 (_process (_simple)(_target(20))(_sensitivity(11))(_read(13)(20)))))
			(utime_pcs(_architecture 19 0 145 (_process (_simple)(_target(21))(_sensitivity(11))(_read(13)(20)(21)))))
			(fsm_pcs(_architecture 20 0 161 (_process (_simple)(_target(16)(17)(18)(36))(_sensitivity(11))(_read(10)(13)(15)(16)(17)(18)))))
			(line__220(_architecture 21 0 220 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(38))(_sensitivity(30)))))
			(line__224(_architecture 22 0 224 (_assignment (_simple)(_target(29))(_sensitivity(30)(36)))))
			(line__225(_architecture 23 0 225 (_assignment (_simple)(_target(25))(_sensitivity(23)(29)))))
			(line__226(_architecture 24 0 226 (_assignment (_simple)(_target(26))(_sensitivity(24)(32)(35)))))
			(line__232(_architecture 25 0 232 (_assignment (_simple)(_target(27))(_sensitivity(22)(24)))))
			(rd_pcs(_architecture 26 0 238 (_process (_simple)(_target(37)(40))(_sensitivity(11))(_read(27)(32)))))
			(wr_pcs(_architecture 27 0 253 (_process (_simple)(_target(22))(_sensitivity(11))(_read(23)(29)(39)))))
			(ptr_pcs(_architecture 28 0 265 (_process (_simple)(_target(23)(24)(30)(32))(_sensitivity(11))(_read(25)(26)(29)(34)(35)(36)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (22)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 37 -1
	)
)
I 000047 55 3121          1413757728365 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413757728366 2014.10.19 18:28:48)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 01525407015757170551145a540609060507000603)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413757728568 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413757728569 2014.10.19 18:28:48)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code cb999e9e989d9edecb9fd8909ecdc2cd9fcdcfcdca)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413757728771 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413757728772 2014.10.19 18:28:48)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 96c4c59895c0c080c79584ccc693c090c290c09092)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23115         1413757728987 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413757728988 2014.10.19 18:28:48)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code 712321702626706772752122682b757675777777727427)
	(_entity
		(_time 1413755868355)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 58 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 66 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 67 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 72 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 77 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 83 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 85 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 92 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 97 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 105 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 108 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 113 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 115 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 118 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 123 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 129 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 136 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 142 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 207 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((dblclk)(clk2x))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 226 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 228 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)((i 2)))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 243 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 2)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 2)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 265 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 288 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 343 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_architecture )))
			(_process
				(line__344(_architecture 5 1 344 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 148 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 10))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 150 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 153 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 154 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 157 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 159 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 161 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 163 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 166 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 168 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 170 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 173 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 175 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 181 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 186 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 191 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 196 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 198 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 199 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 200 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 337 (_process 0 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__337(_architecture 0 1 337 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__338(_architecture 1 1 338 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__339(_architecture 2 1 339 (_assignment (_simple)(_target(9)))))
			(line__340(_architecture 3 1 340 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__341(_architecture 4 1 341 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 6 1 352 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 7 1 366 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 8 1 377 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 12 -1
	)
)
I 000051 55 17289         1413757860718 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413757860719 2014.10.19 18:31:00)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0052520601565515000e165a580606065606040601)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413757860905 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413757860906 2014.10.19 18:31:00)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bbe8e9eeebece6adeaecfde1ecbdb2bdbdbdedbcbf)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413757861094 2014.10.19 18:31:01)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 76247277742121632527662c757071717270727075)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413757861297 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413757861298 2014.10.19 18:31:01)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 41134443441616541e44571b194747471746454745)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413757861311 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413757861312 2014.10.19 18:31:01)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 51035452540606445550470b095757570756555755)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413757861315 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413757861316 2014.10.19 18:31:01)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 51035452540606440002470b095757570756555755)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413757861319 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413757861320 2014.10.19 18:31:01)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 51035452540606440f55470b095757570756555755)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413757861637 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413757861638 2014.10.19 18:31:01)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 98ca9e9794cfcf8dce9f99c880c2c89ecd9ecd9e9d9ecb)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413757861892 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413757861893 2014.10.19 18:31:01)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 92c0959d94c5c5859f9486c8c09596949694919596)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413757862032 2014.10.19 18:31:02)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1e4c1e1942491e081e4a584419191c181a181b191c)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413757862235 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413757862236 2014.10.19 18:31:02)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e9bbe9bab6bee9fcb7e8fbb0eeeeedefbfecbfeae8)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413757862438 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757862439 2014.10.19 18:31:02)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b4e6b5e0e6e3b4a1e4e5a7edb3b3b0b2e2b1e2b7b5)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413757862641 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757862642 2014.10.19 18:31:02)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7f2d7d7e7f287f6a2e7d6b2678787b79297a297c7e)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413757862843 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413757862844 2014.10.19 18:31:02)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 491b4a4b161e495c16195816184c1f4e4d4f1f4c1f)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413757863046 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413757863047 2014.10.19 18:31:03)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 14461813194314024044524e131316121012111316)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2668 1413755866716 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413757863249 2014.10.19 18:31:03)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code df8cd48ddf88dec9dfda998587d98ad8dbd9d9d9dc)
	(_entity
		(_time 1413755866716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413757863590 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413757863591 2014.10.19 18:31:03)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 3664633232616b206530706c64303e303730633360)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25084         1413757863871 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413757863872 2014.10.19 18:31:03)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 4f1c1e4d4f184e594c481f1d56154b484b4949494c494c)
	(_entity
		(_time 1413755867200)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000051 55 17289         1413757893206 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413757893207 2014.10.19 18:31:33)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efecbfbcb8b9bafaefe1f9b5b7e9e9e9b9e9ebe9ee)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413757893407 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413757893408 2014.10.19 18:31:33)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bab8ebefe9ede7acebedfce0edbcb3bcbcbcecbdbe)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413757893596 2014.10.19 18:31:33)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 75772774742222602624652f767372727173717376)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413757893799 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413757893800 2014.10.19 18:31:33)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 40414442441717551f45561a184646461647444644)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413757893812 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413757893813 2014.10.19 18:31:33)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4f4e4b4d1d18185a4b4e59151749494919484b494b)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413757893816 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413757893817 2014.10.19 18:31:33)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4f4e4b4d1d18185a1e1c59151749494919484b494b)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413757893820 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413757893821 2014.10.19 18:31:33)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4f4e4b4d1d18185a114b59151749494919484b494b)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413757894140 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413757894141 2014.10.19 18:31:34)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9796929894c0c082c19096c78fcdc791c291c2919291c4)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413757894405 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413757894406 2014.10.19 18:31:34)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code a0a1a6f7a4f7f7b7ada6b4faf2a7a4a6a4a6a3a7a4)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413757894532 2014.10.19 18:31:34)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1d1c1a1a404a1d0b1d495b471a1a1f1b191b181a1f)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413757894735 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413757894736 2014.10.19 18:31:34)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e8e9efbbb6bfe8fdb6e9fab1efefeceebeedbeebe9)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413757894938 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757894939 2014.10.19 18:31:34)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b2b3b2e6e6e5b2a7e2e3a1ebb5b5b6b4e4b7e4b1b3)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413757895140 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757895141 2014.10.19 18:31:35)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7d7c7c7c7f2a7d682c7f69247a7a797b2b782b7e7c)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413757895343 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413757895344 2014.10.19 18:31:35)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 48494a4a161f485d17185917194d1e4f4c4e1e4d1e)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413757895546 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413757895547 2014.10.19 18:31:35)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 131210141944130547435549141411151715161411)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2668 1413755866716 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413757895749 2014.10.19 18:31:35)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code dededa8cdd89dfc8dedb988486d88bd9dad8d8d8dd)
	(_entity
		(_time 1413755866716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413757896106 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413757896107 2014.10.19 18:31:36)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 45444846421218531643031f17434d434443104013)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25084         1413757896386 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413757896387 2014.10.19 18:31:36)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 5d5d0f5e5f0a5c4b5e5a0d0f4407595a595b5b5b5e5b5e)
	(_entity
		(_time 1413755867200)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000051 55 17289         1413757915090 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413757915091 2014.10.19 18:31:55)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e0a595d0a080b4b5e5048040658585808585a585f)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413757915307 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413757915308 2014.10.19 18:31:55)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 396c393d326e642f686e7f636e3f303f3f3f6f3e3d)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413757915496 2014.10.19 18:31:55)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f4a1f4a4f4a3a3e1a7a5e4aef7f2f3f3f0f2f0f2f7)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413757915699 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413757915700 2014.10.19 18:31:55)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code bfeabeebede8e8aae0baa9e5e7b9b9b9e9b8bbb9bb)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413757915712 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413757915713 2014.10.19 18:31:55)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ce9bcf9b9f9999dbcacfd89496c8c8c898c9cac8ca)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413757915716 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413757915717 2014.10.19 18:31:55)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ce9bcf9b9f9999db9f9dd89496c8c8c898c9cac8ca)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413757915720 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413757915721 2014.10.19 18:31:55)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ce9bcf9b9f9999db90cad89496c8c8c898c9cac8ca)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413757916040 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413757916041 2014.10.19 18:31:56)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 1643151114414103401117460e4c461043104310131045)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413757916292 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413757916293 2014.10.19 18:31:56)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 0f5a03095d58581802091b555d080b090b090c080b)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413757916432 2014.10.19 18:31:56)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9cc99093c6cb9c8a9cc8dac69b9b9e9a989a999b9e)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413757916635 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413757916636 2014.10.19 18:31:56)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 67326a67363067723966753e606063613162316466)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413757916838 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757916839 2014.10.19 18:31:56)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 316464346666312461602268363635376734673230)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413757917056 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757917057 2014.10.19 18:31:57)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0c595a0a095b0c195d0e18550b0b080a5a095a0f0d)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413757917259 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413757917260 2014.10.19 18:31:57)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d78281858680d7c28887c68886d281d0d3d181d281)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413757917462 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413757917463 2014.10.19 18:31:57)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a1f4f6f6a9f6a1b7f5f1e7fba6a6a3a7a5a7a4a6a3)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2668 1413755866716 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413757917664 2014.10.19 18:31:57)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 6c383b6c693b6d7a6c692a36346a396b686a6a6a6f)
	(_entity
		(_time 1413755866716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413757918024 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413757918025 2014.10.19 18:31:58)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code e3b6b2b1e2b4bef5b0e5a5b9b1e5ebe5e2e5b6e6b5)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25084         1413757918305 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413757918306 2014.10.19 18:31:58)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code fbafaeabffacfaedf8fcaba9e2a1fffcfffdfdfdf8fdf8)
	(_entity
		(_time 1413755867200)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000051 55 17289         1413757935834 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413757935835 2014.10.19 18:32:15)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6a6c6a6a3a3c3f7f6a647c30326c6c6c3c6c6e6c6b)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413757936050 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413757936051 2014.10.19 18:32:16)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 45424446421218531412031f12434c434343134241)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413757936239 2014.10.19 18:32:16)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 00070206045757155351105a030607070406040603)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413757936442 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413757936443 2014.10.19 18:32:16)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code cbccc99e9d9c9cde94cedd9193cdcdcd9dcccfcdcf)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413757936456 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413757936457 2014.10.19 18:32:16)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code daddd8888f8d8dcfdedbcc8082dcdcdc8cdddedcde)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413757936460 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413757936461 2014.10.19 18:32:16)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code daddd8888f8d8dcf8b89cc8082dcdcdc8cdddedcde)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413757936464 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413757936465 2014.10.19 18:32:16)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code daddd8888f8d8dcf84decc8082dcdcdc8cdddedcde)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413757936783 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413757936784 2014.10.19 18:32:16)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 22252e2624757537742523723a78722477247724272471)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413757937050 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413757937051 2014.10.19 18:32:17)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 2b2c262f7d7c7c3c262d3f71792c2f2d2f2d282c2f)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413757937175 2014.10.19 18:32:17)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a8afa5ffa9ffa8bea8fceef2afafaaaeacaeadafaa)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413757937394 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413757937395 2014.10.19 18:32:17)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8285d78cd6d58297dc8390db85858684d487d48183)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413757937596 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757937597 2014.10.19 18:32:17)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4d4a1b4f4f1a4d581d1c5e144a4a494b1b481b4e4c)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413757937815 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413757937816 2014.10.19 18:32:17)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 282f7f2c767f283d792a3c712f2f2c2e7e2d7e2b29)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413757938018 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413757938019 2014.10.19 18:32:18)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2f5a5a2a6a5f2e7ada2e3ada3f7a4f5f6f4a4f7a4)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413757938220 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413757938221 2014.10.19 18:32:18)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code bdbaede9e0eabdabe9edfbe7bababfbbb9bbb8babf)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2668 1413755866716 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413757938423 2014.10.19 18:32:18)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 888ede86d6df899e888dced2d08edd8f8c8e8e8e8b)
	(_entity
		(_time 1413755866716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413757938780 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413757938781 2014.10.19 18:32:18)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code efe8bdbdbbb8b2f9bce9a9b5bde9e7e9eee9baeab9)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25084         1413757939061 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413757939062 2014.10.19 18:32:19)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 080f0a0e565f091e0b0f585a11520c0f0c0e0e0e0b0e0b)
	(_entity
		(_time 1413755867200)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11785         1413757939188 behave
(_unit VHDL (b2tt 0 23 (behave 0 39 ))
	(_version va7)
	(_time 1413757939189 2014.10.19 18:32:19)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 8483878f82d2d4938083878196dfd18380828687868380)
	(_entity
		(_time 1413475559737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 43 (_architecture (_code 29))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 45 (_architecture ((d 4652218415073722368)))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 62 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_code 30))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 65 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 67 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 31 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 32)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 69 (_architecture (_uni (_code 33)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 70 (_architecture (_uni (_code 34)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 71 (_architecture (_uni (_code 35)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 85 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 86 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 120 (_process 17 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 120 (_process 17 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 121 (_process 17 )))
		(_process
			(line__91(_architecture 0 0 91 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(11)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_alias((dblclk)(clk2x)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(2))(_sensitivity(13)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(3))(_sensitivity(36)))))
			(line__95(_architecture 4 0 95 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(4))(_sensitivity(17)))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(5))(_sensitivity(37)))))
			(line__97(_architecture 6 0 97 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(7))(_sensitivity(40)))))
			(line__98(_architecture 7 0 98 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(8))(_sensitivity(20)))))
			(line__99(_architecture 8 0 99 (_assignment (_simple)(_alias((utime)(utctr)))(_target(9))(_sensitivity(21)))))
			(line__101(_architecture 9 0 101 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(34))(_sensitivity(13)))))
			(line__102(_architecture 10 0 102 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(39))(_sensitivity(17)(20)(21)))))
			(line__106(_architecture 12 0 106 (_assignment (_simple)(_target(19)))))
			(line__109(_architecture 13 0 109 (_assignment (_simple)(_target(11))(_sensitivity(11)))))
			(line__110(_architecture 14 0 110 (_assignment (_simple)(_target(12))(_sensitivity(12)))))
			(line__113(_architecture 15 0 113 (_assignment (_simple)(_target(13)))))
			(line__114(_architecture 16 0 114 (_assignment (_simple)(_target(10)))))
			(prng_pcs(_architecture 17 0 119 (_process (_simple)(_target(15))(_sensitivity(11)(13))(_monitor))))
			(ctime_pcs(_architecture 18 0 132 (_process (_simple)(_target(20))(_sensitivity(11))(_read(13)(20)))))
			(utime_pcs(_architecture 19 0 146 (_process (_simple)(_target(21))(_sensitivity(11))(_read(13)(20)(21)))))
			(fsm_pcs(_architecture 20 0 162 (_process (_simple)(_target(16)(17)(18)(36))(_sensitivity(11))(_read(10)(13)(15)(16)(17)(18)))))
			(line__221(_architecture 21 0 221 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(38))(_sensitivity(30)))))
			(line__225(_architecture 22 0 225 (_assignment (_simple)(_target(29))(_sensitivity(30)(36)))))
			(line__226(_architecture 23 0 226 (_assignment (_simple)(_target(25))(_sensitivity(23)(29)))))
			(line__227(_architecture 24 0 227 (_assignment (_simple)(_target(26))(_sensitivity(24)(32)(35)))))
			(line__233(_architecture 25 0 233 (_assignment (_simple)(_target(27))(_sensitivity(22)(24)))))
			(rd_pcs(_architecture 26 0 239 (_process (_simple)(_target(37)(40))(_sensitivity(11))(_read(27)(32)))))
			(wr_pcs(_architecture 27 0 254 (_process (_simple)(_target(22))(_sensitivity(11))(_read(23)(29)(39)))))
			(ptr_pcs(_architecture 28 0 266 (_process (_simple)(_target(23)(24)(30)(32))(_sensitivity(11))(_read(25)(26)(29)(34)(35)(36)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (22)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 36 -1
	)
)
I 000047 55 3121          1413757939390 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413757939391 2014.10.19 18:32:19)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 4f49494d181919594b1f5a141a4847484b494e484d)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413757939593 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413757939594 2014.10.19 18:32:19)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 1a1d1d1d4a4c4f0f1a4e09414f1c131c4e1c1e1c1b)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413757939796 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413757939797 2014.10.19 18:32:19)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e5e2e7b7e5b3b3f3b4e6f7bfb5e0b3e3b1e3b3e3e1)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23115         1413757940012 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413757940013 2014.10.19 18:32:20)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code bfb8b8ebbfe8bea9bcbbefeca6e5bbb8bbb9b9b9bcbae9)
	(_entity
		(_time 1413755868355)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 58 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 66 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 67 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 72 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 77 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 83 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 85 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 92 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 97 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 105 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 108 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 113 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 115 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 118 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 123 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 129 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 136 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 142 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 207 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((dblclk)(clk2x))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 226 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 228 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)((i 2)))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 243 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 2)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 2)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 265 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 288 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 343 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_architecture )))
			(_process
				(line__344(_architecture 5 1 344 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 148 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 10))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 150 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 153 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 154 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 157 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 159 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 161 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 163 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 166 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 168 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 170 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 173 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 175 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 181 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 186 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 191 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 196 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 198 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 199 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 200 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 337 (_process 0 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__337(_architecture 0 1 337 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__338(_architecture 1 1 338 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__339(_architecture 2 1 339 (_assignment (_simple)(_target(9)))))
			(line__340(_architecture 3 1 340 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__341(_architecture 4 1 341 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 6 1 352 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 7 1 366 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 8 1 377 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 12 -1
	)
)
I 000051 55 17289         1413990398398 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413990398399 2014.10.22 11:06:38)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5d5a5f5e080b08485d534b07055b5b5b0b5b595b5c)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413990398513 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413990398514 2014.10.22 11:06:38)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dadcd889898d87cc8b8d9c808ddcd3dcdcdc8cddde)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413990398720 2014.10.22 11:06:38)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a5a3a6f2a4f2f2b0f6f4b5ffa6a3a2a2a1a3a1a3a6)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413990398918 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413990398919 2014.10.22 11:06:38)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 60666c60643737753f65763a386666663667646664)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413990398927 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413990398928 2014.10.22 11:06:38)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 70767c71742727657471662a287676762677747674)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413990398933 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413990398934 2014.10.22 11:06:38)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 70767c71742727652123662a287676762677747674)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413990398938 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413990398939 2014.10.22 11:06:38)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7f79737e2d28286a217b69252779797929787b797b)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413990399678 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413990399679 2014.10.22 11:06:39)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 5d5b0b5e0d0a0a480b5a5c0d45070d5b085b085b585b0e)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413990400085 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413990400086 2014.10.22 11:06:40)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code f2f4a5a2f4a5a5e5fff4e6a8a0f5f6f4f6f4f1f5f6)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413990400247 2014.10.22 11:06:40)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9e98ce91c2c99e889ecad8c499999c989a989b999c)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413990400450 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413990400451 2014.10.22 11:06:40)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 696f3869363e697c37687b306e6e6d6f3f6c3f6a68)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413990400633 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413990400634 2014.10.22 11:06:40)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 14124613464314014445074d131310124211421715)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413990400875 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413990400876 2014.10.22 11:06:40)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e0b0a080d590e1b5f0c1a5709090a08580b580d0f)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413990401050 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413990401051 2014.10.22 11:06:41)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9bcbdede6eeb9ace6e9a8e6e8bcefbebdbfefbcef)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413990401260 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413990401261 2014.10.22 11:06:41)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8481818a89d38492d0d4c2de838386828082818386)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2668 1413755866716 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413990401475 2014.10.22 11:06:41)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 5f5b5e5c5f085e495f5a190507590a585b5959595c)
	(_entity
		(_time 1413755866716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413990401943 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413990401944 2014.10.22 11:06:41)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 3336333732646e256035756961353b353235663665)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 25084         1413990402352 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413990402353 2014.10.22 11:06:42)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d8dcde8a868fd9cedbdf888ac182dcdfdcdedededbdedb)
	(_entity
		(_time 1413755867200)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal trg_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 195 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 203 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 204 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(78)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(58)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(79)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 433 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 443 (_process (_simple)(_target(69)(70)(72)(73))(_sensitivity(0))(_read(68)(70)(71)(73)))))
			(ll_tx_fsm_a(_architecture 9 0 477 (_process (_simple)(_target(40)(48)(68)(71)(75)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(69)(72)(74)(80)(81)(82)(83)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 607 (_process (_simple)(_target(74))(_sensitivity(0))(_read(75)(3)))))
			(ll_tx_pcs(_architecture 11 0 622 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(80)))))
			(ll_rx_pcs(_architecture 12 0 637 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(771 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11770         1413990402510 behave
(_unit VHDL (b2tt 0 23 (behave 0 39 ))
	(_version va7)
	(_time 1413990402512 2014.10.22 11:06:42)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 747070707222246370737771662f217370727677767370)
	(_entity
		(_time 1413475559737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 43 (_architecture (_code 29))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 44 (_architecture (_code 30))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 62 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_code 31))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 65 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 67 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 32 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 33)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 69 (_architecture (_uni (_code 34)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 70 (_architecture (_uni (_code 35)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 71 (_architecture (_uni (_code 36)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 85 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 86 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 120 (_process 17 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 120 (_process 17 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 121 (_process 17 )))
		(_process
			(line__91(_architecture 0 0 91 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(11)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_alias((dblclk)(clk2x)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(2))(_sensitivity(13)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(3))(_sensitivity(36)))))
			(line__95(_architecture 4 0 95 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(4))(_sensitivity(17)))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(5))(_sensitivity(37)))))
			(line__97(_architecture 6 0 97 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(7))(_sensitivity(40)))))
			(line__98(_architecture 7 0 98 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(8))(_sensitivity(20)))))
			(line__99(_architecture 8 0 99 (_assignment (_simple)(_alias((utime)(utctr)))(_target(9))(_sensitivity(21)))))
			(line__101(_architecture 9 0 101 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(34))(_sensitivity(13)))))
			(line__102(_architecture 10 0 102 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(39))(_sensitivity(17)(20)(21)))))
			(line__106(_architecture 12 0 106 (_assignment (_simple)(_target(19)))))
			(line__109(_architecture 13 0 109 (_assignment (_simple)(_target(11))(_sensitivity(11)))))
			(line__110(_architecture 14 0 110 (_assignment (_simple)(_target(12))(_sensitivity(12)))))
			(line__113(_architecture 15 0 113 (_assignment (_simple)(_target(13)))))
			(line__114(_architecture 16 0 114 (_assignment (_simple)(_target(10)))))
			(prng_pcs(_architecture 17 0 119 (_process (_simple)(_target(15))(_sensitivity(11)(13))(_monitor))))
			(ctime_pcs(_architecture 18 0 132 (_process (_simple)(_target(20))(_sensitivity(11))(_read(13)(20)))))
			(utime_pcs(_architecture 19 0 146 (_process (_simple)(_target(21))(_sensitivity(11))(_read(13)(20)(21)))))
			(fsm_pcs(_architecture 20 0 162 (_process (_simple)(_target(16)(17)(18)(36))(_sensitivity(11))(_read(10)(13)(15)(16)(17)(18)))))
			(line__221(_architecture 21 0 221 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(38))(_sensitivity(30)))))
			(line__225(_architecture 22 0 225 (_assignment (_simple)(_target(29))(_sensitivity(30)(36)))))
			(line__226(_architecture 23 0 226 (_assignment (_simple)(_target(25))(_sensitivity(23)(29)))))
			(line__227(_architecture 24 0 227 (_assignment (_simple)(_target(26))(_sensitivity(24)(32)(35)))))
			(line__233(_architecture 25 0 233 (_assignment (_simple)(_target(27))(_sensitivity(22)(24)))))
			(rd_pcs(_architecture 26 0 239 (_process (_simple)(_target(37)(40))(_sensitivity(11))(_read(27)(32)))))
			(wr_pcs(_architecture 27 0 254 (_process (_simple)(_target(22))(_sensitivity(11))(_read(23)(29)(39)))))
			(ptr_pcs(_architecture 28 0 266 (_process (_simple)(_target(23)(24)(30)(32))(_sensitivity(11))(_read(25)(26)(29)(34)(35)(36)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (22)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 37 -1
	)
)
I 000047 55 3121          1413990402725 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413990402726 2014.10.22 11:06:42)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 3f3a3c3a686969293b6f2a646a3837383b393e383d)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413990402933 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413990402934 2014.10.22 11:06:42)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 191d151e114f4c0c194d0a424c1f101f4d1f1d1f18)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413990403128 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413990403129 2014.10.22 11:06:43)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d4d0dd87d58282c285d7c68e84d182d280d282d2d0)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23121         1413990403343 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413990403344 2014.10.22 11:06:43)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code afaba5f8aff8aeb9acabfffcb6f5aba8aba9a9a9acaaf9)
	(_entity
		(_time 1413755868355)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 58 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 66 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 67 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 72 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 77 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 83 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 85 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 92 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 97 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 105 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 108 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 113 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 115 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 118 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 123 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 129 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 136 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 142 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 207 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((dblclk)(clk2x))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 226 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 228 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 243 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 2)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 2)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 265 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 288 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 343 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_architecture )))
			(_process
				(line__344(_architecture 5 1 344 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 148 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 10))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 150 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 153 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 154 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 157 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 159 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 161 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 163 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 166 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 168 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 170 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 173 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 175 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 181 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 186 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 191 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 196 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 198 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 199 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 200 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 337 (_process 0 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__337(_architecture 0 1 337 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__338(_architecture 1 1 338 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__339(_architecture 2 1 339 (_assignment (_simple)(_target(9)))))
			(line__340(_architecture 3 1 340 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__341(_architecture 4 1 341 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 6 1 352 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 7 1 366 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 8 1 377 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 12 -1
	)
)
I 000051 55 17289         1413991422771 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413991422772 2014.10.22 11:23:42)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ca9ec99f9a9c9fdfcac4dc9092cccccc9ccccecccb)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413991422936 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413991422937 2014.10.22 11:23:42)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 66336a6762313b703731203c31606f606060306162)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413991423133 2014.10.22 11:23:43)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 22772f262475753771733278212425252624262421)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413991423353 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413991423354 2014.10.22 11:23:43)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0c59590a5b5b5b1953091a56540a0a0a5a0b080a08)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413991423359 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413991423360 2014.10.22 11:23:43)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0c59590a5b5b5b19080d1a56540a0a0a5a0b080a08)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413991423364 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413991423365 2014.10.22 11:23:43)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0c59590a5b5b5b195d5f1a56540a0a0a5a0b080a08)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413991423369 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413991423370 2014.10.22 11:23:43)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 1b4e4e1c4d4c4c0e451f0d41431d1d1d4d1c1f1d1f)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413991423719 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413991423720 2014.10.22 11:23:43)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 7227247374252567247573226a28227427742774777421)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413991424011 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413991424012 2014.10.22 11:23:44)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9bcecc94cdcccc8c969d8fc1c99c9f9d9f9d989c9f)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413991424149 2014.10.22 11:23:44)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 27727723297027312773617d202025212321222025)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413991424358 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413991424359 2014.10.22 11:23:44)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2a7a2a2a6a5f2e7acf3e0abf5f5f6f4a4f7a4f1f3)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413991424566 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413991424567 2014.10.22 11:23:44)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bde8ece9bfeabda8edecaee4babab9bbebb8ebbebc)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413991424778 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413991424779 2014.10.22 11:23:44)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 97c2c598c6c09782c69583ce90909391c192c19496)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413991424991 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413991424992 2014.10.22 11:23:44)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 72267673262572672d22632d237724757674247724)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413991425204 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413991425205 2014.10.22 11:23:45)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3c683939666b3c2a686c7a663b3b3e3a383a393b3e)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2668 1413755866716 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413991425413 2014.10.22 11:23:45)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 17421610464016011712514d4f1142101311111114)
	(_entity
		(_time 1413755866716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413991425761 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413991425762 2014.10.22 11:23:45)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 6e3a696f393933783d6828343c6866686f683b6b38)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000051 55 17289         1413991442531 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413991442532 2014.10.22 11:24:02)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f0f6f0a0f1a6a5e5f0fee6aaa8f6f6f6a6f6f4f6f1)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 17510         1413991442736 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413991442737 2014.10.22 11:24:02)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bbbcbaeeebece6adeaecfde1ecbdb2bdbdbdedbcbf)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413991442933 2014.10.22 11:24:02)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 8681848884d1d193d5d796dc858081818280828085)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
I 000051 55 5495          1413991443147 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413991443148 2014.10.22 11:24:03)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 60676360643737753f65763a386666663667646664)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
I 000051 55 6468          1413991443155 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413991443156 2014.10.22 11:24:03)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 60676360643737756461763a386666663667646664)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
I 000051 55 5028          1413991443160 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413991443161 2014.10.22 11:24:03)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 60676360643737753133763a386666663667646664)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
I 000049 55 5463          1413991443165 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413991443166 2014.10.22 11:24:03)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 70777371742727652e74662a287676762677747674)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
I 000047 55 10455         1413991443536 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413991443537 2014.10.22 11:24:03)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code e6e1eab5e4b1b1f3b0e1e7b6febcb6e0b3e0b3e0e3e0b5)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
I 000047 55 8186          1413991444036 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413991444037 2014.10.22 11:24:04)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code d9de8c8bd48e8eced4dfcd838bdedddfdddfdadedd)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
I 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413991444181 2014.10.22 11:24:04)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 66613066693166706632203c616164606260636164)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
I 000047 55 3308          1413991444393 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413991444394 2014.10.22 11:24:04)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30376735666730256e312269373734366635663331)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
I 000047 55 7146          1413991444610 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413991444611 2014.10.22 11:24:04)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b0c5b0d0f5c0b1e5b5a18520c0c0f0d5d0e5d080a)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 6415          1413991444818 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413991444819 2014.10.22 11:24:04)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5e2b5b6b6b2e5f0b4e7f1bce2e2e1e3b3e0b3e6e4)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
I 000047 55 10891         1413991445037 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413991445038 2014.10.22 11:24:05)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c0c791959697c0d59f90d19f91c596c7c4c696c596)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
I 000047 55 11393         1413991445243 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413991445245 2014.10.22 11:24:05)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8b8cd985d0dc8b9ddfdbcdd18c8c898d8f8d8e8c89)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
I 000046 55 2668 1413755866716 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413991445456 2014.10.22 11:24:05)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 65626665363264736560233f3d6330626163636366)
	(_entity
		(_time 1413755866716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 13872         1413991445826 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413991445827 2014.10.22 11:24:05)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code cccac9989d9b91da9fca8a969ecac4cacdca99c99a)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 24975         1413991446171 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413991446172 2014.10.22 11:24:06)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 2324232776742235202472773a79272427252525202520)
	(_entity
		(_time 1413755867200)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal ftrgtag ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 204 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 204 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(58)(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(77)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(57)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(57)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(78)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 447 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 457 (_process (_simple)(_target(68)(69)(71)(72))(_sensitivity(0))(_read(67)(69)(70)(72)))))
			(ll_tx_fsm_a(_architecture 9 0 491 (_process (_simple)(_target(40)(48)(67)(70)(74)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(68)(71)(73)(79)(80)(81)(82)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 621 (_process (_simple)(_target(73))(_sensitivity(0))(_read(74)(3)))))
			(ll_tx_pcs(_architecture 11 0 636 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(79)))))
			(ll_rx_pcs(_architecture 12 0 651 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
I 000047 55 11770         1413991446478 behave
(_unit VHDL (b2tt 0 23 (behave 0 39 ))
	(_version va7)
	(_time 1413991446479 2014.10.22 11:24:06)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 5b5c5d5d0b0d0b4c5f5c585e49000e5c5f5d5958595c5f)
	(_entity
		(_time 1413475559737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 43 (_architecture (_code 29))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 44 (_architecture (_code 30))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 62 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_code 31))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 65 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 67 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 32 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 33)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 69 (_architecture (_uni (_code 34)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 70 (_architecture (_uni (_code 35)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 71 (_architecture (_uni (_code 36)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 85 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 86 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 120 (_process 17 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 120 (_process 17 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 121 (_process 17 )))
		(_process
			(line__91(_architecture 0 0 91 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(11)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_alias((dblclk)(clk2x)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(2))(_sensitivity(13)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(3))(_sensitivity(36)))))
			(line__95(_architecture 4 0 95 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(4))(_sensitivity(17)))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(5))(_sensitivity(37)))))
			(line__97(_architecture 6 0 97 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(7))(_sensitivity(40)))))
			(line__98(_architecture 7 0 98 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(8))(_sensitivity(20)))))
			(line__99(_architecture 8 0 99 (_assignment (_simple)(_alias((utime)(utctr)))(_target(9))(_sensitivity(21)))))
			(line__101(_architecture 9 0 101 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(34))(_sensitivity(13)))))
			(line__102(_architecture 10 0 102 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(39))(_sensitivity(17)(20)(21)))))
			(line__106(_architecture 12 0 106 (_assignment (_simple)(_target(19)))))
			(line__109(_architecture 13 0 109 (_assignment (_simple)(_target(11))(_sensitivity(11)))))
			(line__110(_architecture 14 0 110 (_assignment (_simple)(_target(12))(_sensitivity(12)))))
			(line__113(_architecture 15 0 113 (_assignment (_simple)(_target(13)))))
			(line__114(_architecture 16 0 114 (_assignment (_simple)(_target(10)))))
			(prng_pcs(_architecture 17 0 119 (_process (_simple)(_target(15))(_sensitivity(11)(13))(_monitor))))
			(ctime_pcs(_architecture 18 0 132 (_process (_simple)(_target(20))(_sensitivity(11))(_read(13)(20)))))
			(utime_pcs(_architecture 19 0 146 (_process (_simple)(_target(21))(_sensitivity(11))(_read(13)(20)(21)))))
			(fsm_pcs(_architecture 20 0 162 (_process (_simple)(_target(16)(17)(18)(36))(_sensitivity(11))(_read(10)(13)(15)(16)(17)(18)))))
			(line__221(_architecture 21 0 221 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(38))(_sensitivity(30)))))
			(line__225(_architecture 22 0 225 (_assignment (_simple)(_target(29))(_sensitivity(30)(36)))))
			(line__226(_architecture 23 0 226 (_assignment (_simple)(_target(25))(_sensitivity(23)(29)))))
			(line__227(_architecture 24 0 227 (_assignment (_simple)(_target(26))(_sensitivity(24)(32)(35)))))
			(line__233(_architecture 25 0 233 (_assignment (_simple)(_target(27))(_sensitivity(22)(24)))))
			(rd_pcs(_architecture 26 0 239 (_process (_simple)(_target(37)(40))(_sensitivity(11))(_read(27)(32)))))
			(wr_pcs(_architecture 27 0 254 (_process (_simple)(_target(22))(_sensitivity(11))(_read(23)(29)(39)))))
			(ptr_pcs(_architecture 28 0 266 (_process (_simple)(_target(23)(24)(30)(32))(_sensitivity(11))(_read(25)(26)(29)(34)(35)(36)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (22)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 37 -1
	)
)
I 000047 55 3121          1413991446688 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413991446689 2014.10.22 11:24:06)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 26202722217070302276337d73212e212220272124)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
I 000051 55 7937          1413991446921 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413991446922 2014.10.22 11:24:06)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 10171217114645051044034b451619164416141611)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
I 000047 55 3856          1413991447126 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413991447127 2014.10.22 11:24:07)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code eaededb8bebcbcfcbbe9f8b0baefbcecbeecbcecee)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
I 000047 55 23121         1413991447346 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413991447347 2014.10.22 11:24:07)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code c5c2c1909692c4d3c6c19596dc9fc1c2c1c3c3c3c6c093)
	(_entity
		(_time 1413755868355)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 58 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 66 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 67 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 72 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 77 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 83 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 85 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 92 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 97 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 105 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 108 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 113 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 115 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 118 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 123 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 129 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 136 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 142 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 207 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((dblclk)(clk2x))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 226 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 228 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 243 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 2)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 2)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 265 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 288 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 343 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_architecture )))
			(_process
				(line__344(_architecture 5 1 344 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 148 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 10))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 150 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 153 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 154 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 157 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 159 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 161 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 163 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 166 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 168 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 170 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 173 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 175 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 181 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 186 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 191 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 196 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 198 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 199 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 200 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 337 (_process 0 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__337(_architecture 0 1 337 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__338(_architecture 1 1 338 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__339(_architecture 2 1 339 (_assignment (_simple)(_target(9)))))
			(line__340(_architecture 3 1 340 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__341(_architecture 4 1 341 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 6 1 352 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 7 1 366 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 8 1 377 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 12 -1
	)
)
V 000051 55 17289         1413991844369 daq_fifo_a
(_unit VHDL (daq_fifo 0 43 (daq_fifo_a 0 58 ))
	(_version va7)
	(_time 1413991844370 2014.10.22 11:30:44)
	(_source (\./../../../ipcore/daq_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9397919c91c5c686939d85c9cb959595c595979592)
	(_entity
		(_time 1413475139918)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 271 (_component wrapped_daq_fifo )
		(_port
			((clk)(clk))
			((srst)(srst))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 1)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 9)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 0)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 0)))
				((C_HAS_SRST)((i 1)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 0)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"512x36"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 510)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 509)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 9)))
				((C_RD_DEPTH)((i 512)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 9)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 9)))
				((C_WR_DEPTH)((i 512)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 9)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(clk))
				((RST)(_open))
				((SRST)(srst))
				((WR_CLK)(_open))
				((WR_RST)(_open))
				((RD_CLK)(_open))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 47 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 50 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000052 55 17510         1413991844534 trig_fifo_a
(_unit VHDL (trig_fifo 0 43 (trig_fifo_a 0 59 ))
	(_version va7)
	(_time 1413991844535 2014.10.22 11:30:44)
	(_source (\./../../../ipcore/trig_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f3a3c3b6b6862296e68796568393639393969383b)
	(_entity
		(_time 1413475140135)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 273 (_component wrapped_trig_fifo )
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
		)
		(_use (_entity xilinxcorelib fifo_generator_v9_3 behavioral)
			(_generic
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 18)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 18)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"spartan6"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 0)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 1)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 1)))
				((C_PRELOAD_REGS)((i 0)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 2)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 3)))
				((C_PROG_EMPTY_TYPE)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1021)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1020)))
				((C_PROG_FULL_TYPE)((i 0)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 0)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(_open))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(_open))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(_open))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(_open))
				((PROG_EMPTY)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
		(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~122 0 51 (_entity (_out ))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000039 55 2267 1413475140337 tdc_pkg
(_unit VHDL (tdc_pkg 0 24 (tdc_pkg 0 56 ))
	(_version va7)
	(_time 1413991844731 2014.10.22 11:30:44)
	(_source (\./../../../tdc/source/tdc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code fafff9aaafadadefa9abeaa0f9fcfdfdfefcfefcf9)
	(_entity
		(_time 1413475140337)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_constant (_internal TDC_NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 10)))))
		(_constant (_internal TDC_TWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 9)))))
		(_constant (_internal TDC_CWIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 4)))))
		(_constant (_internal TDC_FWIDTH ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal TDC_INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~15 0 33 (_entity ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal tb_vec_type 0 40 (_array ~STD_LOGIC_VECTOR{5~downto~1}~15 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal tdc_dout_type 0 41 (_array ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_subprogram
			(_internal TDC_INIT_FUN 0 0 47 (_entity (_function )))
			(_internal BIN_TO_ONEHOT 1 0 48 (_entity (_function )))
			(_internal SWAP_BITS 2 0 49 (_entity (_function ~extieee.std_logic_1164.STD_LOGIC_VECTOR(_range(_to 0 2147483647 ))(_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . tdc_pkg 3 -1
	)
)
V 000051 55 5495          1413991844944 fwft_arch0
(_unit VHDL (tdc_fifo 0 26 (fwft_arch0 0 48 ))
	(_version va7)
	(_time 1413991844945 2014.10.22 11:30:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d5d0d987d48282c08ad0c38f8dd3d3d383d2d1d3d1)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 52 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 54 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 55 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 56 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 58 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 59 (_architecture (_uni (_code 22)))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((empty)(dout_valid)))(_simpleassign "not")(_target(5))(_sensitivity(13)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)))))
			(line__87(_architecture 2 0 87 (_assignment (_simple)(_target(14))(_sensitivity(13)(19)(2)))))
			(line__90(_architecture 3 0 90 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(16))(_sensitivity(14)(15)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__92(_architecture 5 0 92 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__93(_architecture 6 0 93 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__96(_architecture 7 0 96 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 102 (_process (_simple)(_target(13)(7))(_sensitivity(0))(_read(12)(14)(2)))))
			(wr_pcs(_architecture 9 0 130 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(18)(3)(4)))))
			(ptr_pcs(_architecture 10 0 143 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch0 23 -1
	)
)
V 000051 55 6468          1413991844949 fwft_arch1
(_unit VHDL (tdc_fifo 0 26 (fwft_arch1 0 183 ))
	(_version va7)
	(_time 1413991844950 2014.10.22 11:30:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code d5d0d987d48282c0d1d4c38f8dd3d3d383d2d1d3d1)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 185 (_architecture (_code 15))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 187 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_type (_internal ram_type 0 187 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 17 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 189 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 190 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 191 (_architecture (_uni (_code 21)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 193 (_architecture (_uni (_code 22)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 194 (_architecture (_uni (_code 24)))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 195 (_architecture (_uni (_code 25)))))
		(_signal (_internal dout0 ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 196 (_architecture (_uni (_code 26)))))
		(_signal (_internal dout0_en ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal dout_en ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal ram_valid ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout0_valid ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ((i 2))))))
		(_signal (_internal dout_valid ~extieee.std_logic_1164.STD_LOGIC 0 201 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 202 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 203 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 204 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 205 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 206 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 207 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 208 (_architecture (_uni ))))
		(_process
			(line__226(_architecture 0 0 226 (_assignment (_simple)(_target(15))(_sensitivity(16)(17)(18)))))
			(line__228(_architecture 1 0 228 (_assignment (_simple)(_target(16))(_sensitivity(17)(18)(19)(2)))))
			(line__230(_architecture 2 0 230 (_assignment (_simple)(_target(21))(_sensitivity(23)(3)))))
			(line__233(_architecture 3 0 233 (_assignment (_simple)(_target(20))(_sensitivity(17)(18)(19)(25)))))
			(line__237(_architecture 4 0 237 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(22))(_sensitivity(20)(21)))))
			(line__238(_architecture 5 0 238 (_assignment (_simple)(_target(25))(_sensitivity(11)))))
			(line__239(_architecture 6 0 239 (_assignment (_simple)(_target(26))(_sensitivity(11)))))
			(line__240(_architecture 7 0 240 (_assignment (_simple)(_target(23))(_sensitivity(11)))))
			(line__241(_architecture 8 0 241 (_assignment (_simple)(_target(24))(_sensitivity(11)))))
			(line__245(_architecture 9 0 245 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 10 0 251 (_process (_simple)(_target(13)(14)(17)(18)(19)(5)(7))(_sensitivity(0))(_read(12)(13)(14)(15)(16)(18)(20)(2)))))
			(wr_pcs(_architecture 11 0 301 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(24)(3)(4)))))
			(ptr_pcs(_architecture 12 0 314 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(20)(21)(22)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fwft_arch1 27 -1
	)
)
V 000051 55 5028          1413991844954 fwft_arch2
(_unit VHDL (tdc_fifo 0 26 (fwft_arch2 0 355 ))
	(_version va7)
	(_time 1413991844955 2014.10.22 11:30:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e4e1e8b7e4b3b3f1b5b7f2bebce2e2e2b2e3e0e2e0)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 357 (_architecture (_code 10))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 359 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_type (_internal ram_type 0 359 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 12 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 361 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 362 (_architecture (_uni (_code 15)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 363 (_architecture (_uni (_code 16)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 364 (_architecture (_uni (_code 17)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 365 (_architecture (_uni (_code 18)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 367 (_architecture (_uni (_code 20)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 368 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 369 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 370 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 371 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 372 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 373 (_architecture (_uni ((i 3))))))
		(_process
			(line__386(_architecture 0 0 386 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(6))(_sensitivity(16)))))
			(line__390(_architecture 1 0 390 (_assignment (_simple)(_target(15))(_sensitivity(16)(3)))))
			(line__391(_architecture 2 0 391 (_assignment (_simple)(_target(11))(_sensitivity(9)(15)))))
			(line__392(_architecture 3 0 392 (_assignment (_simple)(_target(12))(_sensitivity(10)(18)(2)))))
			(line__398(_architecture 4 0 398 (_assignment (_simple)(_target(13))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 5 0 404 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(13)(18)))))
			(wr_pcs(_architecture 6 0 419 (_process (_simple)(_target(8))(_sensitivity(0))(_read(9)(15)(4)))))
			(ptr_pcs(_architecture 7 0 431 (_process (_simple)(_target(9)(10)(16)(18))(_sensitivity(0))(_read(11)(12)(15)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_model . fwft_arch2 21 -1
	)
)
V 000049 55 5463          1413991844959 std_arch
(_unit VHDL (tdc_fifo 0 26 (std_arch 0 469 ))
	(_version va7)
	(_time 1413991844960 2014.10.22 11:30:44)
	(_source (\./../../../tdc/source/tdc_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e4e1e8b7e4b3b3f1bae0f2bebce2e2e2b2e3e0e2e0)
	(_entity
		(_time 1413475140560)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 28 \128\ (_entity ((i 128)))))
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 3))))))
		(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~122 0 38 (_entity (_out ))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 471 (_architecture (_code 13))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 473 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal ram_type 0 473 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal dpram_t ram_type 0 475 (_architecture (_uni (_code 16)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 476 (_architecture (_uni (_code 18)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 477 (_architecture (_uni (_code 19)))))
		(_signal (_internal flag_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 478 (_architecture (_uni (_code 20)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 479 (_architecture (_uni (_code 22)))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 480 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flag_en ~STD_LOGIC_VECTOR{1~downto~0}~13 0 482 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 483 (_architecture (_uni ))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 484 (_architecture (_uni ))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 485 (_architecture (_uni ))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 486 (_architecture (_uni ))))
		(_process
			(line__502(_architecture 0 0 502 (_assignment (_simple)(_target(14))(_sensitivity(16)(3)))))
			(line__503(_architecture 1 0 503 (_assignment (_simple)(_target(13))(_sensitivity(18)(2)))))
			(line__506(_architecture 2 0 506 (_assignment (_simple)(_alias((flag_en)(wr_ptr_en)(rd_ptr_en)))(_target(15))(_sensitivity(13)(14)))))
			(line__507(_architecture 3 0 507 (_assignment (_simple)(_target(18))(_sensitivity(11)))))
			(line__508(_architecture 4 0 508 (_assignment (_simple)(_target(19))(_sensitivity(11)))))
			(line__509(_architecture 5 0 509 (_assignment (_simple)(_target(16))(_sensitivity(11)))))
			(line__510(_architecture 6 0 510 (_assignment (_simple)(_target(17))(_sensitivity(11)))))
			(line__513(_architecture 7 0 513 (_assignment (_simple)(_target(12))(_sensitivity(8)(10)))))
			(rd_pcs(_architecture 8 0 518 (_process (_simple)(_target(5)(7))(_sensitivity(0))(_read(12)(19)(2)))))
			(wr_pcs(_architecture 9 0 534 (_process (_simple)(_target(8)(6))(_sensitivity(0))(_read(9)(17)(3)(4)))))
			(ptr_pcs(_architecture 10 0 547 (_process (_simple)(_target(9)(10)(11))(_sensitivity(0))(_read(9)(10)(11)(13)(14)(15)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (8)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . std_arch 23 -1
	)
)
V 000047 55 10455         1413991845287 behave
(_unit VHDL (tdc_channel 0 33 (behave 0 50 ))
	(_version va7)
	(_time 1413991845288 2014.10.22 11:30:45)
	(_source (\./../../../tdc/source/tdc_channel.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 2c2979287b7b7b397a2b2d7c34767c2a792a792a292a7f)
	(_entity
		(_time 1413475140902)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_fifo
			(_object
				(_generic (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 )))
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 64 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_instantiation fifo_ins 0 98 (_component tdc_fifo )
		(_generic
			((DEPTH)((i 4)))
			((DWIDTH)((i 13)))
		)
		(_port
			((clk)(tdc_clk))
			((clr)(tdc_rst_q0))
			((rd)(fifo_re))
			((wr)(fifo_we_q0))
			((din)(fifo_din))
			((empty)(fifo_ept))
			((full)(fifo_full))
			((dout)(tdc_dout))
		)
		(_use (_entity . tdc_fifo fwft_arch0)
			(_generic
				((DEPTH)((i 4)))
				((DWIDTH)((i 13)))
			)
			(_port
				((clk)(clk))
				((clr)(clr))
				((rd)(rd))
				((wr)(wr))
				((din)(din))
				((empty)(empty))
				((full)(full))
				((dout)(dout))
			)
		)
	)
	(_generate CC_FFS_GEN 0 130 (_for ~INTEGER~range~5~downto~1~13 )
		(_instantiation FDCE0_inst 0 132 (_component .unisim.VCOMPONENTS.FDCE )
			(_generic
				((INIT)((i 0)))
			)
			(_port
				((Q)(tb_q0(_object 1)))
				((C)(tb(_object 1)))
				((CE)((i 3)))
				((CLR)(tb_q2(_object 1)))
				((D)((i 3)))
			)
			(_use (_entity unisim FDCE)
				(_generic
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((CLR)(CLR))
					((D)(D))
				)
			)
		)
		(_instantiation FDSE1_inst 0 144 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q1(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q0(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE2_inst 0 155 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q2(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q1(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_instantiation FDSE3_inst 0 168 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tb_q3(_object 1)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tb_q2(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~5~downto~1~13 0 130 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~12 0 35 (_entity )))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 41 (_entity (_in ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~12 0 46 (_entity (_out ))))
		(_signal (_internal tdc_rst_q0 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_signal (_internal tb_q0 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal tb_q1 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 70 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q2 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 71 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q3 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 72 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tb_q4 ~STD_LOGIC_VECTOR{5~downto~1}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 75 (_architecture (_uni (_code 6)))))
		(_signal (_internal counter_q0 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 76 (_architecture (_uni (_code 7)))))
		(_signal (_internal counter_q1 ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 77 (_architecture (_uni (_code 8)))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_signal (_internal fifo_din ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal fifo_we_q0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal trig_q0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal chan_q0 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 84 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal chan_q1 ~STD_LOGIC_VECTOR{TDC_CWIDTH-1~downto~0}~13 0 85 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~INTEGER~range~5~downto~1~13 0 130 (_scalar (_downto (i 5)(i 1)))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_alias((fifo_din)(chan_q1)(counter_q1)))(_target(18))(_sensitivity(16)(22)))))
			(tdc_regs_pcs(_architecture 1 0 183 (_process (_simple)(_target(8)(13)(15)(16)(19)(22))(_sensitivity(0))(_read(11)(12)(14)(15)(17)(20)(21)(1)))))
			(count_pcs(_architecture 2 0 201 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14)(2)))))
			(tb_dcdc_pcs(_architecture 3 0 215 (_process (_simple)(_target(20)(21))(_sensitivity(0))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(16843009 )
	)
	(_model . behave 9 -1
	)
)
V 000047 55 8186          1413991845562 behave
(_unit VHDL (tdc 0 30 (behave 0 46 ))
	(_version va7)
	(_time 1413991845563 2014.10.22 11:30:45)
	(_source (\./../../../tdc/source/tdc.vhd\(\C:/Aldec/Active-HDL 9.2/vlib/unisim/src/unisim_vcomp.vhd\)))
	(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 45401347441212524843511f174241434143464241)
	(_entity
		(_time 1413475141171)
		(_use (.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	)
	(_component
		(tdc_channel
			(_object
				(_generic (_internal INIT_VAL ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_entity -1 )))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_entity (_in ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal fifo_ept ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal tdc_dout ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_entity (_out ))))
			)
		)
		(.unisim.VCOMPONENTS.FDSE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2800 (_entity -1 ((i 1)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2803 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2804 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2805 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2806 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 2807 (_entity (_in ))))
			)
		)
	)
	(_generate TDC_CH_GEN 0 78 (_for ~INTEGER~range~1~to~TDC_NUM_CHAN~13 )
		(_instantiation tdc_ch_ins 0 80 (_component tdc_channel )
			(_generic
				((INIT_VAL)(_code 4))
			)
			(_port
				((tdc_clk)(tdc_clk))
				((reset)(reset))
				((tdc_clr)(tdc_clr_dlyln(_object 0)))
				((tb)(tb(_object 0)))
				((tb16)(tb16(_object 0)))
				((fifo_re)(fifo_re(_object 0)))
				((fifo_ept)(fifo_ept_q0(_object 0)))
				((tdc_dout)(tdc_dout_q0(_object 0)))
			)
			(_use (_entity . tdc_channel)
				(_generic
					((INIT_VAL)(_code 5))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_architecture )))
			(_subprogram
			)
		)
	)
	(_generate FDSE_GEN 0 99 (_for ~INTEGER~range~0~to~2~13 )
		(_instantiation FDSE_ins 0 101 (_component .unisim.VCOMPONENTS.FDSE )
			(_generic
				((INIT)((i 1)))
			)
			(_port
				((Q)(tdc_clr_qn(_index 6)))
				((C)(tdc_clk))
				((CE)((i 3)))
				((D)(tdc_clr_qn(_object 1)))
				((S)((i 2)))
			)
			(_use (_entity unisim FDSE)
				(_generic
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((S)(S))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~2~13 0 100 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~12 0 34 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~122 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~124 0 41 (_entity (_out ))))
		(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal tdc_clr_qn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_clr_dlyln ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 65 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q0 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 67 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal fifo_ept_q1 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 68 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal tdc_dout_q0 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 69 (_architecture (_uni ((_others(_others(i 2))))))))
		(_signal (_internal tdc_dout_q1 ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 70 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~INTEGER~range~1~to~TDC_NUM_CHAN~13 0 79 (_scalar (_to (i 1)(i 10)))))
		(_type (_internal ~INTEGER~range~0~to~2~13 0 100 (_scalar (_to (i 0)(i 2)))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((fifo_ept)(fifo_ept_q1)))(_target(7))(_sensitivity(12)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((tdc_dout)(tdc_dout_q1)))(_target(8))(_sensitivity(14)))))
			(line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((tdc_clr_qn(0))(tdc_clr)))(_target(9(0)))(_sensitivity(3)))))
			(tdc_regs_pcs(_architecture 3 0 132 (_process (_simple)(_target(10)(12)(14))(_sensitivity(0))(_read(9(3))(10(t_2_10))(11)(13)(1(4))(1(3))(1(2))(1(1))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TDC_INIT_FUN (. tdc_pkg 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_split (12)(14)
	)
	(_model . behave 7 -1
	)
)
V 000046 55 5695 1413475141287 time_order_pkg
(_unit VHDL (time_order_pkg 0 23 (time_order_pkg 0 74 ))
	(_version va7)
	(_time 1413991845689 2014.10.22 11:30:45)
	(_source (\./../../../time_order/source/time_order_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code c1c49794c996c1d7c195879bc6c6c3c7c5c7c4c6c3)
	(_entity
		(_time 1413475141287)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_constant (_internal TO_MAX_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity ((i 150)))))
		(_constant (_internal TO_DWIDTH ~extSTD.STANDARD.INTEGER 0 29 (_entity ((i 9)))))
		(_constant (_internal TO_CWIDTH ~extSTD.STANDARD.INTEGER 0 30 (_entity ((i 8)))))
		(_constant (_internal TO_WIDTH ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 17)))))
		(_constant (_internal TO_WRAP_BIT ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 8)))))
		(_constant (_internal TO_NUM_LANES ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 10)))))
		(_constant (_internal TO_LANE_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity (_code 2))))
		(_type (_internal to_mape_type 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_mapc_type 0 40 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_mapd_type 0 41 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal to_2e_type 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_2c_type 0 44 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 ((_to (i 1)(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_2d_type 0 45 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 ((_to (i 1)(i 2))))))
		(_type (_internal to_3e_type 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_3c_type 0 47 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_3d_type 0 48 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 ((_to (i 1)(i 3))))))
		(_type (_internal to_4e_type 0 49 (_array to_2e_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4c_type 0 50 (_array to_2c_type ((_to (i 1)(i 2))))))
		(_type (_internal to_4d_type 0 51 (_array to_2d_type ((_to (i 1)(i 2))))))
		(_type (_internal to_7e_type 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_7c_type 0 53 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1518 ((_to (i 1)(i 7))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_7d_type 0 54 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1521 ((_to (i 1)(i 7))))))
		(_type (_internal to_10e_type 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_10c_type 0 56 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_10d_type 0 57 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 ((_to (i 1)(i 10))))))
		(_type (_internal to_13e_type 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal to_13c_type 0 59 (_array ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1530 ((_to (i 1)(i 13))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal to_13d_type 0 60 (_array ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1533 ((_to (i 1)(i 13))))))
		(_subprogram
			(_internal TO_CH_FUN 0 0 66 (_entity (_function )))
			(_internal TO_CH2ONEHOT 1 0 67 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . time_order_pkg 3 -1
	)
)
V 000047 55 3308          1413991845904 behave
(_unit VHDL (tom_2_to_1 0 26 (behave 0 37 ))
	(_version va7)
	(_time 1413991845905 2014.10.22 11:30:45)
	(_source (\./../../../time_order/source/tom_2_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9c99cb9399cb9c89c29d8ec59b9b989aca99ca9f9d)
	(_entity
		(_time 1413475141512)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 28 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 29 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 30 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_signal (_internal comp_d ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal wrap_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal out_addr_d ~STD_LOGIC_VECTOR{3~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(6))(_sensitivity(2(2_d_7_0))(2(1_d_7_0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(7))(_sensitivity(2(2_8))(2(1_8))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_alias((out_addr_d)(ein(1))(ein(2))(wrap_d)(comp_d)))(_target(8))(_sensitivity(6)(7)(0(2))(0(1))))))
			(output_pcs(_architecture 3 0 71 (_process (_simple)(_target(3)(4)(5))(_sensitivity(8)(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
	)
	(_static
		(16843009 16843009 )
		(16843009 16843009 1 )
	)
	(_model . behave 4 -1
	)
)
V 000047 55 7146          1413991846119 behave
(_unit VHDL (tom_3_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413991846120 2014.10.22 11:30:46)
	(_source (\./../../../time_order/source/tom_3_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 67623767363067723736743e606063613162316466)
	(_entity
		(_time 1413475141723)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 68 (_component tom_2_to_1 )
		(_port
			((ein)(ein1_t))
			((cin)(cin1_t))
			((din)(din1_t))
			((emin)(emin1))
			((cmin)(cmin1))
			((dmin)(dmin1))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 79 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin1 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin1 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 62 (_architecture (_uni ))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 63 (_architecture (_uni ))))
		(_process
			(line__98(_architecture 0 0 98 (_assignment (_simple)(_alias((ein1_t)(ein(1))(ein(2))))(_target(8))(_sensitivity(2(2))(2(1))))))
			(line__99(_architecture 1 0 99 (_assignment (_simple)(_alias((cin1_t)(cin(1))(cin(2))))(_target(9))(_sensitivity(3(2))(3(1))))))
			(line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((din1_t)(din(1))(din(2))))(_target(10))(_sensitivity(4(2))(4(1))))))
			(line__101(_architecture 3 0 101 (_assignment (_simple)(_alias((ein2_t)(emin1)(ein(3))))(_target(11))(_sensitivity(14)(2(3))))))
			(line__102(_architecture 4 0 102 (_assignment (_simple)(_alias((cin2_t)(cmin1)(cin(3))))(_target(12))(_sensitivity(15)(3(3))))))
			(line__103(_architecture 5 0 103 (_assignment (_simple)(_alias((din2_t)(dmin1)(din(3))))(_target(13))(_sensitivity(16)(4(3))))))
			(oreg_pcs(_architecture 6 0 118 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(17)(18)(19)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 7 -1
	)
)
V 000047 55 6415          1413991846329 behave
(_unit VHDL (tom_4_to_1 0 27 (behave 0 40 ))
	(_version va7)
	(_time 1413991846330 2014.10.22 11:30:46)
	(_source (\./../../../time_order/source/tom_4_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 414410431616415410435518464645471744174240)
	(_entity
		(_time 1413475141940)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_2_to_1
			(_object
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 44 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 45 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 46 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_4_11 0 65 (_component tom_2_to_1 )
		(_port
			((ein)(ein(1)))
			((cin)(cin(1)))
			((din)(din(1)))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_12 0 75 (_component tom_2_to_1 )
		(_port
			((ein)(ein(2)))
			((cin)(cin(2)))
			((din)(din(2)))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_instantiation tom_4_21 0 86 (_component tom_2_to_1 )
		(_port
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin2))
			((cmin)(cmin2))
			((dmin)(dmin2))
		)
		(_use (_entity . tom_2_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 31 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 32 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 33 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 52 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 53 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 54 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_2e_type 0 55 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_2c_type 0 56 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_2d_type 0 57 (_architecture (_uni ))))
		(_signal (_internal emin2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin2 ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin2 ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 60 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((ein2_t)(emin1_t(1))(emin1_t(2))))(_target(8))(_sensitivity(11(2))(11(1))))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((cin2_t)(cmin1_t(1))(cmin1_t(2))))(_target(9))(_sensitivity(12(2))(12(1))))))
			(line__107(_architecture 2 0 107 (_assignment (_simple)(_alias((din2_t)(dmin1_t(1))(dmin1_t(2))))(_target(10))(_sensitivity(13(2))(13(1))))))
			(oreg_pcs(_architecture 3 0 124 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(14)(15)(16)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 4 -1
	)
)
V 000047 55 10891         1413991846544 behave
(_unit VHDL (tom_10_to_1 0 25 (behave 0 37 ))
	(_version va7)
	(_time 1413991846545 2014.10.22 11:30:46)
	(_source (\./../../../time_order/source/tom_10_to_1.vhd\))
	(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1b1e491c1f4c1b0e444b0a444a1e4d1c1f1d4d1e4d)
	(_entity
		(_time 1413475142155)
		(_use (.(time_order_pkg))(std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(tom_3_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 56 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 57 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 58 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_entity (_out ))))
			)
		)
		(tom_4_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 43 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 44 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 45 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation tom_3_to_1_11 0 85 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein11_t))
			((cin)(cin11_t))
			((din)(din11_t))
			((emin)(emin1_t(1)))
			((cmin)(cmin1_t(1)))
			((dmin)(dmin1_t(1)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_3_to_1_12 0 97 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein12_t))
			((cin)(cin12_t))
			((din)(din12_t))
			((emin)(emin1_t(2)))
			((cmin)(cmin1_t(2)))
			((dmin)(dmin1_t(2)))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_instantiation tom_4_to_1_13 0 109 (_component tom_4_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein13_t))
			((cin)(cin13_t))
			((din)(din13_t))
			((emin)(emin1_t(3)))
			((cmin)(cmin1_t(3)))
			((dmin)(dmin1_t(3)))
		)
		(_use (_entity . tom_4_to_1)
		)
	)
	(_instantiation tom_3_to_1_21 0 123 (_component tom_3_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein2_t))
			((cin)(cin2_t))
			((din)(din2_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_3_to_1)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 29 (_entity (_in ))))
		(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 30 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 31 (_entity (_in ))))
		(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal ein11_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 64 (_architecture (_uni ))))
		(_signal (_internal cin11_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 65 (_architecture (_uni ))))
		(_signal (_internal din11_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 66 (_architecture (_uni ))))
		(_signal (_internal ein12_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 67 (_architecture (_uni ))))
		(_signal (_internal cin12_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 68 (_architecture (_uni ))))
		(_signal (_internal din12_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 69 (_architecture (_uni ))))
		(_signal (_internal ein13_t ~extconc_intfc_lib.time_order_pkg.to_4e_type 0 70 (_architecture (_uni ))))
		(_signal (_internal cin13_t ~extconc_intfc_lib.time_order_pkg.to_4c_type 0 71 (_architecture (_uni ))))
		(_signal (_internal din13_t ~extconc_intfc_lib.time_order_pkg.to_4d_type 0 72 (_architecture (_uni ))))
		(_signal (_internal emin1_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 74 (_architecture (_uni ))))
		(_signal (_internal cmin1_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 75 (_architecture (_uni ))))
		(_signal (_internal dmin1_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 76 (_architecture (_uni ))))
		(_signal (_internal ein2_t ~extconc_intfc_lib.time_order_pkg.to_3e_type 0 78 (_architecture (_uni ))))
		(_signal (_internal cin2_t ~extconc_intfc_lib.time_order_pkg.to_3c_type 0 79 (_architecture (_uni ))))
		(_signal (_internal din2_t ~extconc_intfc_lib.time_order_pkg.to_3d_type 0 80 (_architecture (_uni ))))
		(_process
			(line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((ein11_t)(ein(1))(ein(2))(ein(3))))(_target(8))(_sensitivity(2(3))(2(2))(2(1))))))
			(line__147(_architecture 1 0 147 (_assignment (_simple)(_alias((cin11_t)(cin(1))(cin(2))(cin(3))))(_target(9))(_sensitivity(3(3))(3(2))(3(1))))))
			(line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((din11_t)(din(1))(din(2))(din(3))))(_target(10))(_sensitivity(4(3))(4(2))(4(1))))))
			(line__150(_architecture 3 0 150 (_assignment (_simple)(_alias((ein12_t)(ein(4))(ein(5))(ein(6))))(_target(11))(_sensitivity(2(6))(2(5))(2(4))))))
			(line__151(_architecture 4 0 151 (_assignment (_simple)(_alias((cin12_t)(cin(4))(cin(5))(cin(6))))(_target(12))(_sensitivity(3(6))(3(5))(3(4))))))
			(line__152(_architecture 5 0 152 (_assignment (_simple)(_alias((din12_t)(din(4))(din(5))(din(6))))(_target(13))(_sensitivity(4(6))(4(5))(4(4))))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_alias((ein13_t)(ein(7))(ein(8))(ein(9))(ein(10))))(_target(14))(_sensitivity(2(10))(2(9))(2(8))(2(7))))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_alias((cin13_t)(cin(7))(cin(8))(cin(9))(cin(10))))(_target(15))(_sensitivity(3(10))(3(9))(3(8))(3(7))))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((din13_t)(din(7))(din(8))(din(9))(din(10))))(_target(16))(_sensitivity(4(10))(4(9))(4(8))(4(7))))))
			(line__158(_architecture 9 0 158 (_assignment (_simple)(_alias((ein2_t)(emin1_t)))(_target(20))(_sensitivity(17)))))
			(line__159(_architecture 10 0 159 (_assignment (_simple)(_alias((cin2_t)(cmin1_t)))(_target(21))(_sensitivity(18)))))
			(line__160(_architecture 11 0 160 (_assignment (_simple)(_alias((din2_t)(dmin1_t)))(_target(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2e_type (. time_order_pkg to_2e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4e_type (. time_order_pkg to_4e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~153)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2c_type (. time_order_pkg to_2c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4c_type (. time_order_pkg to_4c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~156)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_2d_type (. time_order_pkg to_2d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_4d_type (. time_order_pkg to_4d_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3e_type (. time_order_pkg to_3e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~159)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3c_type (. time_order_pkg to_3c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1512)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_3d_type (. time_order_pkg to_3d_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behave 12 -1
	)
)
V 000047 55 11393         1413991846757 behave
(_unit VHDL (time_order 0 34 (behave 0 48 ))
	(_version va7)
	(_time 1413991846758 2014.10.22 11:30:46)
	(_source (\./../../../time_order/source/time_order.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code e6e3b4b5e9b1e6f0b2b6a0bce1e1e4e0e2e0e3e1e4)
	(_entity
		(_time 1413475142366)
		(_use (.(time_order_pkg))(.(tdc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(tom_10_to_1
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ein ~extconc_intfc_lib.time_order_pkg.to_10e_type 0 54 (_entity (_in ))))
				(_port (_internal cin ~extconc_intfc_lib.time_order_pkg.to_10c_type 0 55 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.time_order_pkg.to_10d_type 0 56 (_entity (_in ))))
				(_port (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_entity (_out ))))
				(_port (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation rpc_tom_ins 0 98 (_component tom_10_to_1 )
		(_port
			((clk)(clk))
			((ce)(ce))
			((ein)(ein_t))
			((cin)(cin_t))
			((din)(din_t))
			((emin)(emin))
			((cmin)(cmin))
			((dmin)(dmin))
		)
		(_use (_entity . tom_10_to_1)
		)
	)
	(_generate INPUT_GEN 0 119 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_object
			(_constant (_internal N ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_architecture )))
			(_process
				(line__121(_architecture 0 0 121 (_assignment (_simple)(_target(9(_object 1)))(_sensitivity(4(_object 1)))(_read(4(_object 1))))))
				(line__122(_architecture 1 0 122 (_assignment (_simple)(_target(10(_object 1)))(_sensitivity(5(_object 1(_range 14))))(_read(5(_object 1(_range 15)))))))
				(line__123(_architecture 2 0 123 (_assignment (_simple)(_target(11(_object 1)))(_sensitivity(5(_object 1(_range 16))))(_read(5(_object 1(_range 17)))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~12 0 40 (_entity (_in ))))
		(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~122 0 42 (_entity (_out ))))
		(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_constant (_internal LANE_BITS ~extSTD.STANDARD.INTEGER 0 62 (_architecture (_code 18))))
		(_type (_internal ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal ein_t ~to_mape_type{1~to~TO_NUM_LANES}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal cin_t ~to_mapc_type{1~to~TO_NUM_LANES}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_array ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 ((_to (i 1)(i 10))))))
		(_signal (_internal din_t ~to_mapd_type{1~to~TO_NUM_LANES}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal emin ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal cmin ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~134 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal dmin ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~136 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal one_hot_ch_t ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal src_re_d0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal src_re_q0 ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 74 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal out_cmp_d0 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q0 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_d1 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal out_cmp_q1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_q2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 2))))))
		(_signal (_internal out_cmp_vec ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal dout_q0 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal dout_q1 ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal rdfail_ctr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal rdfail ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 85 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias lane ~STD_LOGIC_VECTOR{cmin'length-1~downto~cmin'length-4}~13 0 87 (_architecture (13(d_7_4)))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 0 120 (_scalar (_to (i 1)(i 10)))))
		(_process
			(line__126(_architecture 3 0 126 (_assignment (_simple)(_alias((src_re)(src_re_q0)))(_target(6))(_sensitivity(17)))))
			(line__128(_architecture 4 0 128 (_assignment (_simple)(_alias((dst_we)(out_cmp_q2)))(_simpleassign BUF)(_target(7))(_sensitivity(22)))))
			(line__130(_architecture 5 0 130 (_assignment (_simple)(_alias((dout)(dout_q1)))(_target(8))(_sensitivity(25)))))
			(line__133(_architecture 6 0 133 (_assignment (_simple)(_alias((dout_q0)(cmin)(dmin)))(_target(24))(_sensitivity(13)(14)))))
			(line__136(_architecture 7 0 136 (_assignment (_simple)(_target(15))(_sensitivity(13(_range 19)))(_read(13(_range 20))))))
			(line__139(_architecture 8 0 139 (_assignment (_simple)(_target(18))(_sensitivity(24)(25)))))
			(line__141(_architecture 9 0 141 (_assignment (_simple)(_target(20))(_sensitivity(12)(19)(3)))))
			(line__143(_architecture 10 0 143 (_assignment (_simple)(_target(23))(_sensitivity(21)))))
			(line__146(_architecture 11 0 146 (_assignment (_simple)(_target(16))(_sensitivity(15)(23)(27)(4)))))
			(io_regs_pcs(_architecture 12 0 157 (_process (_simple)(_sensitivity(0)))))
			(valid_pcs(_architecture 13 0 166 (_process (_simple)(_target(17)(19)(21)(22)(25)(26)(27))(_sensitivity(0))(_read(12)(16)(18)(19)(20)(21)(24)(26)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external TO_CH_FUN (. time_order_pkg 0))
			(_external TO_CH2ONEHOT (. time_order_pkg 1))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10e_type (. time_order_pkg to_10e_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~1524)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10c_type (. time_order_pkg to_10c_type)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~1527)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.to_10d_type (. time_order_pkg to_10d_type)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_CWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.time_order_pkg.~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15 (. time_order_pkg ~STD_LOGIC_VECTOR{TO_DWIDTH-1~downto~0}~15)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(197379 )
		(33686018 33686018 514 )
		(50529027 50529027 771 )
		(33686018 33686018 514 )
	)
	(_model . behave 21 -1
	)
)
V 000046 55 2668 1413755866716 conc_intfc_pkg
(_unit VHDL (conc_intfc_pkg 0 24 (conc_intfc_pkg 0 64 ))
	(_version va7)
	(_time 1413991846969 2014.10.22 11:30:46)
	(_source (\./../../source/conc_intfc_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c1c4c2949696c0d7c1c4879b99c794c6c5c7c7c7c2)
	(_entity
		(_time 1413755866716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~INTEGER~range~1~to~15~15 0 30 (_scalar (_to (i 1)(i 15)))))
		(_constant (_internal ASIC_NUM_CHAN ~INTEGER~range~1~to~15~15 0 30 (_entity ((i 15)))))
		(_constant (_internal NUM_STAT_REGS ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 2)))))
		(_constant (_internal NUM_CTRL_REGS ~extSTD.STANDARD.INTEGER 0 34 (_entity ((i 2)))))
		(_constant (_internal AXIS_BIT_VAL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity ((i 2)))))
		(_constant (_internal PKTTP_CTRW ~extSTD.STANDARD.INTEGER 0 38 (_entity ((i 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~15 0 40 (_entity (_string \"1111111000010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal TRG_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~152 0 41 (_entity (_string \"1110111110101010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_SOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~154 0 42 (_entity (_string \"1111111010001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal DAQ_EOF_VAL ~STD_LOGIC_VECTOR{15~downto~0}~156 0 43 (_entity (_string \"1111111001010101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~158 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal stat_reg_type 0 51 (_array ~STD_LOGIC_VECTOR{15~downto~0}~158 ((_to (i 0)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1510 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ctrl_reg_type 0 52 (_array ~STD_LOGIC_VECTOR{15~downto~0}~1510 ((_to (i 0)(i 1))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000047 55 13872         1413991847317 behave
(_unit VHDL (trig_chan_calc 0 43 (behave 0 61 ))
	(_version va7)
	(_time 1413991847318 2014.10.22 11:30:47)
	(_source (\./../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 181c1e1e124f450e4b1e5e424a1e101e191e4d1d4e)
	(_entity
		(_time 1413475142936)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 46 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 47 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 48 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 54 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 55 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
V 000047 55 24985         1413991847597 behave
(_unit VHDL (conc_intfc 0 37 (behave 0 82 ))
	(_version va7)
	(_time 1413991847598 2014.10.22 11:30:47)
	(_source (\./../../source/conc_intfc.vhd\))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 313431346666302732366065286b353635373737323732)
	(_entity
		(_time 1413755867200)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(tdc
			(_object
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal tdc_clr ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 91 (_entity (_in ))))
				(_port (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_entity (_in ))))
				(_port (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_entity (_in ))))
				(_port (_internal fifo_ept ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_entity (_out ))))
				(_port (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 96 (_entity (_out ))))
			)
		)
		(time_order
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal dst_full ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal src_epty ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_entity (_in ))))
				(_port (_internal din ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 106 (_entity (_in ))))
				(_port (_internal src_re ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_entity (_out ))))
				(_port (_internal dst_we ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_entity (_out ))))
			)
		)
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 114 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 116 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 117 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 123 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 124 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 127 (_entity (_out ))))
			)
		)
		(trig_fifo
			(_object
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_in ))))
				(_port (_internal wr_clk ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_in ))))
				(_port (_internal rd_clk ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 142 (_entity (_out ))))
			)
		)
		(daq_fifo
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 147 (_entity (_in ))))
				(_port (_internal srst ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_in ))))
				(_port (_internal din ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_entity (_in ))))
				(_port (_internal wr_en ~extieee.std_logic_1164.STD_LOGIC 0 150 (_entity (_in ))))
				(_port (_internal rd_en ~extieee.std_logic_1164.STD_LOGIC 0 151 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_entity (_out ))))
				(_port (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 153 (_entity (_out ))))
				(_port (_internal almost_full ~extieee.std_logic_1164.STD_LOGIC 0 154 (_entity (_out ))))
				(_port (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 155 (_entity (_out ))))
				(_port (_internal almost_empty ~extieee.std_logic_1164.STD_LOGIC 0 156 (_entity (_out ))))
			)
		)
	)
	(_instantiation tdc_ins 0 237 (_component tdc )
		(_port
			((tdc_clk)(tdc_clk))
			((ce)(ce(t_1_4)))
			((reset)(b2tt_runreset2x(1)))
			((tdc_clr)(b2tt_runreset2x(2)))
			((tb)(target_tb))
			((tb16)(target_tb16))
			((fifo_re)(tdc_rden))
			((fifo_ept)(tdc_epty))
			((tdc_dout)(tdc_dout))
		)
		(_use (_entity . tdc)
		)
	)
	(_instantiation tmodr_ins 0 255 (_component time_order )
		(_port
			((clk)(tdc_clk))
			((ce)(ce(5)))
			((reset)(b2tt_runreset2x(3)))
			((dst_full)(trg_fifo_full))
			((src_epty)(tdc_epty))
			((din)(tdc_dout))
			((src_re)(tdc_rden))
			((dst_we)(to_dst_we))
			((dout)(to_dout))
		)
		(_use (_entity . time_order)
		)
	)
	(_instantiation trg_chan_ins 0 272 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 2)))
		)
		(_port
			((clk)(tdc_clk))
			((we)(to_dst_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_ch_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 2)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_instantiation trig_fifo_ins 0 292 (_component trig_fifo )
		(_port
			((rst)(b2tt_runreset))
			((wr_clk)(tdc_clk))
			((rd_clk)(sys_clk))
			((din)(trg_fifo_di))
			((wr_en)(trg_fifo_we))
			((rd_en)(trg_fifo_re))
			((dout)(trg_fifo_do))
			((full)(trg_fifo_full))
			((almost_full)(trg_fifo_afull))
			((empty)(trg_fifo_epty))
			((almost_empty)(trg_fifo_aepty))
		)
		(_use (_entity . trig_fifo)
		)
	)
	(_instantiation daq_fifo_ins 0 310 (_component daq_fifo )
		(_port
			((clk)(sys_clk))
			((srst)(b2tt_runreset))
			((din)(daq_fifo_di))
			((wr_en)(daq_fifo_we))
			((rd_en)(daq_fifo_re))
			((dout)(daq_fifo_do))
			((full)(daq_fifo_full))
			((almost_full)(daq_fifo_afull))
			((empty)(daq_fifo_epty))
			((almost_empty)(daq_fifo_aepty))
		)
		(_use (_entity . daq_fifo)
		)
	)
	(_object
		(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in )(_event))))
		(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~12 0 42 (_entity (_in ))))
		(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~12 0 45 (_entity (_in ))))
		(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 48 (_entity (_in ))))
		(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~12 0 52 (_entity (_in ))))
		(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 0 54 (_entity (_in ))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
		(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
		(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
		(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 66 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~124 0 73 (_entity (_out ))))
		(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
		(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ((i 3))))))
		(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ((i 3))))))
		(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_out ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~126 0 79 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~4}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 4))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~132 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~134 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~13 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TO_NUM_LANES}~136 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~138 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1310 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal tx_fsm_type 0 159 (_enum1 clears idles trgsofs trgplds daqsofs daqplds daqctrls statwrs (_to (i 0)(i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal word_shift_type 0 160 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tdc_rden ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 162 (_architecture (_uni ))))
		(_signal (_internal tdc_epty ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1314 0 163 (_architecture (_uni ))))
		(_signal (_internal tdc_dout ~extconc_intfc_lib.tdc_pkg.tdc_dout_type 0 164 (_architecture (_uni ))))
		(_signal (_internal to_dst_we ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{TO_WIDTH-1~downto~0}~1316 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal to_valid ~STD_LOGIC_VECTOR{1~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal trg_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 171 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 173 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 175 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 176 (_architecture (_uni ))))
		(_signal (_internal trg_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 177 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_we ~extieee.std_logic_1164.STD_LOGIC 0 181 (_architecture (_uni ((i 2))))))
		(_signal (_internal daq_fifo_di ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 182 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_re ~extieee.std_logic_1164.STD_LOGIC 0 183 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_do ~STD_LOGIC_VECTOR{17~downto~0}~1318 0 184 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_afull ~extieee.std_logic_1164.STD_LOGIC 0 185 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_epty ~extieee.std_logic_1164.STD_LOGIC 0 186 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_aepty ~extieee.std_logic_1164.STD_LOGIC 0 187 (_architecture (_uni ))))
		(_signal (_internal daq_fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 188 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 192 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193 (_architecture (_uni ))))
		(_signal (_internal trg_ch_valid ~extieee.std_logic_1164.STD_LOGIC 0 194 (_architecture (_uni ))))
		(_signal (_internal zrlentrg ~extieee.std_logic_1164.STD_LOGIC 0 197 (_architecture (_uni ))))
		(_signal (_internal ftrgtag ~extieee.std_logic_1164.STD_LOGIC 0 198 (_architecture (_uni ))))
		(_signal (_internal daq_sof_d ~extieee.std_logic_1164.STD_LOGIC 0 199 (_architecture (_uni ))))
		(_signal (_internal daq_eof_d ~extieee.std_logic_1164.STD_LOGIC 0 200 (_architecture (_uni ))))
		(_signal (_internal daq_sof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 201 (_architecture (_uni ))))
		(_signal (_internal daq_eof_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 202 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_q ~STD_LOGIC_VECTOR{1~downto~0}~13 0 203 (_architecture (_uni ))))
		(_type (_internal ~word_shift_type{1~downto~0}~13 0 204 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_downto (i 1)(i 0))))))
		(_signal (_internal daq_data_q ~word_shift_type{1~downto~0}~13 0 204 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 205 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal daq_valid ~STD_LOGIC_VECTOR{2~downto~0}~13 0 205 (_architecture (_uni ))))
		(_signal (_internal daq_di_addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 206 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 209 (_architecture (_uni ))))
		(_signal (_internal pkttp_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 210 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal pkttp_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 211 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_ld ~extieee.std_logic_1164.STD_LOGIC 0 212 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr_tc ~extieee.std_logic_1164.STD_LOGIC 0 213 (_architecture (_uni ))))
		(_signal (_internal trgpkt_ctr ~STD_LOGIC_VECTOR{PKTTP_CTRW-1~downto~0}~13 0 214 (_architecture (_uni ))))
		(_signal (_internal tx_fsm_cs tx_fsm_type 0 216 (_architecture (_uni ((i 0))))))
		(_signal (_internal tx_fsm_ns tx_fsm_type 0 217 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 13))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{16~downto~13}~13 0 219 (_architecture (36(d_16_13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 12)(i 9))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{12~downto~9}~13 0 220 (_architecture (36(d_12_9)))))
		(_type (_internal ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_alias to_tdc ~STD_LOGIC_VECTOR{TDC_TWIDTH-1~downto~0}~13 0 221 (_architecture (36(d_8_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 32))))))
		(_signal (_alias trgtag ~STD_LOGIC_VECTOR{47~downto~32}~13 0 222 (_architecture (7(d_47_32)))))
		(_signal (_alias trg_sof ~extieee.std_logic_1164.STD_LOGIC 0 223 (_architecture (41(17)))))
		(_signal (_alias trg_eof ~extieee.std_logic_1164.STD_LOGIC 0 224 (_architecture (41(16)))))
		(_signal (_alias daq_sof ~extieee.std_logic_1164.STD_LOGIC 0 225 (_architecture (49(17)))))
		(_signal (_alias daq_eof ~extieee.std_logic_1164.STD_LOGIC 0 226 (_architecture (49(16)))))
		(_process
			(line__331(_architecture 0 0 331 (_assignment (_simple)(_target(59))(_sensitivity(18)(20)))))
			(line__332(_architecture 1 0 332 (_assignment (_simple)(_target(60))(_sensitivity(19)(20)))))
			(line__333(_architecture 2 0 333 (_assignment (_simple)(_target(66))(_sensitivity(58)(61(1))(18)(20)))))
			(b2tt_pcs(_architecture 3 0 348 (_process (_simple)(_target(8))(_sensitivity(0))(_read(62(0))(3)(6)))))
			(trg_wr_pcs(_architecture 4 0 365 (_process (_simple)(_target(37)(38)(39))(_sensitivity(1))(_read(37(0))(37(1))(37(d_1_1))(54)(55)(56)(77)))))
			(trg_rd_pcs(_architecture 5 0 386 (_process (_simple)(_sensitivity(1)))))
			(daq_wr_pcs(_architecture 6 0 396 (_process (_simple)(_target(46)(47)(57)(58)(61)(62)(63)(64)(17))(_sensitivity(0))(_read(50)(57)(59)(60)(61(1))(61(d_1_1))(62(0))(62(1))(62(d_1_1))(63(0))(63(d_1_1))(64(0))(64(d_1_1))(66)(78)(18)(19)(20)(21)))))
			(daq_rd_pcs(_architecture 7 0 447 (_process (_simple)(_target(65))(_sensitivity(0))(_read(48)(65(d_2_1))))))
			(packet_pcs(_architecture 8 0 457 (_process (_simple)(_target(68)(69)(71)(72))(_sensitivity(0))(_read(67)(69)(70)(72)))))
			(ll_tx_fsm_a(_architecture 9 0 491 (_process (_simple)(_target(40)(48)(67)(70)(74)(23)(24)(26))(_sensitivity(41)(43)(49)(51)(68)(71)(73)(79)(80)(81)(82)(22)))))
			(ll_tx_fsm_s(_architecture 10 0 621 (_process (_simple)(_target(73))(_sensitivity(0))(_read(74)(3)))))
			(ll_tx_pcs(_architecture 11 0 636 (_process (_simple)(_target(25))(_sensitivity(0))(_read(40)(48)(79)))))
			(ll_rx_pcs(_architecture 12 0 651 (_process (_simple)(_target(12)(28)(29)(30)(31))(_sensitivity(0))(_read(13)(14)(15)(16)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_CWIDTH (. tdc_pkg TDC_CWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_TWIDTH (. tdc_pkg TDC_TWIDTH)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_FWIDTH (. tdc_pkg TDC_FWIDTH)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{TDC_FWIDTH-1~downto~0}~15)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tdc_dout_type (. tdc_pkg tdc_dout_type)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_CWIDTH (. time_order_pkg TO_CWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_DWIDTH (. time_order_pkg TO_DWIDTH)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_WIDTH (. time_order_pkg TO_WIDTH)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.PKTTP_CTRW (. conc_intfc_pkg PKTTP_CTRW)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~154 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~154)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.DAQ_SOF_VAL (. conc_intfc_pkg DAQ_SOF_VAL)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~15 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.TRG_SOF_VAL (. conc_intfc_pkg TRG_SOF_VAL)))
	)
	(_static
		(33686018 131586 )
		(515 )
		(770 )
		(514 )
		(16843009 16843009 16843009 16843009 257 )
		(50529027 3 )
		(50529027 3 )
		(50529027 50529027 50529027 50529027 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . behave 16 -1
	)
)
V 000047 55 11770         1413991847734 behave
(_unit VHDL (b2tt 0 23 (behave 0 39 ))
	(_version va7)
	(_time 1413991847735 2014.10.22 11:30:47)
	(_source (\./../source/b2tt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code bdb8bcecebebedaab9babeb8afe6e8bab9bbbfbebfbab9)
	(_entity
		(_time 1413475559737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
		(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31 (_entity (_out ))))
		(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~122 0 36 (_entity (_out ))))
		(_type (_internal state_type 0 41 (_enum1 idles waits triggers readys (_to (i 0)(i 3)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 0 43 (_architecture (_code 29))))
		(_constant (_internal MINTRGPER ~extSTD.STANDARD.REAL 0 44 (_architecture (_code 30))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~16}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal trigger_lfsr ~STD_LOGIC_VECTOR{1~to~16}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal trigger_prng ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal trgper_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal ttctr ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal state state_type 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 16))))))
		(_signal (_internal init_val ~STD_LOGIC_VECTOR{1~to~trigger_lfsr'length}~13 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal ctctr ~STD_LOGIC_VECTOR{ctime'length-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal utctr ~STD_LOGIC_VECTOR{utime'length-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_constant (_internal DEPTH ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 8)))))
		(_constant (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 62 (_architecture ((i 96)))))
		(_constant (_internal ADDRWDH ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_code 31))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ram_type 0 65 (_array ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 ((_downto (i 7)(i 0))))))
		(_signal (_internal dpram_t ram_type 0 67 (_architecture (_uni ((_others(_others(i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 32 )(i 0))))))
		(_signal (_internal wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 68 (_architecture (_uni (_code 33)))))
		(_signal (_internal rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 69 (_architecture (_uni (_code 34)))))
		(_signal (_internal new_wr_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 70 (_architecture (_uni (_code 35)))))
		(_signal (_internal new_rd_ptr ~STD_LOGIC_VECTOR{ADDRWDH-1~downto~0}~13 0 71 (_architecture (_uni (_code 36)))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal dpramout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal rd_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal wr_ptr_en ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal full_d ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ((i 2))))))
		(_signal (_internal afull_d ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ((i 2))))))
		(_signal (_internal empty_d ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 3))))))
		(_signal (_internal aempty_d ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ((i 3))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ((i 2))))))
		(_signal (_internal rd ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal wr ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal din ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 85 (_architecture (_uni ))))
		(_signal (_internal dout ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~132 0 86 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 120 (_process 17 ((i 1)))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 120 (_process 17 ((i 1)))))
		(_variable (_internal prng ~extSTD.STANDARD.REAL 0 121 (_process 17 )))
		(_process
			(line__91(_architecture 0 0 91 (_assignment (_simple)(_alias((sysclk)(clk)))(_simpleassign BUF)(_target(0))(_sensitivity(11)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_alias((dblclk)(clk2x)))(_simpleassign BUF)(_target(1))(_sensitivity(12)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_alias((runreset)(reset)))(_simpleassign BUF)(_target(2))(_sensitivity(13)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((trigger)(wr)))(_simpleassign BUF)(_target(3))(_sensitivity(36)))))
			(line__95(_architecture 4 0 95 (_assignment (_simple)(_alias((trgtag)(ttctr)))(_target(4))(_sensitivity(17)))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_alias((fifordy)(empty)))(_simpleassign "not")(_target(5))(_sensitivity(37)))))
			(line__97(_architecture 6 0 97 (_assignment (_simple)(_alias((fifodata)(dout)))(_target(7))(_sensitivity(40)))))
			(line__98(_architecture 7 0 98 (_assignment (_simple)(_alias((ctime)(ctctr)))(_target(8))(_sensitivity(20)))))
			(line__99(_architecture 8 0 99 (_assignment (_simple)(_alias((utime)(utctr)))(_target(9))(_sensitivity(21)))))
			(line__101(_architecture 9 0 101 (_assignment (_simple)(_alias((clr)(reset)))(_simpleassign BUF)(_target(34))(_sensitivity(13)))))
			(line__102(_architecture 10 0 102 (_assignment (_simple)(_alias((rd)(fifonext)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__104(_architecture 11 0 104 (_assignment (_simple)(_target(39))(_sensitivity(17)(20)(21)))))
			(line__106(_architecture 12 0 106 (_assignment (_simple)(_target(19)))))
			(line__109(_architecture 13 0 109 (_assignment (_simple)(_target(11))(_sensitivity(11)))))
			(line__110(_architecture 14 0 110 (_assignment (_simple)(_target(12))(_sensitivity(12)))))
			(line__113(_architecture 15 0 113 (_assignment (_simple)(_target(13)))))
			(line__114(_architecture 16 0 114 (_assignment (_simple)(_target(10)))))
			(prng_pcs(_architecture 17 0 119 (_process (_simple)(_target(15))(_sensitivity(11)(13))(_monitor))))
			(ctime_pcs(_architecture 18 0 132 (_process (_simple)(_target(20))(_sensitivity(11))(_read(13)(20)))))
			(utime_pcs(_architecture 19 0 146 (_process (_simple)(_target(21))(_sensitivity(11))(_read(13)(20)(21)))))
			(fsm_pcs(_architecture 20 0 162 (_process (_simple)(_target(16)(17)(18)(36))(_sensitivity(11))(_read(10)(13)(15)(16)(17)(18)))))
			(line__221(_architecture 21 0 221 (_assignment (_simple)(_alias((full)(full_d)))(_simpleassign BUF)(_target(38))(_sensitivity(30)))))
			(line__225(_architecture 22 0 225 (_assignment (_simple)(_target(29))(_sensitivity(30)(36)))))
			(line__226(_architecture 23 0 226 (_assignment (_simple)(_target(25))(_sensitivity(23)(29)))))
			(line__227(_architecture 24 0 227 (_assignment (_simple)(_target(26))(_sensitivity(24)(32)(35)))))
			(line__233(_architecture 25 0 233 (_assignment (_simple)(_target(27))(_sensitivity(22)(24)))))
			(rd_pcs(_architecture 26 0 239 (_process (_simple)(_target(37)(40))(_sensitivity(11))(_read(27)(32)))))
			(wr_pcs(_architecture 27 0 254 (_process (_simple)(_target(22))(_sensitivity(11))(_read(23)(29)(39)))))
			(ptr_pcs(_architecture 28 0 266 (_process (_simple)(_target(23)(24)(30)(32))(_sensitivity(11))(_read(25)(26)(29)(34)(35)(36)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external LOG2 (ieee MATH_REAL 15))
			(_external CEIL (ieee MATH_REAL 1))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (22)
	)
	(_static
		(33686018 )
		(2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . behave 37 -1
	)
)
V 000047 55 3121          1413991847944 behave
(_unit VHDL (targetx 0 23 (behave 0 35 ))
	(_version va7)
	(_time 1413991847945 2014.10.22 11:30:47)
	(_source (\./../source/targetx.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 888c888681dede9e8cd89dd3dd8f808f8c8e898f8a)
	(_entity
		(_time 1413475143617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~12 0 31 (_entity (_out ))))
		(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tb_ctr ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb_prng ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ((_others(i 2)))))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 66 (_process 3 )))
		(_variable (_internal rand ~extSTD.STANDARD.REAL 0 67 (_process 3 )))
		(_variable (_internal int_rand ~extSTD.STANDARD.INTEGER 0 68 (_process 3 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(6(d_5_1))(7(d_5_1))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(5))(_sensitivity(6(6))(7(6))))))
			(tb_ctr_pcs(_architecture 2 0 49 (_process (_simple)(_target(6))(_sensitivity(0)(2))(_read(6)(3)))))
			(tb_prng_pcs(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(0))(_monitor)(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
			(_external TRUNC (ieee MATH_REAL 4))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 131586 )
	)
	(_model . behave 4 -1
	)
)
V 000051 55 7937          1413991848154 scint_arch
(_unit VHDL (daq_stim 0 24 (scint_arch 1 45 ))
	(_version va7)
	(_time 1413991848155 2014.10.22 11:30:48)
	(_source (\./../source/conc_intfc_stim.vhd\(\./../source/daq_stim.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_parameters dbg usedpackagebody)
	(_code 62676362613437776236713937646b643664666463)
	(_entity
		(_time 1413475143830)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	)
	(_generate PGEN 1 71 (_if 13)
		(_object
			(_process
				(line__72(_architecture 0 1 72 (_assignment (_simple)(_target(16))(_sensitivity(14(1))(5)))))
			)
			(_subprogram
			)
		)
	)
	(_generate NOPGEN 1 75 (_if 14)
		(_object
			(_process
				(line__76(_architecture 1 1 76 (_assignment (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 0 26 (_entity )))
		(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 0 27 (_entity )))
		(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal state_type 1 47 (_enum1 idles sofs plds eofs (_to (i 0)(i 3)))))
		(_signal (_internal sof ~extieee.std_logic_1164.STD_LOGIC 1 49 (_architecture (_uni ))))
		(_signal (_internal eof ~extieee.std_logic_1164.STD_LOGIC 1 50 (_architecture (_uni ))))
		(_signal (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal pktlen_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 52 (_architecture (_uni ))))
		(_signal (_internal pause_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 53 (_architecture (_uni ))))
		(_signal (_internal zlt_prng ~STD_LOGIC_VECTOR{3~downto~0}~13 1 54 (_architecture (_uni ))))
		(_signal (_internal pkt_en ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal pktlen_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal pause_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 57 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~INTEGER~range~0~to~3~13 1 58 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal wdtyp_ctr ~INTEGER~range~0~to~3~13 1 58 (_architecture (_uni ))))
		(_signal (_internal zlt_ctr ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59 (_architecture (_uni ((_others(i 3)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal channel ~STD_LOGIC_VECTOR{6~downto~0}~13 1 60 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~75~13 1 61 (_scalar (_to (i 1)(i 75)))))
		(_signal (_internal chan_ctr ~INTEGER~range~1~to~75~13 1 61 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal state state_type 1 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal tdc ~STD_LOGIC_VECTOR{10~downto~0}~13 1 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal charge ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 65 (_architecture (_uni ))))
		(_signal (_internal zlt ~extieee.std_logic_1164.STD_LOGIC 1 66 (_architecture (_uni ))))
		(_signal (_internal tdc_ctr ~STD_LOGIC_VECTOR{7~downto~0}~13 1 67 (_architecture (_uni ))))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 17))))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 1 93 (_process 7 (_code 18))))
		(_variable (_internal seed3 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 19))))
		(_variable (_internal seed4 ~extSTD.STANDARD.POSITIVE 1 94 (_process 7 (_code 20))))
		(_variable (_internal seed5 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal seed6 ~extSTD.STANDARD.POSITIVE 1 95 (_process 7 ((i 1)))))
		(_variable (_internal prng1 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng2 ~extSTD.STANDARD.REAL 1 96 (_process 7 )))
		(_variable (_internal prng3 ~extSTD.STANDARD.REAL 1 97 (_process 7 )))
		(_process
			(line__80(_architecture 2 1 80 (_assignment (_simple)(_alias((sof_n)(sof)))(_simpleassign "not")(_target(6))(_sensitivity(10)))))
			(line__81(_architecture 3 1 81 (_assignment (_simple)(_alias((eof_n)(eof)))(_simpleassign "not")(_target(7))(_sensitivity(11)))))
			(line__82(_architecture 4 1 82 (_assignment (_simple)(_alias((src_rdy_n)(rdy)))(_simpleassign "not")(_target(8))(_sensitivity(12)))))
			(line__83(_architecture 5 1 83 (_assignment (_simple)(_target(21))(_sensitivity(22)))))
			(line__84(_architecture 6 1 84 (_assignment (_simple)(_target(25))(_sensitivity(28)))))
			(line__85(_architecture 7 1 85 (_assignment (_simple)(_target(26)))))
			(line__86(_architecture 8 1 86 (_assignment (_simple)(_target(27))(_sensitivity(20)))))
			(prng_pcs(_architecture 9 1 92 (_process (_simple)(_target(13)(14)(15))(_sensitivity(0)(1))(_monitor))))
			(fsm_pcs(_architecture 10 1 115 (_process (_simple)(_target(10)(11)(12)(17)(19)(22)(23)(24)(9))(_sensitivity(0)(1))(_read(13)(16)(17)(19)(21)(22)(23)(24)(25)(26)(27)(3)(4(d_15_0))))))
			(tdc_pcs(_architecture 11 1 245 (_process (_simple)(_target(28))(_sensitivity(0))(_read(28)(1)))))
			(zlt_pcs(_architecture 12 1 259 (_process (_simple)(_target(20))(_sensitivity(0))(_read(15)(20)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external UNIFORM (ieee MATH_REAL 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(50529027 )
		(33686018 33686018 )
	)
	(_model . scint_arch 21 -1
	)
)
V 000047 55 3856          1413991848364 behave
(_unit VHDL (aurora_model 0 21 (behave 0 41 ))
	(_version va7)
	(_time 1413991848365 2014.10.22 11:30:48)
	(_source (\./../source/aurora_model.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2d282a287c7b7b3b7c2e3f777d287b2b792b7b2b29)
	(_entity
		(_time 1413475144037)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity )))
		(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 0 24 (_entity )))
		(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 0 25 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in )(_event))))
		(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
		(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33 (_entity (_in ))))
		(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tx_ctr ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal epty_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal source_eptyn ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ((i 2))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(14))(_sensitivity(13(0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((tx_data)(tx_ctr)))(_target(11))(_sensitivity(12)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(2))(_sensitivity(15(0))))))
			(run_ctrl_pcs(_architecture 3 0 59 (_process (_wait_for)(_target(12)(8)(9)(10))(_sensitivity(1))(_read(12)(14)(0)(7)))))
			(empty_pcs(_architecture 4 0 107 (_process (_simple)(_target(13))(_sensitivity(0)(1))(_read(13(3))(13(15))(13(d_14_0))))))
			(full_pcs(_architecture 5 0 122 (_process (_simple)(_target(15))(_sensitivity(0)(1))(_read(15(12))(15(15))(15(d_14_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(33751810 33686275 33751555 50529027 )
		(33751810 33686275 33751555 50463235 )
	)
	(_model . behave 6 -1
	)
)
V 000047 55 23121         1413991848582 behave
(_unit VHDL (conc_intfc_tb 0 30 (behave 1 33 ))
	(_version va7)
	(_time 1413991848583 2014.10.22 11:30:48)
	(_source (\./../source/conc_intfc_tb0.vhd\(\./../source/conc_intfc_tb.vhd\)))
	(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_parameters dbg)
	(_code 0702030156500611040357541e5d030003010101040251)
	(_entity
		(_time 1413755868355)
		(_use (.(time_order_pkg))(.(tdc_pkg))(.(conc_intfc_pkg))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	)
	(_component
		(b2tt
			(_object
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 37 (_entity -1 )))
				(_port (_internal sysclk ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal dblclk ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_out ))))
				(_port (_internal runreset ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_out ))))
				(_port (_internal trgtag ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_entity (_out ))))
				(_port (_internal fifordy ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
				(_port (_internal fifonext ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_in ))))
				(_port (_internal fifodata ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_entity (_out ))))
				(_port (_internal utime ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_entity (_out ))))
			)
		)
		(targetx
			(_object
				(_generic (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 53 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal ce ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal run_reset ~extieee.std_logic_1164.STD_LOGIC 1 58 (_entity (_in ))))
				(_port (_internal tb ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_entity (_out ))))
				(_port (_internal tb16 ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_out ))))
			)
		)
		(daq_stim
			(_object
				(_generic (_internal DWIDTH ~extSTD.STANDARD.INTEGER 1 65 (_entity -1 )))
				(_generic (_internal SEED ~extSTD.STANDARD.INTEGER 1 66 (_entity -1 )))
				(_generic (_internal USE_PAUSE ~extieee.std_logic_1164.STD_LOGIC 1 67 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 69 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 1 70 (_entity (_in ))))
				(_port (_internal enable ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal trigger ~extieee.std_logic_1164.STD_LOGIC 1 72 (_entity (_in ))))
				(_port (_internal ctime ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_entity (_in ))))
				(_port (_internal dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_in ))))
				(_port (_internal sof_n ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_out ))))
				(_port (_internal eof_n ~extieee.std_logic_1164.STD_LOGIC 1 76 (_entity (_out ))))
				(_port (_internal src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 77 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{DWIDTH-1~downto~0}~13 1 78 (_entity (_out ))))
			)
		)
		(aurora_model
			(_object
				(_generic (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 83 (_entity -1 )))
				(_generic (_internal PKT_SZ ~extSTD.STANDARD.INTEGER 1 84 (_entity -1 )))
				(_generic (_internal CLKPER ~extSTD.STANDARD.TIME 1 85 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 87 (_entity (_in ))))
				(_port (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 88 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 89 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 91 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 92 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 94 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 95 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 96 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 97 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_entity (_out ))))
			)
		)
		(conc_intfc
			(_object
				(_port (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 1 104 (_entity (_in ))))
				(_port (_internal tdc_clk ~extieee.std_logic_1164.STD_LOGIC 1 105 (_entity (_in ))))
				(_port (_internal ce ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_entity (_in ))))
				(_port (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 108 (_entity (_in ))))
				(_port (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_entity (_in ))))
				(_port (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 110 (_entity (_in ))))
				(_port (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 111 (_entity (_in ))))
				(_port (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_entity (_in ))))
				(_port (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 113 (_entity (_out ))))
				(_port (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 115 (_entity (_in ))))
				(_port (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_entity (_in ))))
				(_port (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 118 (_entity (_in ))))
				(_port (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 120 (_entity (_out ))))
				(_port (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 121 (_entity (_in ))))
				(_port (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 122 (_entity (_in ))))
				(_port (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 123 (_entity (_in ))))
				(_port (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_entity (_in ))))
				(_port (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 126 (_entity (_out ))))
				(_port (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 127 (_entity (_in ))))
				(_port (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 128 (_entity (_in ))))
				(_port (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 129 (_entity (_in ))))
				(_port (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_entity (_in ))))
				(_port (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 133 (_entity (_in ))))
				(_port (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 134 (_entity (_out ))))
				(_port (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 135 (_entity (_out ))))
				(_port (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 136 (_entity (_out ))))
				(_port (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_entity (_out ))))
				(_port (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 139 (_entity (_in ))))
				(_port (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 140 (_entity (_out ))))
				(_port (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 141 (_entity (_out ))))
				(_port (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 142 (_entity (_out ))))
				(_port (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation b2tt_ins 1 207 (_component b2tt )
		(_generic
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((sysclk)(clk))
			((dblclk)(clk2x))
			((runreset)(b2tt_runreset))
			((trigger)(b2tt_trgout))
			((trgtag)(b2tt_trgtag))
			((fifordy)(b2tt_fifordy))
			((fifonext)(b2tt_fifonext))
			((fifodata)(b2tt_fifodata))
			((ctime)(b2tt_ctime))
			((utime)(b2tt_utime))
		)
		(_use (_entity . b2tt)
			(_generic
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_generate TARGET_GEN 1 226 (_for ~INTEGER~range~1~to~TO_NUM_LANES~13 )
		(_instantiation targetx_ins 1 228 (_component targetx )
			(_generic
				((USE_PRNG)((i 2)))
			)
			(_port
				((clk)(clk))
				((ce)(ce(6)))
				((stim_enable)(stim_enable))
				((run_reset)(b2tt_runreset))
				((tb)(target_tb(_object 6)))
				((tb16)(target_tb16(_object 6)))
			)
			(_use (_entity . targetx)
				(_generic
					((USE_PRNG)((i 2)))
				)
				(_port
					((clk)(clk))
					((ce)(ce))
					((run_reset)(run_reset))
					((stim_enable)(stim_enable))
					((tb)(tb))
					((tb16)(tb16))
				)
			)
		)
		(_object
			(_constant (_internal I ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_architecture )))
			(_subprogram
			)
		)
	)
	(_instantiation stim_ins 1 243 (_component daq_stim )
		(_generic
			((DWIDTH)((i 16)))
			((SEED)((i 1)))
			((USE_PAUSE)((i 2)))
		)
		(_port
			((clk)(clk))
			((reset)(b2tt_runreset))
			((enable)(stim_enable))
			((trigger)(b2tt_trgout))
			((ctime)(b2tt_ctime))
			((dst_rdy_n)(daq_dst_rdy_n))
			((sof_n)(daq_sof_n))
			((eof_n)(daq_eof_n))
			((src_rdy_n)(daq_src_rdy_n))
			((data)(daq_data))
		)
		(_use (_entity . daq_stim)
			(_generic
				((DWIDTH)((i 16)))
				((SEED)((i 1)))
				((USE_PAUSE)((i 2)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((enable)(enable))
				((trigger)(trigger))
				((ctime)(ctime))
				((dst_rdy_n)(dst_rdy_n))
				((sof_n)(sof_n))
				((eof_n)(eof_n))
				((src_rdy_n)(src_rdy_n))
				((data)(data))
			)
		)
	)
	(_instantiation aurora_model_ins 1 265 (_component aurora_model )
		(_generic
			((USE_LFSR)((i 2)))
			((PKT_SZ)((i 32)))
			((CLKPER)((ns 4620693217682128896)))
		)
		(_port
			((clk)(clk))
			((stim_enable)(stim_enable))
			((rx_dst_rdy_n)(tx_dst_rdy_n))
			((rx_sof_n)(tx_sof_n))
			((rx_eof_n)(tx_eof_n))
			((rx_src_rdy_n)(tx_src_rdy_n))
			((rx_data)(tx_data))
			((tx_dst_rdy_n)(rx_dst_rdy_n))
			((tx_sof_n)(rx_sof_n))
			((tx_eof_n)(rx_eof_n))
			((tx_src_rdy_n)(rx_src_rdy_n))
			((tx_data)(rx_data))
		)
		(_use (_entity . aurora_model)
			(_generic
				((USE_LFSR)((i 2)))
				((PKT_SZ)((i 32)))
				((CLKPER)((ns 4620693217682128896)))
			)
		)
	)
	(_instantiation UUT 1 288 (_component conc_intfc )
		(_port
			((sys_clk)(clk))
			((tdc_clk)(clk2x))
			((ce)(ce(t_1_5)))
			((b2tt_runreset)(b2tt_runreset))
			((b2tt_runreset2x)(b2tt_runreset2x))
			((b2tt_gtpreset)(b2tt_gtpreset))
			((b2tt_fifordy)(b2tt_fifordy))
			((b2tt_fifodata)(b2tt_fifodata))
			((b2tt_fifonext)(b2tt_fifonext))
			((target_tb)(target_tb))
			((target_tb16)(target_tb16))
			((status_regs)(status_regs))
			((rx_dst_rdy_n)(rx_dst_rdy_n))
			((rx_sof_n)(rx_sof_n))
			((rx_eof_n)(rx_eof_n))
			((rx_src_rdy_n)(rx_src_rdy_n))
			((rx_data)(rx_data))
			((daq_dst_rdy_n)(daq_dst_rdy_n))
			((daq_sof_n)(daq_sof_n))
			((daq_eof_n)(daq_eof_n))
			((daq_src_rdy_n)(daq_src_rdy_n))
			((daq_data)(daq_data))
			((tx_dst_rdy_n)(tx_dst_rdy_n))
			((tx_sof_n)(tx_sof_n))
			((tx_eof_n)(tx_eof_n))
			((tx_src_rdy_n)(tx_src_rdy_n))
			((tx_data)(tx_data))
			((rcl_dst_rdy_n)(rcl_dst_rdy_n))
			((rcl_sof_n)(rcl_sof_n))
			((rcl_eof_n)(rcl_eof_n))
			((rcl_src_rdy_n)(rcl_src_rdy_n))
			((rcl_data)(rcl_data))
		)
		(_use (_entity . conc_intfc)
		)
	)
	(_generate STAT_GEN 1 343 (_for ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 )
		(_object
			(_constant (_internal I ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_architecture )))
			(_process
				(line__344(_architecture 5 1 344 (_assignment (_simple)(_target(42(_object 7))))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~1}~13 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~134 1 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~5}~13 1 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 5))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~13 1 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~138 1 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~13 1 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 1 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 1 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 1 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 1 143 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_constant (_internal CLKPER ~extSTD.STANDARD.TIME 1 148 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CLKHPER ~extSTD.STANDARD.TIME 1 149 (_architecture (_code 10))))
		(_constant (_internal CLKQPER ~extSTD.STANDARD.TIME 1 150 (_architecture (_code 11))))
		(_constant (_internal USE_PRNG ~extieee.std_logic_1164.STD_LOGIC 1 152 (_architecture ((i 2)))))
		(_constant (_internal USE_LFSR ~extieee.std_logic_1164.STD_LOGIC 1 153 (_architecture ((i 2)))))
		(_constant (_internal RNCTRL_PKT_SZ ~extSTD.STANDARD.INTEGER 1 154 (_architecture ((i 16)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 156 (_architecture (_uni ((i 3)))(_event))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 1 157 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 6))))))
		(_signal (_internal ce ~STD_LOGIC_VECTOR{1~to~6}~13 1 158 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 159 (_architecture (_uni ((_others((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 10))))))
		(_signal (_internal tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 160 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal fifo_re ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 161 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal ce_bit ~extieee.std_logic_1164.STD_LOGIC 1 163 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ce_cnt ~STD_LOGIC_VECTOR{2~downto~0}~13 1 164 (_architecture (_uni ((_others(i 3))))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal full_reg ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 165 (_architecture (_uni ))))
		(_signal (_internal stim_enable ~extieee.std_logic_1164.STD_LOGIC 1 166 (_architecture (_uni ((i 2))))))
		(_signal (_internal b2tt_runreset ~extieee.std_logic_1164.STD_LOGIC 1 168 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 1)(i 3))))))
		(_signal (_internal b2tt_runreset2x ~STD_LOGIC_VECTOR{1~to~3}~1322 1 169 (_architecture (_uni ))))
		(_signal (_internal b2tt_gtpreset ~extieee.std_logic_1164.STD_LOGIC 1 170 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal b2tt_trgtag ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 171 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 26)(i 0))))))
		(_signal (_internal b2tt_ctime ~STD_LOGIC_VECTOR{26~downto~0}~1326 1 172 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_utime ~STD_LOGIC_VECTOR{31~downto~0}~1324 1 173 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_trgout ~extieee.std_logic_1164.STD_LOGIC 1 174 (_architecture (_uni ))))
		(_signal (_internal b2tt_fifordy ~extieee.std_logic_1164.STD_LOGIC 1 175 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 95)(i 0))))))
		(_signal (_internal b2tt_fifodata ~STD_LOGIC_VECTOR{95~downto~0}~1328 1 176 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal b2tt_fifonext ~extieee.std_logic_1164.STD_LOGIC 1 177 (_architecture (_uni ))))
		(_signal (_internal rx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 178 (_architecture (_uni ))))
		(_signal (_internal rx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 179 (_architecture (_uni ))))
		(_signal (_internal rx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 180 (_architecture (_uni ))))
		(_signal (_internal rx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 181 (_architecture (_uni ))))
		(_signal (_internal rx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 182 (_architecture (_uni ))))
		(_signal (_internal daq_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 183 (_architecture (_uni ))))
		(_signal (_internal daq_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 184 (_architecture (_uni ))))
		(_signal (_internal daq_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 185 (_architecture (_uni ))))
		(_signal (_internal daq_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 186 (_architecture (_uni ))))
		(_signal (_internal daq_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 187 (_architecture (_uni ))))
		(_signal (_internal tx_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 188 (_architecture (_uni ))))
		(_signal (_internal tx_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 189 (_architecture (_uni ))))
		(_signal (_internal tx_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 190 (_architecture (_uni ))))
		(_signal (_internal tx_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 191 (_architecture (_uni ))))
		(_signal (_internal tx_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 192 (_architecture (_uni ))))
		(_signal (_internal rcl_dst_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 193 (_architecture (_uni ))))
		(_signal (_internal rcl_sof_n ~extieee.std_logic_1164.STD_LOGIC 1 194 (_architecture (_uni ))))
		(_signal (_internal rcl_eof_n ~extieee.std_logic_1164.STD_LOGIC 1 195 (_architecture (_uni ))))
		(_signal (_internal rcl_src_rdy_n ~extieee.std_logic_1164.STD_LOGIC 1 196 (_architecture (_uni ))))
		(_signal (_internal rcl_data ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 197 (_architecture (_uni ))))
		(_signal (_internal target_tb ~extconc_intfc_lib.tdc_pkg.tb_vec_type 1 198 (_architecture (_uni ))))
		(_signal (_internal target_tb16 ~STD_LOGIC_VECTOR{1~to~TDC_NUM_CHAN}~1318 1 199 (_architecture (_uni ))))
		(_signal (_internal status_regs ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type 1 200 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~1~to~TO_NUM_LANES~13 1 227 (_scalar (_to (i 1)(i 10)))))
		(_signal (_delayed b2tt_runreset'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 1 337 (_process 0 (10)(ns 4625196817309499392))))
		(_type (_internal ~INTEGER~range~0~to~NUM_STAT_REGS-1~13 1 343 (_scalar (_to (i 0)(i 1)))))
		(_process
			(line__337(_architecture 0 1 337 (_assignment (_simple)(_target(11))(_sensitivity(43)))))
			(line__338(_architecture 1 1 338 (_assignment (_simple)(_alias((b2tt_gtpreset)(_string \"0"\)))(_target(12)))))
			(line__339(_architecture 2 1 339 (_assignment (_simple)(_target(9)))))
			(line__340(_architecture 3 1 340 (_assignment (_simple)(_target(2))(_sensitivity(6)))))
			(line__341(_architecture 4 1 341 (_assignment (_simple)(_alias((rcl_dst_rdy_n)(full_reg(5))))(_simpleassign BUF)(_target(35))(_sensitivity(8(5))))))
			(full_pcs(_architecture 6 1 352 (_process (_simple)(_target(8))(_sensitivity(0)(10))(_read(8(12))(8(15))(8(d_14_0))))))
			(ce_cnt_pcs(_architecture 7 1 366 (_process (_simple)(_target(7))(_sensitivity(0)(10))(_read(7)))))
			(ce2x_pcs(_architecture 8 1 377 (_process (_wait_for)(_target(6))(_sensitivity(7(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.~STD_LOGIC_VECTOR{5~downto~1}~15 (. tdc_pkg ~STD_LOGIC_VECTOR{5~downto~1}~15)))
		(_variable (_external conc_intfc_lib.tdc_pkg.TDC_NUM_CHAN (. tdc_pkg TDC_NUM_CHAN)))
		(_type (_external ~extconc_intfc_lib.tdc_pkg.tb_vec_type (. tdc_pkg tb_vec_type)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.~STD_LOGIC_VECTOR{15~downto~0}~158 (. conc_intfc_pkg ~STD_LOGIC_VECTOR{15~downto~0}~158)))
		(_variable (_external conc_intfc_lib.conc_intfc_pkg.NUM_STAT_REGS (. conc_intfc_pkg NUM_STAT_REGS)))
		(_type (_external ~extconc_intfc_lib.conc_intfc_pkg.stat_reg_type (. conc_intfc_pkg stat_reg_type)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external conc_intfc_lib.time_order_pkg.TO_NUM_LANES (. time_order_pkg TO_NUM_LANES)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_split (7(0))
	)
	(_static
		(33751810 33686275 33751555 50463235 )
		(131586 )
	)
	(_model . behave 12 -1
	)
)
