#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 19 09:51:18 2022
# Process ID: 32888
# Current directory: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/com_serie
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34144 C:\Users\anags\OneDrive\Desktop\UNI\cuatri 2\Sistemas Digitales Avanzados\Practicas\com_serie\com_serie.xpr
# Log file: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/com_serie/vivado.log
# Journal file: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/com_serie\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only {C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/com_serie/com_serie.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/com_serie'
INFO: [Project 1-313] Project file moved from 'H:/LOCAL/SDA_21_22/ALUMNOS/com_serie' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
WARNING: [Project 1-229] Project 'com_serie.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 909.973 ; gain = 234.852
update_compile_order -fileset sources_1
save_project_as project_1 {C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1} -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1'
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/puerto_serie.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'puerto_serie'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/transmisor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transmisor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_puerto_serie'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/anags/OneDrive/Desktop/UNI/cuatri -notrace
couldn't read file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 19 09:53:19 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_puerto_serie_behav -key {Behavioral:sim_1:Functional:tb_puerto_serie} -tclbatch {tb_puerto_serie.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_puerto_serie.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 930.633 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_puerto_serie_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 930.633 ; gain = 4.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 19 10:10:12 2022...
