INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Branch_comp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_comp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Control_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Imm_Gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mem_copy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_copy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mux_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mux_2_B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mux_2_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/PC_ALU4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Registry_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registry_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Step_Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Step_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/mux_2_C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/Datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Step_Datapath_tb
