
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-101-generic) on Wed Jun 24 13:46:28 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/home/vivado/rosetta-master/vivado'
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2K
[1;32mopen 
open_project 
open_solution 
[0m[32mopen 
openssl 
openssl.exe 
openvpn 
openvt 
opt 
opt-6.0 
[0m
[2Kvivado_hls> op[14C[2Kvivado_hls> opp[15C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project d[26C[2Kvivado_hls> open_project di[27C[2Kvivado_hls> open_project digit/[31C[2Kvivado_hls> open_project digit[30C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/rosetta-master/vivado/digit'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd d[16C[2Kvivado_hls> cd digit/[21C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> opn[15C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution s0[28C[2Kvivado_hls> open_solution s0o[29C[2Kvivado_hls> open_solution s0ol[30C[2Kvivado_hls> open_solution s0o[29C[2Kvivado_hls> open_solution s0[28C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/rosetta-master/vivado/digit/sol'.
/home/vivado/rosetta-master/vivado/digit/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
a.out
digitrec_sw.cpp
digitrec_sw.h
sol
typedefs.h
vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add-[16C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files d[23C[2Kvivado_hls> add_files di[24C[2Kvivado_hls> add_files digitrec_sw.[34C[2Kvivado_hls> add_files digitrec_sw.g[35C[2Kvivado_hls> add_files digitrec_sw.[34C[2Kvivado_hls> add_files digitrec_sw.h[35C
INFO: [HLS 200-10] Adding design file 'digitrec_sw.h' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files digitrec_sw.h[35C[2Kvivado_hls> add_files digitrec_sw.[34C[2Kvivado_hls> add_files digitrec_sw.c[35C[2Kvivado_hls> add_files digitrec_sw.cpp[37C
INFO: [HLS 200-10] Adding design file 'digitrec_sw.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> ca[14C[2Kvivado_hls> cat[15C[2Kvivado_hls> cat [16C[2Kvivado_hls> cat d[17C[2Kvivado_hls> cat digitrec_sw.[28C
/bin/cat: digitrec_sw.: No such file or directory
[2Kvivado_hls> [12C[2Kvivado_hls> cat digitrec_sw.[28C[2Kvivado_hls> cat digitrec_sw.c[29C
/bin/cat: digitrec_sw.c: No such file or directory
[2Kvivado_hls> [12C[2Kvivado_hls> cat digitrec_sw.c[29C[2Kvivado_hls> cat digitrec_sw.cpp[31C
/*===============================================================*/
/*                                                               */
/*                        digitrec_sw.cpp                        */
/*                                                               */
/*              Software version for digit recognition           */
/*                                                               */
/*===============================================================*/

#include "digitrec_sw.h"

// types and constants used in the functions below
const unsigned long long m1  = 0x5555555555555555; //binary: 0101...
const unsigned long long m2  = 0x3333333333333333; //binary: 00110011..
const unsigned long long m4  = 0x0f0f0f0f0f0f0f0f; //binary:  4 zeros,  4 ones ...

// popcount function
// source: wikipedia (https://en.wikipedia.org/wiki/Hamming_weight)
int popcount(DigitType x)
{
   x -= (x >> 1) & m1;             //put count of each 2 bits into those 2 bits
   x = (x & m2) + ((x >> 2) & m2); //put count of each 4 bits into those 4 bits 
   x = (x + (x >> 4)) & m4;        //put count of each 8 bits into those 8 bits 
   x += x >>  8;  //put count of each 16 bits into their lowest 8 bits
   x += x >> 16;  //put count of each 32 bits into their lowest 8 bits
   x += x >> 32;  //put count of each 64 bits into their lowest 8 bits
   return x & 0x7f;
}

void update_knn( const DigitType* train_inst, const DigitType* test_inst, int dists[K_CONST], int labels[K_CONST], int label ) 
{
  int dist = 0;

  for (int i = 0; i < DIGIT_WIDTH; i ++ )
  {
    DigitType diff = test_inst[i] ^ train_inst[i];
    dist += popcount(diff);
  }

  int max_dist = 0;
  int max_dist_id = K_CONST+1;

  // Find the max distance
  FIND_MAX_DIST: for ( int k = 0; k < K_CONST; ++k ) 
  {
    if ( dists[k] > max_dist ) 
    {
      max_dist = dists[k];
      max_dist_id = k;
    }
  }

  // Replace the entry with the max distance
  if ( dist < max_dist )
  {
    dists[max_dist_id] = dist;
    labels[max_dist_id] = label;
  }

  return;
}

LabelType knn_vote(int labels[K_CONST]) 
{
  int max_vote = 0;
  LabelType max_label = 0;
  
  int votes[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};

  for (int i = 0; i < K_CONST; i ++ )
    votes[labels[i]] ++;

  for (int i = 0; i < 10; i ++ ) 
  {
    if (votes[i] > max_vote)
    {
      max_vote = votes[i];
      max_label = i;
    }
  }

  return max_label;

}

// sw top function
void DigitRec_sw(const DigitType training_set[NUM_TRAINING * DIGIT_WIDTH], 
                 const DigitType test_set[NUM_TEST * DIGIT_WIDTH], 
                 LabelType results[NUM_TEST]) 
{

  // nearest neighbor set
  int dists[K_CONST];
  int labels[K_CONST];

  // loop through test set
  TEST_LOOP: for (int t = 0; t < NUM_TEST; ++t) 
  {
    // Initialize the neighbor set
    SET_KNN_SET: for ( int i = 0; i < K_CONST; ++i ) 
    {
      // Note that the max distance is 256
      dists[i] = 256;
      labels[i] = 0;
    }

    // for each training instance, compare it with the test instance, and update the nearest neighbor set
    TRAINING_LOOP : for ( int i = 0; i < NUM_TRAINING; ++i ) 
      update_knn(&training_set[i * DIGIT_WIDTH], &test_set[t * DIGIT_WIDTH], dists, labels, i / CLASS_SIZE);
      
    // Compute the final output
    LabelType max_vote = knn_vote(labels);
    results[t] = max_vote;

  }

}

int main(){
}

[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_too[19C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C
ERROR: [HLS 200-101] 'set_top': Not enough required positional arguments.
FORMAT
  set_top <name>
     name <string>  (required)

command 'set_top' returned error code
[2Kvivado_hls> [12C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top DigitRec_sw[31C
[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cy[14C[2Kvivado_hls> cys[15C
No match found.
[2Kvivado_hls> cys[15C[2Kvivado_hls> cy[14C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:16 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1647 ; free virtual = 35355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:16 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1647 ; free virtual = 35355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:01:18 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1647 ; free virtual = 35355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec_sw.cpp:36) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:01:18 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1647 ; free virtual = 35355
INFO: [XFORM 203-102] Automatically partitioning small array 'dists' (digitrec_sw.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'labels' (digitrec_sw.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dists' (digitrec_sw.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'labels' (digitrec_sw.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn' (digitrec_sw.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'knn_vote' into 'DigitRec_sw' (digitrec_sw.cpp:111) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'update_knn' (digitrec_sw.cpp:29)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:18 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1627 ; free virtual = 35335
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:18 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 1624 ; free virtual = 35332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.59 seconds; current allocated memory: 109.860 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 111.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 111.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 111.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DigitRec_sw_mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_sw_mux_42_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 113.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec_sw/training_set' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec_sw/test_set' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec_sw/results' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec_sw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'DigitRec_sw_mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_sw_mux_42_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 117.975 MB.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_sw_votes_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:21 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 1600 ; free virtual = 35314
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec_sw.
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 86.04 seconds; peak allocated memory: 117.975 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Jun 24 13:47:53 2020...
