INFILE=/home/dadam/2A/VHDL/Fin Projet UART/UART/UART_FPGA_N4.ncd
OUTFILE=/home/dadam/2A/VHDL/Fin Projet UART/UART/UART_FPGA_N4.bit
FAMILY=Artix7
PART=xc7a100t-3csg324
WORKINGDIR=/home/dadam/2A/VHDL/Fin Projet UART/UART
LICENSE=WebPack
USER_INFO=210842349_0_0_819
