

================================================================
== Vitis HLS Report for 'process_phase'
================================================================
* Date:           Fri Feb 27 17:36:35 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        ml_kem_pqc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      266|      266|  0.886 us|  0.886 us|  266|  266|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38  |process_phase_Pipeline_VITIS_LOOP_44_1  |      264|      264|  0.879 us|  0.879 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     7|     511|     197|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      65|    -|
|Register         |        -|     -|      38|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     7|     549|     264|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38  |process_phase_Pipeline_VITIS_LOOP_44_1  |        0|   7|  511|  197|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                        |        0|   7|  511|  197|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  20|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |coeff_stream_read    |   9|          2|    1|          2|
    |mode_blk_n           |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    |result_stream_write  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  65|         14|    6|         14|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_start_reg  |   1|   0|    1|          0|
    |mode_1_reg_47                                                  |  32|   0|   32|          0|
    |start_once_reg                                                 |   1|   0|    1|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  38|   0|   38|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  process_phase|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  process_phase|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  process_phase|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  process_phase|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  process_phase|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  process_phase|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  process_phase|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  process_phase|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  process_phase|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  process_phase|  return value|
|mode_dout                     |   in|   32|     ap_fifo|           mode|       pointer|
|mode_num_data_valid           |   in|    3|     ap_fifo|           mode|       pointer|
|mode_fifo_cap                 |   in|    3|     ap_fifo|           mode|       pointer|
|mode_empty_n                  |   in|    1|     ap_fifo|           mode|       pointer|
|mode_read                     |  out|    1|     ap_fifo|           mode|       pointer|
|coeff_stream_dout             |   in|   16|     ap_fifo|   coeff_stream|       pointer|
|coeff_stream_num_data_valid   |   in|    9|     ap_fifo|   coeff_stream|       pointer|
|coeff_stream_fifo_cap         |   in|    9|     ap_fifo|   coeff_stream|       pointer|
|coeff_stream_empty_n          |   in|    1|     ap_fifo|   coeff_stream|       pointer|
|coeff_stream_read             |  out|    1|     ap_fifo|   coeff_stream|       pointer|
|result_stream_din             |  out|   16|     ap_fifo|  result_stream|       pointer|
|result_stream_num_data_valid  |   in|    9|     ap_fifo|  result_stream|       pointer|
|result_stream_fifo_cap        |   in|    9|     ap_fifo|  result_stream|       pointer|
|result_stream_full_n          |   in|    1|     ap_fifo|  result_stream|       pointer|
|result_stream_write           |  out|    1|     ap_fifo|  result_stream|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

