$date
	Sat Aug 27 19:03:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! o $end
$var reg 8 " inp [7:0] $end
$var reg 3 # sel [2:0] $end
$scope module f1 $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 & i2 $end
$var wire 1 ' i3 $end
$var wire 1 ( i4 $end
$var wire 1 ) i5 $end
$var wire 1 * i6 $end
$var wire 1 + i7 $end
$var wire 1 ! o $end
$var wire 1 , s0 $end
$var wire 1 - s1 $end
$var wire 1 . s2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
0-
0,
1+
0*
1)
0(
1'
0&
1%
0$
b0 #
b1010101 "
0!
$end
#10
1!
1,
b1 #
#20
0!
1-
0,
b10 #
#30
1!
1,
b11 #
#40
0!
1.
0-
0,
b100 #
#50
1!
1,
b101 #
#60
0!
1-
0,
b110 #
#70
1!
1,
b111 #
