

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Dec 21 14:16:44 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.196 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_26  |dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0  |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     50|    5741|   1429|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       7|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     50|    5748|   1444|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     22|       5|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_26  |dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0  |        0|     50|  5741|  1429|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                        |                                                   |        0|     50|  5741|  1429|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |dense_input_V_blk_n  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   myproject   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   myproject   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   myproject   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   myproject   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   myproject   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   myproject   | return value |
|ap_return_0           | out |   16| ap_ctrl_hs |   myproject   | return value |
|ap_return_1           | out |   16| ap_ctrl_hs |   myproject   | return value |
|ap_return_2           | out |   16| ap_ctrl_hs |   myproject   | return value |
|ap_return_3           | out |   16| ap_ctrl_hs |   myproject   | return value |
|dense_input_V_blk_n   | out |    1| ap_ctrl_hs |   myproject   | return value |
|dense_input_V_ap_vld  |  in |    1|   ap_vld   | dense_input_V |    pointer   |
|dense_input_V         |  in |  256|   ap_vld   | dense_input_V |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

