{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682813396801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682813396801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 18:09:56 2023 " "Processing started: Sat Apr 29 18:09:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682813396801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813396801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048_Game -c 2048_Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048_Game -c 2048_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813396802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682813397039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682813397039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813401538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/button.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813401538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "movement.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813401539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.sv 1 1 " "Found 1 design units, including 1 entities, in source file rng.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813401540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401540 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "displaygrid.sv " "Can't analyze file -- file displaygrid.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1682813401542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaytile.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaytile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaytile " "Found entity 1: displaytile" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813401543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401543 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "displaydigit.sv " "Can't analyze file -- file displaydigit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1682813401544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamestate.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamestate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamestate " "Found entity 1: gamestate" {  } { { "gamestate.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813401545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayconverter " "Found entity 1: displayconverter" {  } { { "displayconverter.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displayconverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813401546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST rst Game.sv(5) " "Verilog HDL Declaration information at Game.sv(5): object \"RST\" differs only in case from object \"rst\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682813401546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_RIGHT btn_right Game.sv(6) " "Verilog HDL Declaration information at Game.sv(6): object \"BTN_RIGHT\" differs only in case from object \"btn_right\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682813401547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_LEFT btn_left Game.sv(7) " "Verilog HDL Declaration information at Game.sv(7): object \"BTN_LEFT\" differs only in case from object \"btn_left\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682813401547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_TOP btn_top Game.sv(8) " "Verilog HDL Declaration information at Game.sv(8): object \"BTN_TOP\" differs only in case from object \"btn_top\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682813401547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_BOT btn_bot Game.sv(9) " "Verilog HDL Declaration information at Game.sv(9): object \"BTN_BOT\" differs only in case from object \"btn_bot\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682813401547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.sv 1 1 " "Found 1 design units, including 1 entities, in source file game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813401547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813401548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813401548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game " "Elaborating entity \"Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682813401582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(35) " "Verilog HDL assignment warning at Game.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401582 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(36) " "Verilog HDL assignment warning at Game.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401582 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(37) " "Verilog HDL assignment warning at Game.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401582 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(38) " "Verilog HDL assignment warning at Game.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401582 "|Game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:b_rst " "Elaborating entity \"button\" for hierarchy \"button:b_rst\"" {  } { { "Game.sv" "b_rst" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement:register_movement " "Elaborating entity \"movement\" for hierarchy \"movement:register_movement\"" {  } { { "Game.sv" "register_movement" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401584 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i movement.sv(19) " "Verilog HDL Always Construct warning at movement.sv(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "movement.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/movement.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401586 "|Game|movement:register_movement"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tilevals " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tilevals\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682813401586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:random_number " "Elaborating entity \"rng\" for hierarchy \"rng:random_number\"" {  } { { "Game.sv" "random_number" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rng.sv(59) " "Verilog HDL assignment warning at rng.sv(59): truncated value with size 32 to match size of target (16)" {  } { { "rng.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401587 "|Game|rng:random_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rng.sv(60) " "Verilog HDL assignment warning at rng.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "rng.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401587 "|Game|rng:random_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rng.sv(65) " "Verilog HDL assignment warning at rng.sv(65): truncated value with size 32 to match size of target (16)" {  } { { "rng.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401587 "|Game|rng:random_number"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayconverter displayconverter:converter1 " "Elaborating entity \"displayconverter\" for hierarchy \"displayconverter:converter1\"" {  } { { "Game.sv" "converter1" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:controller_vga " "Elaborating entity \"vga\" for hierarchy \"vga:controller_vga\"" {  } { { "Game.sv" "controller_vga" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(33) " "Verilog HDL assignment warning at vga.sv(33): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401589 "|Game|vga:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(43) " "Verilog HDL assignment warning at vga.sv(43): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401589 "|Game|vga:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(52) " "Verilog HDL assignment warning at vga.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401589 "|Game|vga:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(53) " "Verilog HDL assignment warning at vga.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401589 "|Game|vga:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_red vga.sv(60) " "Verilog HDL Always Construct warning at vga.sv(60): inferring latch(es) for variable \"r_red\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401592 "|Game|vga:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_blue vga.sv(60) " "Verilog HDL Always Construct warning at vga.sv(60): inferring latch(es) for variable \"r_blue\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401592 "|Game|vga:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_green vga.sv(60) " "Verilog HDL Always Construct warning at vga.sv(60): inferring latch(es) for variable \"r_green\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401592 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[0\] vga.sv(120) " "Inferred latch for \"r_green\[0\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401599 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[1\] vga.sv(120) " "Inferred latch for \"r_green\[1\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401599 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[2\] vga.sv(120) " "Inferred latch for \"r_green\[2\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401599 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[3\] vga.sv(120) " "Inferred latch for \"r_green\[3\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401600 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[4\] vga.sv(120) " "Inferred latch for \"r_green\[4\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401600 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[5\] vga.sv(120) " "Inferred latch for \"r_green\[5\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401600 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[6\] vga.sv(120) " "Inferred latch for \"r_green\[6\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401600 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[7\] vga.sv(120) " "Inferred latch for \"r_green\[7\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401600 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[0\] vga.sv(120) " "Inferred latch for \"r_blue\[0\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401600 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[1\] vga.sv(120) " "Inferred latch for \"r_blue\[1\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401601 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[2\] vga.sv(120) " "Inferred latch for \"r_blue\[2\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401601 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[3\] vga.sv(120) " "Inferred latch for \"r_blue\[3\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401601 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[4\] vga.sv(120) " "Inferred latch for \"r_blue\[4\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401601 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[5\] vga.sv(120) " "Inferred latch for \"r_blue\[5\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401601 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[6\] vga.sv(120) " "Inferred latch for \"r_blue\[6\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401601 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[7\] vga.sv(120) " "Inferred latch for \"r_blue\[7\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401601 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[0\] vga.sv(120) " "Inferred latch for \"r_red\[0\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401602 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[1\] vga.sv(120) " "Inferred latch for \"r_red\[1\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401602 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[2\] vga.sv(120) " "Inferred latch for \"r_red\[2\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401602 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[3\] vga.sv(120) " "Inferred latch for \"r_red\[3\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401602 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[4\] vga.sv(120) " "Inferred latch for \"r_red\[4\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401602 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[5\] vga.sv(120) " "Inferred latch for \"r_red\[5\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401602 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[6\] vga.sv(120) " "Inferred latch for \"r_red\[6\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401603 "|Game|vga:controller_vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[7\] vga.sv(120) " "Inferred latch for \"r_red\[7\]\" at vga.sv(120)" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401603 "|Game|vga:controller_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:controller_vga\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:controller_vga\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 vga:controller_vga\|pll:vgapll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"vga:controller_vga\|pll:vgapll\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401631 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682813401632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813401632 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682813401632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t0 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t0\"" {  } { { "vga.sv" "t0" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401634 "|Game|vga:controller_vga|displaytile:t0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t1 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t1\"" {  } { { "vga.sv" "t1" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401635 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t2 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t2\"" {  } { { "vga.sv" "t2" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401636 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 "|Game|vga:controller_vga|displaytile:t2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t3 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t3\"" {  } { { "vga.sv" "t3" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 "|Game|vga:controller_vga|displaytile:t3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t4 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t4\"" {  } { { "vga.sv" "t4" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401639 "|Game|vga:controller_vga|displaytile:t4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t5 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t5\"" {  } { { "vga.sv" "t5" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401640 "|Game|vga:controller_vga|displaytile:t5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t6 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t6\"" {  } { { "vga.sv" "t6" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401641 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t7 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t7\"" {  } { { "vga.sv" "t7" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401642 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t8 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t8\"" {  } { { "vga.sv" "t8" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401643 "|Game|vga:controller_vga|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t9 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t9\"" {  } { { "vga.sv" "t9" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401644 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 "|Game|vga:controller_vga|displaytile:t9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t10 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t10\"" {  } { { "vga.sv" "t10" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401645 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 "|Game|vga:controller_vga|displaytile:t10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t11 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t11\"" {  } { { "vga.sv" "t11" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401647 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t12 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t12\"" {  } { { "vga.sv" "t12" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401648 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t13 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t13\"" {  } { { "vga.sv" "t13" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401649 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 "|Game|vga:controller_vga|displaytile:t13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t14 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t14\"" {  } { { "vga.sv" "t14" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 "|Game|vga:controller_vga|displaytile:t14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga:controller_vga\|displaytile:t15 " "Elaborating entity \"displaytile\" for hierarchy \"vga:controller_vga\|displaytile:t15\"" {  } { { "vga.sv" "t15" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEFT_PAD displaytile.sv(17) " "Verilog HDL or VHDL warning at displaytile.sv(17): object \"LEFT_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TOP_PAD displaytile.sv(18) " "Verilog HDL or VHDL warning at displaytile.sv(18): object \"TOP_PAD\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIGIT_LEN displaytile.sv(19) " "Verilog HDL or VHDL warning at displaytile.sv(19): object \"DIGIT_LEN\" assigned a value but never read" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(11) " "Verilog HDL assignment warning at displaytile.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(12) " "Verilog HDL assignment warning at displaytile.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(14) " "Verilog HDL assignment warning at displaytile.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(15) " "Verilog HDL assignment warning at displaytile.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(17) " "Verilog HDL assignment warning at displaytile.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(18) " "Verilog HDL assignment warning at displaytile.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(19) " "Verilog HDL assignment warning at displaytile.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(23) " "Verilog HDL assignment warning at displaytile.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 displaytile.sv(24) " "Verilog HDL assignment warning at displaytile.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue displaytile.sv(28) " "Verilog HDL Always Construct warning at displaytile.sv(28): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] displaytile.sv(28) " "Inferred latch for \"blue\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] displaytile.sv(28) " "Inferred latch for \"blue\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] displaytile.sv(28) " "Inferred latch for \"blue\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] displaytile.sv(28) " "Inferred latch for \"blue\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] displaytile.sv(28) " "Inferred latch for \"blue\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] displaytile.sv(28) " "Inferred latch for \"blue\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] displaytile.sv(28) " "Inferred latch for \"blue\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] displaytile.sv(28) " "Inferred latch for \"blue\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] displaytile.sv(28) " "Inferred latch for \"green\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] displaytile.sv(28) " "Inferred latch for \"green\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] displaytile.sv(28) " "Inferred latch for \"green\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] displaytile.sv(28) " "Inferred latch for \"green\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] displaytile.sv(28) " "Inferred latch for \"green\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] displaytile.sv(28) " "Inferred latch for \"green\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] displaytile.sv(28) " "Inferred latch for \"green\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] displaytile.sv(28) " "Inferred latch for \"green\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] displaytile.sv(28) " "Inferred latch for \"red\[0\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] displaytile.sv(28) " "Inferred latch for \"red\[1\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] displaytile.sv(28) " "Inferred latch for \"red\[2\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] displaytile.sv(28) " "Inferred latch for \"red\[3\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] displaytile.sv(28) " "Inferred latch for \"red\[4\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] displaytile.sv(28) " "Inferred latch for \"red\[5\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] displaytile.sv(28) " "Inferred latch for \"red\[6\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] displaytile.sv(28) " "Inferred latch for \"red\[7\]\" at displaytile.sv(28)" {  } { { "displaytile.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813401652 "|Game|vga:controller_vga|displaytile:t15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamestate gamestate:game_state " "Elaborating entity \"gamestate\" for hierarchy \"gamestate:game_state\"" {  } { { "Game.sv" "game_state" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813401653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gamestate.sv(33) " "Verilog HDL assignment warning at gamestate.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "gamestate.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682813401654 "|Game|gamestate:game_state"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Game.sv" "Mod0" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682813402125 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Game.sv" "Mod1" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682813402125 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Game.sv" "Div0" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682813402125 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "Game.sv" "Mod2" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682813402125 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Game.sv" "Div1" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682813402125 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "Game.sv" "Mod3" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682813402125 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Game.sv" "Div2" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682813402125 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682813402125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813402150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402150 ""}  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682813402150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813402191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402191 ""}  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682813402191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_q3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813402232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402232 ""}  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682813402232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813402268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402268 ""}  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682813402268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_45m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813402311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402311 ""}  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682813402311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813402349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402349 ""}  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682813402349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_85m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_s2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813402394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402394 ""}  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682813402394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682813402432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813402432 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_red\[6\] vga:controller_vga\|r_red\[0\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_red\[6\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_green\[7\] vga:controller_vga\|r_red\[0\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_green\[7\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_green\[3\] vga:controller_vga\|r_red\[0\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_green\[3\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_green\[4\] vga:controller_vga\|r_red\[1\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_green\[4\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_blue\[1\] vga:controller_vga\|r_red\[1\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_blue\[1\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_blue\[2\] vga:controller_vga\|r_red\[1\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_blue\[2\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_blue\[3\] vga:controller_vga\|r_red\[1\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_blue\[3\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_blue\[6\] vga:controller_vga\|r_red\[1\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_blue\[6\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_red\[3\] vga:controller_vga\|r_red\[1\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_red\[3\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_red\[5\] vga:controller_vga\|r_red\[1\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_red\[5\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_red\[7\] vga:controller_vga\|r_red\[1\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_red\[7\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_blue\[0\] vga:controller_vga\|r_red\[2\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_blue\[0\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[2\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_blue\[4\] vga:controller_vga\|r_red\[2\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_blue\[4\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[2\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_blue\[5\] vga:controller_vga\|r_red\[2\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_blue\[5\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[2\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga:controller_vga\|r_blue\[7\] vga:controller_vga\|r_red\[2\] " "Duplicate LATCH primitive \"vga:controller_vga\|r_blue\[7\]\" merged with LATCH primitive \"vga:controller_vga\|r_red\[2\]\"" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682813402624 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1682813402624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga:controller_vga\|r_red\[0\] " "Latch vga:controller_vga\|r_red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga:controller_vga\|counter_x\[9\]" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682813402624 ""}  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682813402624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga:controller_vga\|r_red\[1\] " "Latch vga:controller_vga\|r_red\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga:controller_vga\|counter_y\[8\] " "Ports D and ENA on the latch are fed by the same signal vga:controller_vga\|counter_y\[8\]" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682813402625 ""}  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682813402625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga:controller_vga\|r_red\[2\] " "Latch vga:controller_vga\|r_red\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga:controller_vga\|counter_x\[9\]" {  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682813402625 ""}  } { { "vga.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga.sv" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682813402625 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682813403217 "|Game|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682813403217 "|Game|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682813403217 "|Game|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682813403217 "|Game|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682813403217 "|Game|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "Game.sv" "" { Text "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682813403217 "|Game|green[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682813403217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682813403286 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/output_files/2048_Game.map.smsg " "Generated suppressed messages file C:/Users/J. Zaet/Desktop/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/output_files/2048_Game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813404123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682813404248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682813404248 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1682813404276 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1682813404276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2030 " "Implemented 2030 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682813404332 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682813404332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1968 " "Implemented 1968 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682813404332 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682813404332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682813404332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 273 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 273 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682813404359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 18:10:04 2023 " "Processing ended: Sat Apr 29 18:10:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682813404359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682813404359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682813404359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682813404359 ""}
