/**
 * DO NOT EDIT THIS FILE!
 * File automatically generated by
 *   /home/sean/gem5-rtl/build/RISCV/SConscript:1326
 */

#include "sim/init.hh"

namespace gem5
{
namespace
{

const std::uint8_t data_m5_objects_RiscvInterrupts[] = {
    120,156,93,80,61,79,195,48,16,181,99,183,74,171,10,214,
    194,128,88,179,36,83,151,8,33,62,6,212,165,67,35,49,
    120,177,220,156,69,130,146,54,216,13,106,89,225,207,240,151,
    178,50,241,23,152,56,183,20,66,108,221,211,233,189,243,187,
    243,125,144,206,225,24,87,24,246,28,1,8,208,130,148,84,
    80,74,238,8,120,192,222,8,48,77,95,153,240,128,39,36,
    232,125,186,55,1,109,142,110,148,213,211,229,90,27,83,87,
    107,155,118,109,233,193,118,140,160,137,160,64,208,130,8,6,
    84,112,240,68,15,24,218,241,230,120,158,219,244,249,207,232,
    229,244,65,151,147,56,222,211,201,117,28,183,180,177,50,105,
    22,25,39,69,249,47,29,102,217,44,232,55,190,148,75,85,
    106,41,155,161,148,229,10,234,194,229,35,41,159,106,85,252,
    40,124,189,173,180,24,164,155,141,76,11,101,173,24,186,52,
    211,10,180,121,39,198,199,89,119,240,21,44,234,188,128,104,
    62,77,110,239,163,86,215,206,180,97,181,53,12,235,221,238,
    108,31,193,167,28,239,142,155,5,76,156,148,147,112,181,120,
    212,41,150,254,95,152,241,92,47,118,104,216,130,1,66,227,
    95,236,127,112,121,230,156,93,237,200,251,6,131,156,112,227,
};

EmbeddedPython embedded_m5_objects_RiscvInterrupts(
    "m5/objects/RiscvInterrupts.py",
    "/home/sean/gem5-rtl/src/arch/riscv/RiscvInterrupts.py",
    "m5.objects.RiscvInterrupts",
    data_m5_objects_RiscvInterrupts,
    288,
    443);

} // anonymous namespace
} // namespace gem5
