{"sha": "dcc4956cab842cbf2aee1a84a9548696565f8a2d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZGNjNDk1NmNhYjg0MmNiZjJhZWUxYTg0YTk1NDg2OTY1NjVmOGEyZA==", "commit": {"author": {"name": "Sam Tebbs", "email": "sam.tebbs@arm.com", "date": "2018-11-28T10:31:13Z"}, "committer": {"name": "Sam Tebbs", "email": "samtebbs@gcc.gnu.org", "date": "2018-11-28T10:31:13Z"}, "message": "[PATCH][GCC][DOC] Remove obsolete arm and aarch64 CPU names from invoke.texi\n\ngcc/ChangeLog:\n\n2018-11-28  Sam Tebbs  <sam.tebbs@arm.com>\n\n\t* doc/invoke.texi (-mtune=): Remove obsolete CPU names.\n\nFrom-SVN: r266549", "tree": {"sha": "cc3dc4624d5836ff9e72ea4aa646cbae125e1b42", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cc3dc4624d5836ff9e72ea4aa646cbae125e1b42"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/dcc4956cab842cbf2aee1a84a9548696565f8a2d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dcc4956cab842cbf2aee1a84a9548696565f8a2d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dcc4956cab842cbf2aee1a84a9548696565f8a2d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dcc4956cab842cbf2aee1a84a9548696565f8a2d/comments", "author": null, "committer": null, "parents": [{"sha": "d132e873514ba221b4d168c242166f132162db33", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d132e873514ba221b4d168c242166f132162db33", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d132e873514ba221b4d168c242166f132162db33"}], "stats": {"total": 48, "additions": 17, "deletions": 31}, "files": [{"sha": "2e08f6dd2f4f13bdf7e0a75a89ff0d75a21c9423", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/dcc4956cab842cbf2aee1a84a9548696565f8a2d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/dcc4956cab842cbf2aee1a84a9548696565f8a2d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=dcc4956cab842cbf2aee1a84a9548696565f8a2d", "patch": "@@ -1,3 +1,7 @@\n+2018-11-28  Sam Tebbs  <sam.tebbs@arm.com>\n+\n+\t* doc/invoke.texi (-mtune=): Remove obsolete CPU names.\n+\n 2018-11-28  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR target/88189"}, {"sha": "da642bc6bf0300ce25d14fcea40cd36dec2e618d", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 13, "deletions": 31, "changes": 44, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/dcc4956cab842cbf2aee1a84a9548696565f8a2d/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/dcc4956cab842cbf2aee1a84a9548696565f8a2d/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=dcc4956cab842cbf2aee1a84a9548696565f8a2d", "patch": "@@ -17162,21 +17162,13 @@ This option specifies the name of the target ARM processor for\n which GCC should tune the performance of the code.\n For some ARM implementations better performance can be obtained by using\n this option.\n-Permissible names are: @samp{arm2}, @samp{arm250},\n-@samp{arm3}, @samp{arm6}, @samp{arm60}, @samp{arm600}, @samp{arm610},\n-@samp{arm620}, @samp{arm7}, @samp{arm7m}, @samp{arm7d}, @samp{arm7dm},\n-@samp{arm7di}, @samp{arm7dmi}, @samp{arm70}, @samp{arm700},\n-@samp{arm700i}, @samp{arm710}, @samp{arm710c}, @samp{arm7100},\n-@samp{arm720},\n-@samp{arm7500}, @samp{arm7500fe}, @samp{arm7tdmi}, @samp{arm7tdmi-s},\n-@samp{arm710t}, @samp{arm720t}, @samp{arm740t},\n-@samp{strongarm}, @samp{strongarm110}, @samp{strongarm1100},\n-@samp{strongarm1110},\n-@samp{arm8}, @samp{arm810}, @samp{arm9}, @samp{arm9e}, @samp{arm920},\n-@samp{arm920t}, @samp{arm922t}, @samp{arm946e-s}, @samp{arm966e-s},\n-@samp{arm968e-s}, @samp{arm926ej-s}, @samp{arm940t}, @samp{arm9tdmi},\n-@samp{arm10tdmi}, @samp{arm1020t}, @samp{arm1026ej-s},\n-@samp{arm10e}, @samp{arm1020e}, @samp{arm1022e},\n+Permissible names are: @samp{arm7tdmi}, @samp{arm7tdmi-s}, @samp{arm710t},\n+@samp{arm720t}, @samp{arm740t}, @samp{strongarm}, @samp{strongarm110},\n+@samp{strongarm1100}, 0@samp{strongarm1110}, @samp{arm8}, @samp{arm810},\n+@samp{arm9}, @samp{arm9e}, @samp{arm920}, @samp{arm920t}, @samp{arm922t},\n+@samp{arm946e-s}, @samp{arm966e-s}, @samp{arm968e-s}, @samp{arm926ej-s},\n+@samp{arm940t}, @samp{arm9tdmi}, @samp{arm10tdmi}, @samp{arm1020t},\n+@samp{arm1026ej-s}, @samp{arm10e}, @samp{arm1020e}, @samp{arm1022e},\n @samp{arm1136j-s}, @samp{arm1136jf-s}, @samp{mpcore}, @samp{mpcorenovfp},\n @samp{arm1156t2-s}, @samp{arm1156t2f-s}, @samp{arm1176jz-s}, @samp{arm1176jzf-s},\n @samp{generic-armv7-a}, @samp{cortex-a5}, @samp{cortex-a7}, @samp{cortex-a8},\n@@ -17185,22 +17177,12 @@ Permissible names are: @samp{arm2}, @samp{arm250},\n @samp{cortex-a57}, @samp{cortex-a72}, @samp{cortex-a73}, @samp{cortex-a75},\n @samp{cortex-a76}, @samp{ares}, @samp{cortex-r4}, @samp{cortex-r4f},\n @samp{cortex-r5}, @samp{cortex-r7}, @samp{cortex-r8}, @samp{cortex-r52},\n-@samp{cortex-m33},\n-@samp{cortex-m23},\n-@samp{cortex-m7},\n-@samp{cortex-m4},\n-@samp{cortex-m3},\n-@samp{cortex-m1},\n-@samp{cortex-m0},\n-@samp{cortex-m0plus},\n-@samp{cortex-m1.small-multiply},\n-@samp{cortex-m0.small-multiply},\n-@samp{cortex-m0plus.small-multiply},\n-@samp{exynos-m1},\n-@samp{marvell-pj4},\n-@samp{xscale}, @samp{iwmmxt}, @samp{iwmmxt2}, @samp{ep9312},\n-@samp{fa526}, @samp{fa626},\n-@samp{fa606te}, @samp{fa626te}, @samp{fmp626}, @samp{fa726te},\n+@samp{cortex-m0}, @samp{cortex-m0plus}, @samp{cortex-m1}, @samp{cortex-m3},\n+@samp{cortex-m4}, @samp{cortex-m7}, @samp{cortex-m23}, @samp{cortex-m33},\n+@samp{cortex-m1.small-multiply}, @samp{cortex-m0.small-multiply},\n+@samp{cortex-m0plus.small-multiply}, @samp{exynos-m1}, @samp{marvell-pj4},\n+@samp{xscale}, @samp{iwmmxt}, @samp{iwmmxt2}, @samp{ep9312}, @samp{fa526},\n+@samp{fa626}, @samp{fa606te}, @samp{fa626te}, @samp{fmp626}, @samp{fa726te},\n @samp{xgene1}.\n \n Additionally, this option can specify that GCC should tune the performance"}]}