{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625522618033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625522618033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 06 03:33:34 2021 " "Processing started: Tue Jul 06 03:33:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625522618033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522618033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAdesign -c FPGAdesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAdesign -c FPGAdesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522618033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625522618467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625522618467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointer_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file pointer_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pointer_MUX " "Found entity 1: Pointer_MUX" {  } { { "Pointer_MUX.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Pointer_MUX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram.v 1 1 " "Found 1 design units, including 1 entities, in source file iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM " "Found entity 1: IRAM" {  } { { "IRAM.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/IRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "DRAM.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/DRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_MUX " "Found entity 1: BUS_MUX" {  } { { "BUS_MUX.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/BUS_MUX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testwrap.v 1 1 " "Found 1 design units, including 1 entities, in source file testwrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestWrap " "Found entity 1: TestWrap" {  } { { "TestWrap.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/TestWrap.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/testbench.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecore.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecore.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlecore " "Found entity 1: singlecore" {  } { { "singlecore.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/singlecore.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_rp_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file module_rp_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RP_CP " "Found entity 1: Module_RP_CP" {  } { { "Module_RP_CP.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Module_RP_CP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_regf.v 1 1 " "Found 1 design units, including 1 entities, in source file module_regf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RegF " "Found entity 1: Module_RegF" {  } { { "Module_RegF.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Module_RegF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file module_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_Reg " "Found entity 1: Module_Reg" {  } { { "Module_Reg.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Module_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified4.v 1 1 " "Found 1 design units, including 1 entities, in source file modified4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Modified4 " "Found entity 1: Modified4" {  } { { "Modified4.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified3.v 1 1 " "Found 1 design units, including 1 entities, in source file modified3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Modified3 " "Found entity 1: Modified3" {  } { { "Modified3.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified.v 1 1 " "Found 1 design units, including 1 entities, in source file modified.v" { { "Info" "ISGN_ENTITY_NAME" "1 Modified " "Found entity 1: Modified" {  } { { "Modified.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcontroller4.v 1 1 " "Found 1 design units, including 1 entities, in source file memcontroller4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemController4 " "Found entity 1: MemController4" {  } { { "MemController4.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcontroller3.v 1 1 " "Found 1 design units, including 1 entities, in source file memcontroller3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemController3 " "Found entity 1: MemController3" {  } { { "MemController3.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file memcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemController " "Found entity 1: MemController" {  } { { "MemController.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625921 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control_Unit.v(21) " "Verilog HDL information at Control_Unit.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Control_Unit.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1625522625921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char7.v 1 1 " "Found 1 design units, including 1 entities, in source file char7.v" { { "Info" "ISGN_ENTITY_NAME" "1 char7 " "Found entity 1: char7" {  } { { "char7.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/char7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified8.v 1 1 " "Found 1 design units, including 1 entities, in source file modified8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Modified8 " "Found entity 1: Modified8" {  } { { "Modified8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified8.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcontroller8.v 1 1 " "Found 1 design units, including 1 entities, in source file memcontroller8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemController8 " "Found entity 1: MemController8" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcontroller16.v 1 1 " "Found 1 design units, including 1 entities, in source file memcontroller16.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemController16 " "Found entity 1: MemController16" {  } { { "MemController16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified16.v 1 1 " "Found 1 design units, including 1 entities, in source file modified16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Modified16 " "Found entity 1: Modified16" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522625957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522625957 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busy1 singlecore.v(29) " "Verilog HDL Implicit Net warning at singlecore.v(29): created implicit net for \"busy1\"" {  } { { "singlecore.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/singlecore.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522625957 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ddin210 Modified16.v(267) " "Verilog HDL Implicit Net warning at Modified16.v(267): created implicit net for \"Ddin210\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522625957 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MemController MemController.v(30) " "Verilog HDL Parameter Declaration warning at MemController.v(30): Parameter Declaration in module \"MemController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MemController.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625522625957 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MemController4 MemController4.v(30) " "Verilog HDL Parameter Declaration warning at MemController4.v(30): Parameter Declaration in module \"MemController4\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MemController4.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController4.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625522625957 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MemController3 MemController3.v(30) " "Verilog HDL Parameter Declaration warning at MemController3.v(30): Parameter Declaration in module \"MemController3\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MemController3.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController3.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625522625957 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MemController8 MemController8.v(30) " "Verilog HDL Parameter Declaration warning at MemController8.v(30): Parameter Declaration in module \"MemController8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625522625957 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MemController16 MemController16.v(30) " "Verilog HDL Parameter Declaration warning at MemController16.v(30): Parameter Declaration in module \"MemController16\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MemController16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController16.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625522625957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Modified16 " "Elaborating entity \"Modified16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625522625989 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Modified16.v(9) " "Output port \"LEDR\" at Modified16.v(9) has no driver" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625522626005 "|Modified16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL1\"" {  } { { "Modified16.v" "PLL1" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL1\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/PLL.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL1\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/PLL.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL1\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 20 " "Parameter \"clk0_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626131 ""}  } { { "PLL.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/PLL.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522626131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522626194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522626194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:clkdiv1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:clkdiv1\"" {  } { { "Modified16.v" "clkdiv1" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM IRAM:IRAM1 " "Elaborating entity \"IRAM\" for hierarchy \"IRAM:IRAM1\"" {  } { { "Modified16.v" "IRAM1" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IRAM:IRAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\"" {  } { { "IRAM.v" "altsyncram_component" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/IRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IRAM:IRAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IRAM:IRAM1\|altsyncram:altsyncram_component\"" {  } { { "IRAM.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/IRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IRAM:IRAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"IRAM:IRAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IRAM_new_algo.mif " "Parameter \"init_file\" = \"IRAM_new_algo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626304 ""}  } { { "IRAM.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/IRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522626304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3um1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3um1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3um1 " "Found entity 1: altsyncram_3um1" {  } { { "db/altsyncram_3um1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_3um1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522626352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522626352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3um1 IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated " "Elaborating entity \"altsyncram_3um1\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3d2 " "Found entity 1: altsyncram_o3d2" {  } { { "db/altsyncram_o3d2.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_o3d2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522626399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522626399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o3d2 IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|altsyncram_o3d2:altsyncram1 " "Elaborating entity \"altsyncram_o3d2\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|altsyncram_o3d2:altsyncram1\"" {  } { { "db/altsyncram_3um1.tdf" "altsyncram1" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_3um1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3um1.tdf" "mgl_prim2" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_3um1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3um1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_3um1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522626965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1230127437 " "Parameter \"NODE_NAME\" = \"1230127437\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522626965 ""}  } { { "db/altsyncram_3um1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_3um1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522626965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IRAM:IRAM1\|altsyncram:altsyncram_component\|altsyncram_3um1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM DRAM:DRAM1 " "Elaborating entity \"DRAM\" for hierarchy \"DRAM:DRAM1\"" {  } { { "Modified16.v" "DRAM1" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DRAM:DRAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DRAM:DRAM1\|altsyncram:altsyncram_component\"" {  } { { "DRAM.v" "altsyncram_component" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/DRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DRAM:DRAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DRAM:DRAM1\|altsyncram:altsyncram_component\"" {  } { { "DRAM.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/DRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DRAM:DRAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DRAM:DRAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DRAM_Init.mif " "Parameter \"init_file\" = \"DRAM_Init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Dram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Dram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627490 ""}  } { { "DRAM.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/DRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522627490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hm1 " "Found entity 1: altsyncram_1hm1" {  } { { "db/altsyncram_1hm1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_1hm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522627521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522627521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hm1 DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_1hm1:auto_generated " "Elaborating entity \"altsyncram_1hm1\" for hierarchy \"DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_1hm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rmc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rmc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rmc2 " "Found entity 1: altsyncram_rmc2" {  } { { "db/altsyncram_rmc2.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_rmc2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522627584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522627584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rmc2 DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_1hm1:auto_generated\|altsyncram_rmc2:altsyncram1 " "Elaborating entity \"altsyncram_rmc2\" for hierarchy \"DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_1hm1:auto_generated\|altsyncram_rmc2:altsyncram1\"" {  } { { "db/altsyncram_1hm1.tdf" "altsyncram1" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_1hm1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_1hm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_1hm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1hm1.tdf" "mgl_prim2" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_1hm1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_1hm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_1hm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1hm1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_1hm1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_1hm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DRAM:DRAM1\|altsyncram:altsyncram_component\|altsyncram_1hm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1148346733 " "Parameter \"NODE_NAME\" = \"1148346733\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627615 ""}  } { { "db/altsyncram_1hm1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_1hm1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemController8 MemController8:drammemc " "Elaborating entity \"MemController8\" for hierarchy \"MemController8:drammemc\"" {  } { { "Modified16.v" "drammemc" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "MemController8.v(142) " "Verilog HDL Case Statement warning at MemController8.v(142): case item expression covers a value already covered by a previous case item" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 142 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MemController8.v(36) " "Verilog HDL Case Statement information at MemController8.v(36): all case item expressions in this case statement are onehot" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(178) " "Verilog HDL Always Construct warning at MemController8.v(178): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(178) " "Verilog HDL Always Construct warning at MemController8.v(178): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(180) " "Verilog HDL Always Construct warning at MemController8.v(180): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(180) " "Verilog HDL Always Construct warning at MemController8.v(180): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(182) " "Verilog HDL Always Construct warning at MemController8.v(182): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(182) " "Verilog HDL Always Construct warning at MemController8.v(182): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(184) " "Verilog HDL Always Construct warning at MemController8.v(184): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(184) " "Verilog HDL Always Construct warning at MemController8.v(184): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(186) " "Verilog HDL Always Construct warning at MemController8.v(186): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(186) " "Verilog HDL Always Construct warning at MemController8.v(186): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(188) " "Verilog HDL Always Construct warning at MemController8.v(188): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(188) " "Verilog HDL Always Construct warning at MemController8.v(188): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(190) " "Verilog HDL Always Construct warning at MemController8.v(190): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(190) " "Verilog HDL Always Construct warning at MemController8.v(190): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(192) " "Verilog HDL Always Construct warning at MemController8.v(192): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(192) " "Verilog HDL Always Construct warning at MemController8.v(192): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(201) " "Verilog HDL Always Construct warning at MemController8.v(201): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(201) " "Verilog HDL Always Construct warning at MemController8.v(201): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(203) " "Verilog HDL Always Construct warning at MemController8.v(203): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(203) " "Verilog HDL Always Construct warning at MemController8.v(203): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(205) " "Verilog HDL Always Construct warning at MemController8.v(205): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(205) " "Verilog HDL Always Construct warning at MemController8.v(205): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(207) " "Verilog HDL Always Construct warning at MemController8.v(207): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(207) " "Verilog HDL Always Construct warning at MemController8.v(207): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(209) " "Verilog HDL Always Construct warning at MemController8.v(209): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(209) " "Verilog HDL Always Construct warning at MemController8.v(209): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627615 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(211) " "Verilog HDL Always Construct warning at MemController8.v(211): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(211) " "Verilog HDL Always Construct warning at MemController8.v(211): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(213) " "Verilog HDL Always Construct warning at MemController8.v(213): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(213) " "Verilog HDL Always Construct warning at MemController8.v(213): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(215) " "Verilog HDL Always Construct warning at MemController8.v(215): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(215) " "Verilog HDL Always Construct warning at MemController8.v(215): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(223) " "Verilog HDL Always Construct warning at MemController8.v(223): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(223) " "Verilog HDL Always Construct warning at MemController8.v(223): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(225) " "Verilog HDL Always Construct warning at MemController8.v(225): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(225) " "Verilog HDL Always Construct warning at MemController8.v(225): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(227) " "Verilog HDL Always Construct warning at MemController8.v(227): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(227) " "Verilog HDL Always Construct warning at MemController8.v(227): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(229) " "Verilog HDL Always Construct warning at MemController8.v(229): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(229) " "Verilog HDL Always Construct warning at MemController8.v(229): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(231) " "Verilog HDL Always Construct warning at MemController8.v(231): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(231) " "Verilog HDL Always Construct warning at MemController8.v(231): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(233) " "Verilog HDL Always Construct warning at MemController8.v(233): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(233) " "Verilog HDL Always Construct warning at MemController8.v(233): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(235) " "Verilog HDL Always Construct warning at MemController8.v(235): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(235) " "Verilog HDL Always Construct warning at MemController8.v(235): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(237) " "Verilog HDL Always Construct warning at MemController8.v(237): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(237) " "Verilog HDL Always Construct warning at MemController8.v(237): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(245) " "Verilog HDL Always Construct warning at MemController8.v(245): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(245) " "Verilog HDL Always Construct warning at MemController8.v(245): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(247) " "Verilog HDL Always Construct warning at MemController8.v(247): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(247) " "Verilog HDL Always Construct warning at MemController8.v(247): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(249) " "Verilog HDL Always Construct warning at MemController8.v(249): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(249) " "Verilog HDL Always Construct warning at MemController8.v(249): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(251) " "Verilog HDL Always Construct warning at MemController8.v(251): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(251) " "Verilog HDL Always Construct warning at MemController8.v(251): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(253) " "Verilog HDL Always Construct warning at MemController8.v(253): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(253) " "Verilog HDL Always Construct warning at MemController8.v(253): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(255) " "Verilog HDL Always Construct warning at MemController8.v(255): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(255) " "Verilog HDL Always Construct warning at MemController8.v(255): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(257) " "Verilog HDL Always Construct warning at MemController8.v(257): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(257) " "Verilog HDL Always Construct warning at MemController8.v(257): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(259) " "Verilog HDL Always Construct warning at MemController8.v(259): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(259) " "Verilog HDL Always Construct warning at MemController8.v(259): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(267) " "Verilog HDL Always Construct warning at MemController8.v(267): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(267) " "Verilog HDL Always Construct warning at MemController8.v(267): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(269) " "Verilog HDL Always Construct warning at MemController8.v(269): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(269) " "Verilog HDL Always Construct warning at MemController8.v(269): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(271) " "Verilog HDL Always Construct warning at MemController8.v(271): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(271) " "Verilog HDL Always Construct warning at MemController8.v(271): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(273) " "Verilog HDL Always Construct warning at MemController8.v(273): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(273) " "Verilog HDL Always Construct warning at MemController8.v(273): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(275) " "Verilog HDL Always Construct warning at MemController8.v(275): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(275) " "Verilog HDL Always Construct warning at MemController8.v(275): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(277) " "Verilog HDL Always Construct warning at MemController8.v(277): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(277) " "Verilog HDL Always Construct warning at MemController8.v(277): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(279) " "Verilog HDL Always Construct warning at MemController8.v(279): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(279) " "Verilog HDL Always Construct warning at MemController8.v(279): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(281) " "Verilog HDL Always Construct warning at MemController8.v(281): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(281) " "Verilog HDL Always Construct warning at MemController8.v(281): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(289) " "Verilog HDL Always Construct warning at MemController8.v(289): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(289) " "Verilog HDL Always Construct warning at MemController8.v(289): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(291) " "Verilog HDL Always Construct warning at MemController8.v(291): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(291) " "Verilog HDL Always Construct warning at MemController8.v(291): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(293) " "Verilog HDL Always Construct warning at MemController8.v(293): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(293) " "Verilog HDL Always Construct warning at MemController8.v(293): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(295) " "Verilog HDL Always Construct warning at MemController8.v(295): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(295) " "Verilog HDL Always Construct warning at MemController8.v(295): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(297) " "Verilog HDL Always Construct warning at MemController8.v(297): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(297) " "Verilog HDL Always Construct warning at MemController8.v(297): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(299) " "Verilog HDL Always Construct warning at MemController8.v(299): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(299) " "Verilog HDL Always Construct warning at MemController8.v(299): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(301) " "Verilog HDL Always Construct warning at MemController8.v(301): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(301) " "Verilog HDL Always Construct warning at MemController8.v(301): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(303) " "Verilog HDL Always Construct warning at MemController8.v(303): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(303) " "Verilog HDL Always Construct warning at MemController8.v(303): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(311) " "Verilog HDL Always Construct warning at MemController8.v(311): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(311) " "Verilog HDL Always Construct warning at MemController8.v(311): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(313) " "Verilog HDL Always Construct warning at MemController8.v(313): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(313) " "Verilog HDL Always Construct warning at MemController8.v(313): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(315) " "Verilog HDL Always Construct warning at MemController8.v(315): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(315) " "Verilog HDL Always Construct warning at MemController8.v(315): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(317) " "Verilog HDL Always Construct warning at MemController8.v(317): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(317) " "Verilog HDL Always Construct warning at MemController8.v(317): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(319) " "Verilog HDL Always Construct warning at MemController8.v(319): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(319) " "Verilog HDL Always Construct warning at MemController8.v(319): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(321) " "Verilog HDL Always Construct warning at MemController8.v(321): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(321) " "Verilog HDL Always Construct warning at MemController8.v(321): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(323) " "Verilog HDL Always Construct warning at MemController8.v(323): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(323) " "Verilog HDL Always Construct warning at MemController8.v(323): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(325) " "Verilog HDL Always Construct warning at MemController8.v(325): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(325) " "Verilog HDL Always Construct warning at MemController8.v(325): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(333) " "Verilog HDL Always Construct warning at MemController8.v(333): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(333) " "Verilog HDL Always Construct warning at MemController8.v(333): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(335) " "Verilog HDL Always Construct warning at MemController8.v(335): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(335) " "Verilog HDL Always Construct warning at MemController8.v(335): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(337) " "Verilog HDL Always Construct warning at MemController8.v(337): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(337) " "Verilog HDL Always Construct warning at MemController8.v(337): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rden MemController8.v(339) " "Verilog HDL Always Construct warning at MemController8.v(339): variable \"rden\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wren MemController8.v(339) " "Verilog HDL Always Construct warning at MemController8.v(339): variable \"wren\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemController8.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/MemController8.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625522627631 "|Modified16|MemController8:drammemc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core0 " "Elaborating entity \"core\" for hierarchy \"core:core0\"" {  } { { "Modified16.v" "core0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit core:core0\|Control_Unit:CU1 " "Elaborating entity \"Control_Unit\" for hierarchy \"core:core0\|Control_Unit:CU1\"" {  } { { "core.v" "CU1" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_MUX core:core0\|BUS_MUX:BUS_MSelect " "Elaborating entity \"BUS_MUX\" for hierarchy \"core:core0\|BUS_MUX:BUS_MSelect\"" {  } { { "core.v" "BUS_MSelect" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux core:core0\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"core:core0\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "BUS_MUX.v" "LPM_MUX_component" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/BUS_MUX.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core0\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"core:core0\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "BUS_MUX.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/BUS_MUX.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core0\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"core:core0\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 13 " "Parameter \"lpm_size\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627726 ""}  } { { "BUS_MUX.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/BUS_MUX.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522627726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t0d " "Found entity 1: mux_t0d" {  } { { "db/mux_t0d.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mux_t0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522627773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522627773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t0d core:core0\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\|mux_t0d:auto_generated " "Elaborating entity \"mux_t0d\" for hierarchy \"core:core0\|BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\|mux_t0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pointer_MUX core:core0\|Pointer_MUX:Pointer_MSelect " "Elaborating entity \"Pointer_MUX\" for hierarchy \"core:core0\|Pointer_MUX:Pointer_MSelect\"" {  } { { "core.v" "Pointer_MSelect" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux core:core0\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"core:core0\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "Pointer_MUX.v" "LPM_MUX_component" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Pointer_MUX.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core0\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"core:core0\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "Pointer_MUX.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Pointer_MUX.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core0\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"core:core0\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522627805 ""}  } { { "Pointer_MUX.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Pointer_MUX.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522627805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bvc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bvc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bvc " "Found entity 1: mux_bvc" {  } { { "db/mux_bvc.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mux_bvc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522627852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522627852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bvc core:core0\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\|mux_bvc:auto_generated " "Elaborating entity \"mux_bvc\" for hierarchy \"core:core0\|Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\|mux_bvc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_Reg core:core0\|Module_Reg:PCreg " "Elaborating entity \"Module_Reg\" for hierarchy \"core:core0\|Module_Reg:PCreg\"" {  } { { "core.v" "PCreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RP_CP core:core0\|Module_RP_CP:RPreg " "Elaborating entity \"Module_RP_CP\" for hierarchy \"core:core0\|Module_RP_CP:RPreg\"" {  } { { "core.v" "RPreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core0\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core0\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core0\|Module_RegF:MCreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core0\|Module_RegF:MCreg\"" {  } { { "core.v" "MCreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU core:core0\|ALU:ALUAC " "Elaborating entity \"ALU\" for hierarchy \"core:core0\|ALU:ALUAC\"" {  } { { "core.v" "ALUAC" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core1 " "Elaborating entity \"core\" for hierarchy \"core:core1\"" {  } { { "Modified16.v" "core1" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core1\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core1\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core2 " "Elaborating entity \"core\" for hierarchy \"core:core2\"" {  } { { "Modified16.v" "core2" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core2\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core2\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core3 " "Elaborating entity \"core\" for hierarchy \"core:core3\"" {  } { { "Modified16.v" "core3" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core3\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core3\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core4 " "Elaborating entity \"core\" for hierarchy \"core:core4\"" {  } { { "Modified16.v" "core4" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522627994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core4\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core4\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core5 " "Elaborating entity \"core\" for hierarchy \"core:core5\"" {  } { { "Modified16.v" "core5" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core5\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core5\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core6 " "Elaborating entity \"core\" for hierarchy \"core:core6\"" {  } { { "Modified16.v" "core6" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core6\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core6\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core7 " "Elaborating entity \"core\" for hierarchy \"core:core7\"" {  } { { "Modified16.v" "core7" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core7\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core7\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core8 " "Elaborating entity \"core\" for hierarchy \"core:core8\"" {  } { { "Modified16.v" "core8" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core8\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core8\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core9 " "Elaborating entity \"core\" for hierarchy \"core:core9\"" {  } { { "Modified16.v" "core9" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core9\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core9\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core10 " "Elaborating entity \"core\" for hierarchy \"core:core10\"" {  } { { "Modified16.v" "core10" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core10\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core10\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core11 " "Elaborating entity \"core\" for hierarchy \"core:core11\"" {  } { { "Modified16.v" "core11" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core11\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core11\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core12 " "Elaborating entity \"core\" for hierarchy \"core:core12\"" {  } { { "Modified16.v" "core12" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core12\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core12\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core13 " "Elaborating entity \"core\" for hierarchy \"core:core13\"" {  } { { "Modified16.v" "core13" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core13\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core13\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core14 " "Elaborating entity \"core\" for hierarchy \"core:core14\"" {  } { { "Modified16.v" "core14" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core14\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core14\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core15 " "Elaborating entity \"core\" for hierarchy \"core:core15\"" {  } { { "Modified16.v" "core15" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF core:core15\|Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"core:core15\|Module_RegF:CIDreg\"" {  } { { "core.v" "CIDreg" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char7 char7:C1 " "Elaborating entity \"char7\" for hierarchy \"char7:C1\"" {  } { { "Modified16.v" "C1" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522628356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[15\] " "Net \"iramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[14\] " "Net \"iramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[13\] " "Net \"iramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[12\] " "Net \"iramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[11\] " "Net \"iramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[10\] " "Net \"iramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[9\] " "Net \"iramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[8\] " "Net \"iramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[7\] " "Net \"Idin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[6\] " "Net \"Idin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[5\] " "Net \"Idin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[4\] " "Net \"Idin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[3\] " "Net \"Idin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[2\] " "Net \"Idin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[1\] " "Net \"Idin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[0\] " "Net \"Idin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[7\] " "Net \"Idin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[6\] " "Net \"Idin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[5\] " "Net \"Idin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[4\] " "Net \"Idin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[3\] " "Net \"Idin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[2\] " "Net \"Idin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[1\] " "Net \"Idin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[0\] " "Net \"Idin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[7\] " "Net \"Idin10\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[6\] " "Net \"Idin10\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[5\] " "Net \"Idin10\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[4\] " "Net \"Idin10\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[3\] " "Net \"Idin10\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[2\] " "Net \"Idin10\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[1\] " "Net \"Idin10\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[0\] " "Net \"Idin10\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[7\] " "Net \"Idin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[6\] " "Net \"Idin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[5\] " "Net \"Idin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[4\] " "Net \"Idin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[3\] " "Net \"Idin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[2\] " "Net \"Idin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[1\] " "Net \"Idin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[0\] " "Net \"Idin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[7\] " "Net \"Idin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[6\] " "Net \"Idin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[5\] " "Net \"Idin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[4\] " "Net \"Idin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[3\] " "Net \"Idin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[2\] " "Net \"Idin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[1\] " "Net \"Idin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[0\] " "Net \"Idin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[7\] " "Net \"Idin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[6\] " "Net \"Idin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[5\] " "Net \"Idin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[4\] " "Net \"Idin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[3\] " "Net \"Idin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[2\] " "Net \"Idin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[1\] " "Net \"Idin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[0\] " "Net \"Idin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[7\] " "Net \"Idin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[6\] " "Net \"Idin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[5\] " "Net \"Idin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[4\] " "Net \"Idin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[3\] " "Net \"Idin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[2\] " "Net \"Idin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[1\] " "Net \"Idin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[0\] " "Net \"Idin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[7\] " "Net \"Idin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[6\] " "Net \"Idin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[5\] " "Net \"Idin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[4\] " "Net \"Idin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[3\] " "Net \"Idin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[2\] " "Net \"Idin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[1\] " "Net \"Idin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[0\] " "Net \"Idin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1625522628989 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[15\] " "Net \"dramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[14\] " "Net \"dramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[13\] " "Net \"dramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[12\] " "Net \"dramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[11\] " "Net \"dramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[10\] " "Net \"dramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[9\] " "Net \"dramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[8\] " "Net \"dramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[15\] " "Net \"iramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[14\] " "Net \"iramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[13\] " "Net \"iramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[12\] " "Net \"iramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[11\] " "Net \"iramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[10\] " "Net \"iramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[9\] " "Net \"iramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[8\] " "Net \"iramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[7\] " "Net \"Idin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[6\] " "Net \"Idin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[5\] " "Net \"Idin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[4\] " "Net \"Idin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[3\] " "Net \"Idin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[2\] " "Net \"Idin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[1\] " "Net \"Idin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[0\] " "Net \"Idin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[7\] " "Net \"Idin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[6\] " "Net \"Idin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[5\] " "Net \"Idin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[4\] " "Net \"Idin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[3\] " "Net \"Idin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[2\] " "Net \"Idin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[1\] " "Net \"Idin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[0\] " "Net \"Idin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[7\] " "Net \"Idin10\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[6\] " "Net \"Idin10\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[5\] " "Net \"Idin10\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[4\] " "Net \"Idin10\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[3\] " "Net \"Idin10\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[2\] " "Net \"Idin10\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[1\] " "Net \"Idin10\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[0\] " "Net \"Idin10\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[7\] " "Net \"Idin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[6\] " "Net \"Idin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[5\] " "Net \"Idin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[4\] " "Net \"Idin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[3\] " "Net \"Idin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[2\] " "Net \"Idin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[1\] " "Net \"Idin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[0\] " "Net \"Idin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[7\] " "Net \"Idin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[6\] " "Net \"Idin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[5\] " "Net \"Idin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[4\] " "Net \"Idin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[3\] " "Net \"Idin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[2\] " "Net \"Idin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[1\] " "Net \"Idin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[0\] " "Net \"Idin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[7\] " "Net \"Idin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[6\] " "Net \"Idin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[5\] " "Net \"Idin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[4\] " "Net \"Idin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[3\] " "Net \"Idin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[2\] " "Net \"Idin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[1\] " "Net \"Idin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[0\] " "Net \"Idin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[7\] " "Net \"Idin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[6\] " "Net \"Idin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[5\] " "Net \"Idin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[4\] " "Net \"Idin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[3\] " "Net \"Idin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[2\] " "Net \"Idin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[1\] " "Net \"Idin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[0\] " "Net \"Idin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[7\] " "Net \"Idin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[6\] " "Net \"Idin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[5\] " "Net \"Idin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[4\] " "Net \"Idin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[3\] " "Net \"Idin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[2\] " "Net \"Idin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[1\] " "Net \"Idin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[0\] " "Net \"Idin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[7\] " "Net \"Ddin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[6\] " "Net \"Ddin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[5\] " "Net \"Ddin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[4\] " "Net \"Ddin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[3\] " "Net \"Ddin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[2\] " "Net \"Ddin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[1\] " "Net \"Ddin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[0\] " "Net \"Ddin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[7\] " "Net \"Ddin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[6\] " "Net \"Ddin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[5\] " "Net \"Ddin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[4\] " "Net \"Ddin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[3\] " "Net \"Ddin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[2\] " "Net \"Ddin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[1\] " "Net \"Ddin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[0\] " "Net \"Ddin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[7\] " "Net \"Ddin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[6\] " "Net \"Ddin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[5\] " "Net \"Ddin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[4\] " "Net \"Ddin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[3\] " "Net \"Ddin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[2\] " "Net \"Ddin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[1\] " "Net \"Ddin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[0\] " "Net \"Ddin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[7\] " "Net \"Ddin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[6\] " "Net \"Ddin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[5\] " "Net \"Ddin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[4\] " "Net \"Ddin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[3\] " "Net \"Ddin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[2\] " "Net \"Ddin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[1\] " "Net \"Ddin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[0\] " "Net \"Ddin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[7\] " "Net \"Ddin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[6\] " "Net \"Ddin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[5\] " "Net \"Ddin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[4\] " "Net \"Ddin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[3\] " "Net \"Ddin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[2\] " "Net \"Ddin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[1\] " "Net \"Ddin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[0\] " "Net \"Ddin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[7\] " "Net \"Ddin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[6\] " "Net \"Ddin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[5\] " "Net \"Ddin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[4\] " "Net \"Ddin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[3\] " "Net \"Ddin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[2\] " "Net \"Ddin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[1\] " "Net \"Ddin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[0\] " "Net \"Ddin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[7\] " "Net \"Ddin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[6\] " "Net \"Ddin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[5\] " "Net \"Ddin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[4\] " "Net \"Ddin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[3\] " "Net \"Ddin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[2\] " "Net \"Ddin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[1\] " "Net \"Ddin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[0\] " "Net \"Ddin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522628989 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1625522628989 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[15\] " "Net \"dramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[14\] " "Net \"dramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[13\] " "Net \"dramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[12\] " "Net \"dramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[11\] " "Net \"dramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[10\] " "Net \"dramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[9\] " "Net \"dramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[8\] " "Net \"dramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[15\] " "Net \"iramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[14\] " "Net \"iramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[13\] " "Net \"iramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[12\] " "Net \"iramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[11\] " "Net \"iramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[10\] " "Net \"iramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[9\] " "Net \"iramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[8\] " "Net \"iramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[7\] " "Net \"Idin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[6\] " "Net \"Idin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[5\] " "Net \"Idin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[4\] " "Net \"Idin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[3\] " "Net \"Idin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[2\] " "Net \"Idin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[1\] " "Net \"Idin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[0\] " "Net \"Idin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[7\] " "Net \"Idin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[6\] " "Net \"Idin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[5\] " "Net \"Idin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[4\] " "Net \"Idin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[3\] " "Net \"Idin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[2\] " "Net \"Idin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[1\] " "Net \"Idin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[0\] " "Net \"Idin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[7\] " "Net \"Idin10\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[6\] " "Net \"Idin10\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[5\] " "Net \"Idin10\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[4\] " "Net \"Idin10\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[3\] " "Net \"Idin10\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[2\] " "Net \"Idin10\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[1\] " "Net \"Idin10\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[0\] " "Net \"Idin10\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[7\] " "Net \"Idin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[6\] " "Net \"Idin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[5\] " "Net \"Idin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[4\] " "Net \"Idin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[3\] " "Net \"Idin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[2\] " "Net \"Idin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[1\] " "Net \"Idin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[0\] " "Net \"Idin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[7\] " "Net \"Idin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[6\] " "Net \"Idin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[5\] " "Net \"Idin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[4\] " "Net \"Idin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[3\] " "Net \"Idin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[2\] " "Net \"Idin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[1\] " "Net \"Idin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[0\] " "Net \"Idin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[7\] " "Net \"Idin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[6\] " "Net \"Idin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[5\] " "Net \"Idin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[4\] " "Net \"Idin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[3\] " "Net \"Idin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[2\] " "Net \"Idin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[1\] " "Net \"Idin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[0\] " "Net \"Idin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[7\] " "Net \"Idin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[6\] " "Net \"Idin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[5\] " "Net \"Idin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[4\] " "Net \"Idin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[3\] " "Net \"Idin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[2\] " "Net \"Idin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[1\] " "Net \"Idin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[0\] " "Net \"Idin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[7\] " "Net \"Idin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[6\] " "Net \"Idin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[5\] " "Net \"Idin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[4\] " "Net \"Idin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[3\] " "Net \"Idin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[2\] " "Net \"Idin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[1\] " "Net \"Idin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[0\] " "Net \"Idin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[7\] " "Net \"Ddin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[6\] " "Net \"Ddin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[5\] " "Net \"Ddin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[4\] " "Net \"Ddin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[3\] " "Net \"Ddin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[2\] " "Net \"Ddin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[1\] " "Net \"Ddin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[0\] " "Net \"Ddin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[7\] " "Net \"Ddin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[6\] " "Net \"Ddin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[5\] " "Net \"Ddin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[4\] " "Net \"Ddin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[3\] " "Net \"Ddin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[2\] " "Net \"Ddin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[1\] " "Net \"Ddin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[0\] " "Net \"Ddin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[7\] " "Net \"Ddin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[6\] " "Net \"Ddin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[5\] " "Net \"Ddin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[4\] " "Net \"Ddin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[3\] " "Net \"Ddin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[2\] " "Net \"Ddin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[1\] " "Net \"Ddin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[0\] " "Net \"Ddin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[7\] " "Net \"Ddin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[6\] " "Net \"Ddin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[5\] " "Net \"Ddin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[4\] " "Net \"Ddin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[3\] " "Net \"Ddin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[2\] " "Net \"Ddin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[1\] " "Net \"Ddin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[0\] " "Net \"Ddin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[7\] " "Net \"Ddin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[6\] " "Net \"Ddin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[5\] " "Net \"Ddin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[4\] " "Net \"Ddin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[3\] " "Net \"Ddin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[2\] " "Net \"Ddin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[1\] " "Net \"Ddin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[0\] " "Net \"Ddin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[7\] " "Net \"Ddin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[6\] " "Net \"Ddin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[5\] " "Net \"Ddin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[4\] " "Net \"Ddin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[3\] " "Net \"Ddin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[2\] " "Net \"Ddin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[1\] " "Net \"Ddin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[0\] " "Net \"Ddin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[7\] " "Net \"Ddin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[6\] " "Net \"Ddin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[5\] " "Net \"Ddin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[4\] " "Net \"Ddin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[3\] " "Net \"Ddin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[2\] " "Net \"Ddin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[1\] " "Net \"Ddin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[0\] " "Net \"Ddin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1625522629004 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[15\] " "Net \"dramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[14\] " "Net \"dramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[13\] " "Net \"dramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[12\] " "Net \"dramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[11\] " "Net \"dramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[10\] " "Net \"dramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[9\] " "Net \"dramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[8\] " "Net \"dramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[15\] " "Net \"iramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[14\] " "Net \"iramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[13\] " "Net \"iramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[12\] " "Net \"iramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[11\] " "Net \"iramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[10\] " "Net \"iramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[9\] " "Net \"iramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[8\] " "Net \"iramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[7\] " "Net \"Idin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[6\] " "Net \"Idin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[5\] " "Net \"Idin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[4\] " "Net \"Idin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[3\] " "Net \"Idin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[2\] " "Net \"Idin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[1\] " "Net \"Idin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[0\] " "Net \"Idin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[7\] " "Net \"Idin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[6\] " "Net \"Idin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[5\] " "Net \"Idin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[4\] " "Net \"Idin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[3\] " "Net \"Idin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[2\] " "Net \"Idin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[1\] " "Net \"Idin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[0\] " "Net \"Idin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[7\] " "Net \"Idin10\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[6\] " "Net \"Idin10\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[5\] " "Net \"Idin10\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[4\] " "Net \"Idin10\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[3\] " "Net \"Idin10\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[2\] " "Net \"Idin10\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[1\] " "Net \"Idin10\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[0\] " "Net \"Idin10\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[7\] " "Net \"Idin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[6\] " "Net \"Idin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[5\] " "Net \"Idin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[4\] " "Net \"Idin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[3\] " "Net \"Idin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[2\] " "Net \"Idin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[1\] " "Net \"Idin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[0\] " "Net \"Idin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[7\] " "Net \"Idin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[6\] " "Net \"Idin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[5\] " "Net \"Idin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[4\] " "Net \"Idin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[3\] " "Net \"Idin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[2\] " "Net \"Idin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[1\] " "Net \"Idin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[0\] " "Net \"Idin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[7\] " "Net \"Idin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[6\] " "Net \"Idin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[5\] " "Net \"Idin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[4\] " "Net \"Idin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[3\] " "Net \"Idin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[2\] " "Net \"Idin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[1\] " "Net \"Idin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[0\] " "Net \"Idin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[7\] " "Net \"Idin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[6\] " "Net \"Idin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[5\] " "Net \"Idin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[4\] " "Net \"Idin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[3\] " "Net \"Idin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[2\] " "Net \"Idin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[1\] " "Net \"Idin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[0\] " "Net \"Idin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[7\] " "Net \"Idin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[6\] " "Net \"Idin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[5\] " "Net \"Idin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[4\] " "Net \"Idin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[3\] " "Net \"Idin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[2\] " "Net \"Idin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[1\] " "Net \"Idin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[0\] " "Net \"Idin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[7\] " "Net \"Ddin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[6\] " "Net \"Ddin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[5\] " "Net \"Ddin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[4\] " "Net \"Ddin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[3\] " "Net \"Ddin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[2\] " "Net \"Ddin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[1\] " "Net \"Ddin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[0\] " "Net \"Ddin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[7\] " "Net \"Ddin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[6\] " "Net \"Ddin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[5\] " "Net \"Ddin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[4\] " "Net \"Ddin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[3\] " "Net \"Ddin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[2\] " "Net \"Ddin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[1\] " "Net \"Ddin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[0\] " "Net \"Ddin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[7\] " "Net \"Ddin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[6\] " "Net \"Ddin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[5\] " "Net \"Ddin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[4\] " "Net \"Ddin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[3\] " "Net \"Ddin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[2\] " "Net \"Ddin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[1\] " "Net \"Ddin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[0\] " "Net \"Ddin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[7\] " "Net \"Ddin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[6\] " "Net \"Ddin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[5\] " "Net \"Ddin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[4\] " "Net \"Ddin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[3\] " "Net \"Ddin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[2\] " "Net \"Ddin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[1\] " "Net \"Ddin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[0\] " "Net \"Ddin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[7\] " "Net \"Ddin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[6\] " "Net \"Ddin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[5\] " "Net \"Ddin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[4\] " "Net \"Ddin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[3\] " "Net \"Ddin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[2\] " "Net \"Ddin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[1\] " "Net \"Ddin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[0\] " "Net \"Ddin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[7\] " "Net \"Ddin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[6\] " "Net \"Ddin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[5\] " "Net \"Ddin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[4\] " "Net \"Ddin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[3\] " "Net \"Ddin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[2\] " "Net \"Ddin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[1\] " "Net \"Ddin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[0\] " "Net \"Ddin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[7\] " "Net \"Ddin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[6\] " "Net \"Ddin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[5\] " "Net \"Ddin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[4\] " "Net \"Ddin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[3\] " "Net \"Ddin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[2\] " "Net \"Ddin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[1\] " "Net \"Ddin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[0\] " "Net \"Ddin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629004 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1625522629004 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[15\] " "Net \"dramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[14\] " "Net \"dramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[13\] " "Net \"dramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[12\] " "Net \"dramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[11\] " "Net \"dramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[10\] " "Net \"dramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[9\] " "Net \"dramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[8\] " "Net \"dramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[15\] " "Net \"iramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[14\] " "Net \"iramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[13\] " "Net \"iramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[12\] " "Net \"iramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[11\] " "Net \"iramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[10\] " "Net \"iramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[9\] " "Net \"iramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[8\] " "Net \"iramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[7\] " "Net \"Idin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[6\] " "Net \"Idin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[5\] " "Net \"Idin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[4\] " "Net \"Idin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[3\] " "Net \"Idin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[2\] " "Net \"Idin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[1\] " "Net \"Idin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[0\] " "Net \"Idin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[7\] " "Net \"Idin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[6\] " "Net \"Idin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[5\] " "Net \"Idin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[4\] " "Net \"Idin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[3\] " "Net \"Idin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[2\] " "Net \"Idin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[1\] " "Net \"Idin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[0\] " "Net \"Idin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[7\] " "Net \"Idin10\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[6\] " "Net \"Idin10\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[5\] " "Net \"Idin10\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[4\] " "Net \"Idin10\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[3\] " "Net \"Idin10\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[2\] " "Net \"Idin10\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[1\] " "Net \"Idin10\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[0\] " "Net \"Idin10\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[7\] " "Net \"Idin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[6\] " "Net \"Idin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[5\] " "Net \"Idin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[4\] " "Net \"Idin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[3\] " "Net \"Idin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[2\] " "Net \"Idin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[1\] " "Net \"Idin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[0\] " "Net \"Idin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[7\] " "Net \"Idin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[6\] " "Net \"Idin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[5\] " "Net \"Idin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[4\] " "Net \"Idin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[3\] " "Net \"Idin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[2\] " "Net \"Idin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[1\] " "Net \"Idin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[0\] " "Net \"Idin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[7\] " "Net \"Idin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[6\] " "Net \"Idin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[5\] " "Net \"Idin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[4\] " "Net \"Idin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[3\] " "Net \"Idin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[2\] " "Net \"Idin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[1\] " "Net \"Idin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[0\] " "Net \"Idin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[7\] " "Net \"Idin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[6\] " "Net \"Idin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[5\] " "Net \"Idin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[4\] " "Net \"Idin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[3\] " "Net \"Idin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[2\] " "Net \"Idin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[1\] " "Net \"Idin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[0\] " "Net \"Idin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[7\] " "Net \"Idin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[6\] " "Net \"Idin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[5\] " "Net \"Idin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[4\] " "Net \"Idin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[3\] " "Net \"Idin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[2\] " "Net \"Idin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[1\] " "Net \"Idin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[0\] " "Net \"Idin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[7\] " "Net \"Ddin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[6\] " "Net \"Ddin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[5\] " "Net \"Ddin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[4\] " "Net \"Ddin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[3\] " "Net \"Ddin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[2\] " "Net \"Ddin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[1\] " "Net \"Ddin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[0\] " "Net \"Ddin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[7\] " "Net \"Ddin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[6\] " "Net \"Ddin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[5\] " "Net \"Ddin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[4\] " "Net \"Ddin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[3\] " "Net \"Ddin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[2\] " "Net \"Ddin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[1\] " "Net \"Ddin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[0\] " "Net \"Ddin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[7\] " "Net \"Ddin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[6\] " "Net \"Ddin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[5\] " "Net \"Ddin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[4\] " "Net \"Ddin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[3\] " "Net \"Ddin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[2\] " "Net \"Ddin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[1\] " "Net \"Ddin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[0\] " "Net \"Ddin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[7\] " "Net \"Ddin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[6\] " "Net \"Ddin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[5\] " "Net \"Ddin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[4\] " "Net \"Ddin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[3\] " "Net \"Ddin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[2\] " "Net \"Ddin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[1\] " "Net \"Ddin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[0\] " "Net \"Ddin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[7\] " "Net \"Ddin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[6\] " "Net \"Ddin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[5\] " "Net \"Ddin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[4\] " "Net \"Ddin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[3\] " "Net \"Ddin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[2\] " "Net \"Ddin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[1\] " "Net \"Ddin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[0\] " "Net \"Ddin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[7\] " "Net \"Ddin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[6\] " "Net \"Ddin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[5\] " "Net \"Ddin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[4\] " "Net \"Ddin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[3\] " "Net \"Ddin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[2\] " "Net \"Ddin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[1\] " "Net \"Ddin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[0\] " "Net \"Ddin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[7\] " "Net \"Ddin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[6\] " "Net \"Ddin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[5\] " "Net \"Ddin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[4\] " "Net \"Ddin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[3\] " "Net \"Ddin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[2\] " "Net \"Ddin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[1\] " "Net \"Ddin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[0\] " "Net \"Ddin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1625522629020 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[15\] " "Net \"dramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[14\] " "Net \"dramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[13\] " "Net \"dramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[12\] " "Net \"dramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[11\] " "Net \"dramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[10\] " "Net \"dramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[9\] " "Net \"dramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dramacq\[8\] " "Net \"dramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "dramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[15\] " "Net \"iramacq\[15\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[15\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[14\] " "Net \"iramacq\[14\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[14\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[13\] " "Net \"iramacq\[13\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[13\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[12\] " "Net \"iramacq\[12\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[12\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[11\] " "Net \"iramacq\[11\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[11\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[10\] " "Net \"iramacq\[10\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[10\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[9\] " "Net \"iramacq\[9\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[9\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "iramacq\[8\] " "Net \"iramacq\[8\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "iramacq\[8\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[7\] " "Net \"Idin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[6\] " "Net \"Idin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[5\] " "Net \"Idin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[4\] " "Net \"Idin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[3\] " "Net \"Idin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[2\] " "Net \"Idin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[1\] " "Net \"Idin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin8\[0\] " "Net \"Idin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[7\] " "Net \"Idin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[6\] " "Net \"Idin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[5\] " "Net \"Idin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[4\] " "Net \"Idin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[3\] " "Net \"Idin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[2\] " "Net \"Idin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[1\] " "Net \"Idin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin9\[0\] " "Net \"Idin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[7\] " "Net \"Idin10\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[6\] " "Net \"Idin10\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[5\] " "Net \"Idin10\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[4\] " "Net \"Idin10\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[3\] " "Net \"Idin10\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[2\] " "Net \"Idin10\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[1\] " "Net \"Idin10\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin10\[0\] " "Net \"Idin10\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin10\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[7\] " "Net \"Idin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[6\] " "Net \"Idin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[5\] " "Net \"Idin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[4\] " "Net \"Idin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[3\] " "Net \"Idin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[2\] " "Net \"Idin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[1\] " "Net \"Idin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin11\[0\] " "Net \"Idin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[7\] " "Net \"Idin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[6\] " "Net \"Idin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[5\] " "Net \"Idin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[4\] " "Net \"Idin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[3\] " "Net \"Idin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[2\] " "Net \"Idin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[1\] " "Net \"Idin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin12\[0\] " "Net \"Idin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[7\] " "Net \"Idin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[6\] " "Net \"Idin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[5\] " "Net \"Idin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[4\] " "Net \"Idin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[3\] " "Net \"Idin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[2\] " "Net \"Idin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[1\] " "Net \"Idin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin13\[0\] " "Net \"Idin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[7\] " "Net \"Idin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[6\] " "Net \"Idin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[5\] " "Net \"Idin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[4\] " "Net \"Idin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[3\] " "Net \"Idin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[2\] " "Net \"Idin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[1\] " "Net \"Idin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin14\[0\] " "Net \"Idin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[7\] " "Net \"Idin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[6\] " "Net \"Idin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[5\] " "Net \"Idin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[4\] " "Net \"Idin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[3\] " "Net \"Idin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[2\] " "Net \"Idin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[1\] " "Net \"Idin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Idin15\[0\] " "Net \"Idin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Idin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[7\] " "Net \"Ddin15\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[6\] " "Net \"Ddin15\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[5\] " "Net \"Ddin15\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[4\] " "Net \"Ddin15\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[3\] " "Net \"Ddin15\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[2\] " "Net \"Ddin15\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[1\] " "Net \"Ddin15\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin15\[0\] " "Net \"Ddin15\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin15\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[7\] " "Net \"Ddin14\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[6\] " "Net \"Ddin14\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[5\] " "Net \"Ddin14\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[4\] " "Net \"Ddin14\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[3\] " "Net \"Ddin14\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[2\] " "Net \"Ddin14\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[1\] " "Net \"Ddin14\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin14\[0\] " "Net \"Ddin14\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin14\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[7\] " "Net \"Ddin13\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[6\] " "Net \"Ddin13\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[5\] " "Net \"Ddin13\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[4\] " "Net \"Ddin13\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[3\] " "Net \"Ddin13\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[2\] " "Net \"Ddin13\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[1\] " "Net \"Ddin13\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin13\[0\] " "Net \"Ddin13\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin13\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[7\] " "Net \"Ddin12\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[6\] " "Net \"Ddin12\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[5\] " "Net \"Ddin12\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[4\] " "Net \"Ddin12\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[3\] " "Net \"Ddin12\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[2\] " "Net \"Ddin12\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[1\] " "Net \"Ddin12\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin12\[0\] " "Net \"Ddin12\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin12\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[7\] " "Net \"Ddin11\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[6\] " "Net \"Ddin11\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[5\] " "Net \"Ddin11\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[4\] " "Net \"Ddin11\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[3\] " "Net \"Ddin11\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[2\] " "Net \"Ddin11\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[1\] " "Net \"Ddin11\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin11\[0\] " "Net \"Ddin11\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin11\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[7\] " "Net \"Ddin9\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[6\] " "Net \"Ddin9\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[5\] " "Net \"Ddin9\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[4\] " "Net \"Ddin9\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[3\] " "Net \"Ddin9\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[2\] " "Net \"Ddin9\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[1\] " "Net \"Ddin9\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin9\[0\] " "Net \"Ddin9\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin9\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[7\] " "Net \"Ddin8\[7\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[7\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[6\] " "Net \"Ddin8\[6\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[6\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[5\] " "Net \"Ddin8\[5\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[5\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[4\] " "Net \"Ddin8\[4\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[4\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[3\] " "Net \"Ddin8\[3\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[3\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[2\] " "Net \"Ddin8\[2\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[2\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[1\] " "Net \"Ddin8\[1\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[1\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ddin8\[0\] " "Net \"Ddin8\[0\]\" is missing source, defaulting to GND" {  } { { "Modified16.v" "Ddin8\[0\]" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625522629020 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1625522629020 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625522629225 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.06.03:33:52 Progress: Loading sld17decd59/alt_sld_fab_wrapper_hw.tcl " "2021.07.06.03:33:52 Progress: Loading sld17decd59/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522632267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522634676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522634788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522637740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522637849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522637961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522638103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522638103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522638103 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625522638794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17decd59/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld17decd59/alt_sld_fab.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/ip/sld17decd59/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522639006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522639006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522639102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522639102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522639102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522639102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522639194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522639194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522639286 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522639286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522639286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/ip/sld17decd59/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522639362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522639362 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core0\|Control_Unit:CU1\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core0\|Control_Unit:CU1\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified160.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified160.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core1\|Control_Unit:CU1\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core1\|Control_Unit:CU1\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified161.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified161.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core2\|Control_Unit:CU1\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core2\|Control_Unit:CU1\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified162.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified162.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core3\|Control_Unit:CU1\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core3\|Control_Unit:CU1\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified163.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified163.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core4\|Control_Unit:CU1\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core4\|Control_Unit:CU1\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified164.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified164.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core5\|Control_Unit:CU1\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core5\|Control_Unit:CU1\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified165.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified165.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core6\|Control_Unit:CU1\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core6\|Control_Unit:CU1\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified166.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified166.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core7\|Control_Unit:CU1\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core7\|Control_Unit:CU1\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified167.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified167.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core8\|Control_Unit:CU1\|Selector0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core8\|Control_Unit:CU1\|Selector0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified168.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified168.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core9\|Control_Unit:CU1\|Selector0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core9\|Control_Unit:CU1\|Selector0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified169.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified169.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core10\|Control_Unit:CU1\|Selector0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core10\|Control_Unit:CU1\|Selector0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified1610.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified1610.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core11\|Control_Unit:CU1\|Selector0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core11\|Control_Unit:CU1\|Selector0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified1611.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified1611.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core12\|Control_Unit:CU1\|Selector0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core12\|Control_Unit:CU1\|Selector0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified1612.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified1612.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core13\|Control_Unit:CU1\|Selector0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core13\|Control_Unit:CU1\|Selector0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified1613.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified1613.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core14\|Control_Unit:CU1\|Selector0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core14\|Control_Unit:CU1\|Selector0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified1614.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified1614.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "core:core15\|Control_Unit:CU1\|Selector0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core15\|Control_Unit:CU1\|Selector0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGAdesign.Modified1615.rtl.mif " "Parameter INIT_FILE set to FPGAdesign.Modified1615.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625522646082 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core0\|ALU:ALUAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core0\|ALU:ALUAC\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core0\|ALU:ALUAC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core0\|ALU:ALUAC\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core0\|ALU:ALUAC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core0\|ALU:ALUAC\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core1\|ALU:ALUAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core1\|ALU:ALUAC\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core1\|ALU:ALUAC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core1\|ALU:ALUAC\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core1\|ALU:ALUAC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core1\|ALU:ALUAC\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core2\|ALU:ALUAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core2\|ALU:ALUAC\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core2\|ALU:ALUAC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core2\|ALU:ALUAC\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core2\|ALU:ALUAC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core2\|ALU:ALUAC\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core3\|ALU:ALUAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core3\|ALU:ALUAC\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core3\|ALU:ALUAC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core3\|ALU:ALUAC\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core3\|ALU:ALUAC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core3\|ALU:ALUAC\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core4\|ALU:ALUAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core4\|ALU:ALUAC\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core4\|ALU:ALUAC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core4\|ALU:ALUAC\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core4\|ALU:ALUAC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core4\|ALU:ALUAC\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core5\|ALU:ALUAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core5\|ALU:ALUAC\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core5\|ALU:ALUAC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core5\|ALU:ALUAC\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core5\|ALU:ALUAC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core5\|ALU:ALUAC\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core6\|ALU:ALUAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core6\|ALU:ALUAC\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core6\|ALU:ALUAC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core6\|ALU:ALUAC\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core6\|ALU:ALUAC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core6\|ALU:ALUAC\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522646082 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625522646082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core0\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"core:core0\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522646131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core0\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"core:core0\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified160.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified160.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646131 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522646131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r701.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r701.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r701 " "Found entity 1: altsyncram_r701" {  } { { "db/altsyncram_r701.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_r701.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522646178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522646178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core1\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"core:core1\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522646225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core1\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"core:core1\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified161.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified161.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646225 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522646225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s701.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s701.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s701 " "Found entity 1: altsyncram_s701" {  } { { "db/altsyncram_s701.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_s701.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522646272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522646272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core2\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"core:core2\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522646320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core2\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"core:core2\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified162.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified162.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646320 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522646320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t701.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t701.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t701 " "Found entity 1: altsyncram_t701" {  } { { "db/altsyncram_t701.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_t701.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522646367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522646367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core3\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"core:core3\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522646414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core3\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"core:core3\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified163.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified163.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646414 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522646414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u701.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u701.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u701 " "Found entity 1: altsyncram_u701" {  } { { "db/altsyncram_u701.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_u701.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522646461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522646461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core4\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"core:core4\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522646508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core4\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"core:core4\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified164.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified164.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646508 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522646508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v701.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v701.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v701 " "Found entity 1: altsyncram_v701" {  } { { "db/altsyncram_v701.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_v701.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522646555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522646555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core5\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"core:core5\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522646602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core5\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"core:core5\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified165.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified165.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646602 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522646602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0801 " "Found entity 1: altsyncram_0801" {  } { { "db/altsyncram_0801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_0801.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522646649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522646649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core6\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"core:core6\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522646696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core6\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"core:core6\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified166.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified166.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646696 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522646696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1801 " "Found entity 1: altsyncram_1801" {  } { { "db/altsyncram_1801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_1801.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522646743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522646743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522646790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified167.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified167.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646790 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522646790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2801 " "Found entity 1: altsyncram_2801" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522646821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522646821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Elaborated megafunction instantiation \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522646884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Instantiated megafunction \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified168.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified168.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646884 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522646884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9801 " "Found entity 1: altsyncram_9801" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522646916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522646916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Elaborated megafunction instantiation \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522646963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Instantiated megafunction \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified169.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified169.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522646963 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522646963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a801 " "Found entity 1: altsyncram_a801" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Elaborated megafunction instantiation \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522647057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Instantiated megafunction \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified1610.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified1610.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647057 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522647057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i901 " "Found entity 1: altsyncram_i901" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Elaborated megafunction instantiation \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522647150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Instantiated megafunction \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified1611.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified1611.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647150 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522647150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j901 " "Found entity 1: altsyncram_j901" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Elaborated megafunction instantiation \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522647247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Instantiated megafunction \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified1612.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified1612.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647247 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522647247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k901 " "Found entity 1: altsyncram_k901" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Elaborated megafunction instantiation \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522647341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Instantiated megafunction \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified1613.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified1613.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647341 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522647341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l901 " "Found entity 1: altsyncram_l901" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Elaborated megafunction instantiation \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522647436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Instantiated megafunction \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified1614.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified1614.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647436 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522647436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m901 " "Found entity 1: altsyncram_m901" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Elaborated megafunction instantiation \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522647531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0 " "Instantiated megafunction \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGAdesign.Modified1615.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGAdesign.Modified1615.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647531 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522647531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n901 " "Found entity 1: altsyncram_n901" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522647657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0 " "Instantiated megafunction \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647657 ""}  } { { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522647657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4et.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4et.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4et " "Found entity 1: mult_4et" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core0\|ALU:ALUAC\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"core:core0\|ALU:ALUAC\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522647752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core0\|ALU:ALUAC\|lpm_divide:Div0 " "Instantiated megafunction \"core:core0\|ALU:ALUAC\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647752 ""}  } { { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522647752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hlm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hlm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hlm " "Found entity 1: lpm_divide_hlm" {  } { { "db/lpm_divide_hlm.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/lpm_divide_hlm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522647972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522647972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core0\|ALU:ALUAC\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"core:core0\|ALU:ALUAC\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522647988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core0\|ALU:ALUAC\|lpm_divide:Mod0 " "Instantiated megafunction \"core:core0\|ALU:ALUAC\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522647988 ""}  } { { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522647988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kdm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kdm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kdm " "Found entity 1: lpm_divide_kdm" {  } { { "db/lpm_divide_kdm.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/lpm_divide_kdm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522648051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522648051 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a3 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a4 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a5 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a6 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a7 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a8 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a9 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a10 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a11 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a12 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a13 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a14 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a15 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a16 " "Synthesized away node \"core:core15\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_n901:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_n901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_n901.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a3 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a4 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a5 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a6 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a7 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a8 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a9 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a10 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a11 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a12 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a13 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a14 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a15 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a16 " "Synthesized away node \"core:core14\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_m901:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_m901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_m901.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 332 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a3 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a4 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a5 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a6 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a7 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a8 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a9 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a10 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a11 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a12 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a13 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a14 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a15 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a16 " "Synthesized away node \"core:core13\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_l901:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_l901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_l901.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a3 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a4 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a5 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a6 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a7 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a8 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a9 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a10 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a11 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a12 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a13 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a14 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a15 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a16 " "Synthesized away node \"core:core12\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_k901:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_k901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_k901.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a3 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a4 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a5 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a6 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a7 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a8 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a9 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a10 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a11 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a12 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a13 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a14 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a15 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a16 " "Synthesized away node \"core:core11\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_j901:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_j901.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a3 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a4 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a5 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a6 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a7 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a8 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a9 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a10 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a11 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a12 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a13 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a14 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a15 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a16 " "Synthesized away node \"core:core10\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_i901:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_i901.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_i901.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 275 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a3 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a4 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a5 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a6 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a7 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a8 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a9 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a10 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a11 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a12 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a13 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a14 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a15 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a16 " "Synthesized away node \"core:core9\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_a801:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_a801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_a801.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a3 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a4 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a5 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a6 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a7 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a8 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a9 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a10 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a11 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a12 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a13 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a14 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a15 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a16 " "Synthesized away node \"core:core8\|Control_Unit:CU1\|altsyncram:Selector0_rtl_0\|altsyncram_9801:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_9801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_9801.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a0 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a1 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a2 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a3 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a4 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a5 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a6 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a7 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a8 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a9 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a12 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a13 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a14 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a15 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a16 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a17 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a18 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a19 " "Synthesized away node \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648240 "|Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ram_block1a19"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1625522648240 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1625522648240 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "7 " "Converted 7 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 4 " "Used 4 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 7 4 " "Used 7 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 4 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1625522648528 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "7 " "Converted the following 7 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block output node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1 " "DSP block multiplier node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""}  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block output node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1 " "DSP block multiplier node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""}  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block output node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1 " "DSP block multiplier node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""}  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block output node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1 " "DSP block multiplier node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""}  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block output node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1 " "DSP block multiplier node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""}  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block output node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1 " "DSP block multiplier node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""}  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2 " "DSP block output node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_out2\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1 " "DSP block multiplier node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|mac_mult1\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""}  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648528 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1625522648528 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1625522648528 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1625522648528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522648659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 8 " "Parameter \"datab_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 16 " "Parameter \"output_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648659 ""}  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522648659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_vvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_vvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_vvg1 " "Found entity 1: mac_mult_vvg1" {  } { { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522648698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522648698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nrl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_nrl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nrl " "Found entity 1: mult_nrl" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522648754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522648754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522648802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 16 " "Parameter \"output_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625522648802 ""}  } { { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625522648802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_ov82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_ov82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_ov82 " "Found entity 1: mac_out_ov82" {  } { { "db/mac_out_ov82.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_out_ov82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625522648842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522648842 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le7a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 46 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[4\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[3\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[2\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le8a\[1\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 47 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649008 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le8a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1625522649008 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1625522649008 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\] " "Synthesized away node \"core:core6\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\] " "Synthesized away node \"core:core5\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\] " "Synthesized away node \"core:core4\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\] " "Synthesized away node \"core:core3\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\] " "Synthesized away node \"core:core2\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\] " "Synthesized away node \"core:core1\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le4a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 43 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[9\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[8\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le5a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 44 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[7\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[6\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\] " "Synthesized away node \"core:core0\|ALU:ALUAC\|lpm_mult:Mult0\|mult_4et:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_vvg1:auto_generated\|mult_nrl:mult1\|le6a\[5\]\"" {  } { { "db/mult_nrl.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_nrl.tdf" 45 6 0 } } { "db/mac_mult_vvg1.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mac_mult_vvg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_4et.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/mult_4et.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/ALU.v" 27 -1 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 215 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522649035 "|Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1|le6a[5]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1625522649035 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1625522649035 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1625522649384 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "434 " "Ignored 434 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "56 " "Ignored 56 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1625522649481 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "378 " "Ignored 378 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1625522649481 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1625522649481 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625522652608 "|Modified16|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625522652608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522652806 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "882 " "882 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625522658222 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"core:core7\|Control_Unit:CU1\|altsyncram:WideOr11_rtl_0\|altsyncram_2801:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_2801.tdf" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/altsyncram_2801.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/core.v" 50 0 0 } } { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 232 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522658239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/output_files/FPGAdesign.map.smsg " "Generated suppressed messages file C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/output_files/FPGAdesign.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522658687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625522659685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625522659685 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Modified16.v" "" { Text "C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625522660070 "|Modified16|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625522660070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5712 " "Implemented 5712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625522660070 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625522660070 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5422 " "Implemented 5422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625522660070 ""} { "Info" "ICUT_CUT_TM_RAMS" "182 " "Implemented 182 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1625522660070 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1625522660070 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625522660070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1258 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625522660184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 06 03:34:20 2021 " "Processing ended: Tue Jul 06 03:34:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625522660184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625522660184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625522660184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625522660184 ""}
