
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000373c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08003848  08003848  00013848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003918  08003918  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003918  08003918  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003918  08003918  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003918  08003918  00013918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800391c  0800391c  0001391c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003920  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000070  08003990  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000150  08003990  00020150  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be50  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f61  00000000  00000000  0002bee9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b0  00000000  00000000  0002de50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e8  00000000  00000000  0002e700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183fa  00000000  00000000  0002eee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa96  00000000  00000000  000472e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086857  00000000  00000000  00051d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d85cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000294c  00000000  00000000  000d8624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003830 	.word	0x08003830

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003830 	.word	0x08003830

0800014c <command_parser_fsm>:

uint8_t command_flag = 0;
uint32_t command_data = 0;

enum CommandState STATE = IDLE;
void command_parser_fsm(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch(STATE){
 8000150:	4b34      	ldr	r3, [pc, #208]	; (8000224 <command_parser_fsm+0xd8>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	2b00      	cmp	r3, #0
 8000156:	d002      	beq.n	800015e <command_parser_fsm+0x12>
 8000158:	2b01      	cmp	r3, #1
 800015a:	d008      	beq.n	800016e <command_parser_fsm+0x22>
 800015c:	e059      	b.n	8000212 <command_parser_fsm+0xc6>
		case IDLE:
			if(buffer_flag == 1){
 800015e:	4b32      	ldr	r3, [pc, #200]	; (8000228 <command_parser_fsm+0xdc>)
 8000160:	781b      	ldrb	r3, [r3, #0]
 8000162:	2b01      	cmp	r3, #1
 8000164:	d159      	bne.n	800021a <command_parser_fsm+0xce>
				STATE = RECEIVING;
 8000166:	4b2f      	ldr	r3, [pc, #188]	; (8000224 <command_parser_fsm+0xd8>)
 8000168:	2201      	movs	r2, #1
 800016a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800016c:	e055      	b.n	800021a <command_parser_fsm+0xce>
		case RECEIVING:
			if(buffer[index_buffer -1] == '#'){
 800016e:	4b2f      	ldr	r3, [pc, #188]	; (800022c <command_parser_fsm+0xe0>)
 8000170:	781b      	ldrb	r3, [r3, #0]
 8000172:	3b01      	subs	r3, #1
 8000174:	4a2e      	ldr	r2, [pc, #184]	; (8000230 <command_parser_fsm+0xe4>)
 8000176:	5cd3      	ldrb	r3, [r2, r3]
 8000178:	2b23      	cmp	r3, #35	; 0x23
 800017a:	d150      	bne.n	800021e <command_parser_fsm+0xd2>
				if(buffer[index_buffer -2] == 'T' &&buffer[index_buffer -3] == 'S' && buffer[index_buffer -4] == 'R' && buffer[index_buffer -2] == '!' ){
 800017c:	4b2b      	ldr	r3, [pc, #172]	; (800022c <command_parser_fsm+0xe0>)
 800017e:	781b      	ldrb	r3, [r3, #0]
 8000180:	3b02      	subs	r3, #2
 8000182:	4a2b      	ldr	r2, [pc, #172]	; (8000230 <command_parser_fsm+0xe4>)
 8000184:	5cd3      	ldrb	r3, [r2, r3]
 8000186:	2b54      	cmp	r3, #84	; 0x54
 8000188:	d121      	bne.n	80001ce <command_parser_fsm+0x82>
 800018a:	4b28      	ldr	r3, [pc, #160]	; (800022c <command_parser_fsm+0xe0>)
 800018c:	781b      	ldrb	r3, [r3, #0]
 800018e:	3b03      	subs	r3, #3
 8000190:	4a27      	ldr	r2, [pc, #156]	; (8000230 <command_parser_fsm+0xe4>)
 8000192:	5cd3      	ldrb	r3, [r2, r3]
 8000194:	2b53      	cmp	r3, #83	; 0x53
 8000196:	d11a      	bne.n	80001ce <command_parser_fsm+0x82>
 8000198:	4b24      	ldr	r3, [pc, #144]	; (800022c <command_parser_fsm+0xe0>)
 800019a:	781b      	ldrb	r3, [r3, #0]
 800019c:	3b04      	subs	r3, #4
 800019e:	4a24      	ldr	r2, [pc, #144]	; (8000230 <command_parser_fsm+0xe4>)
 80001a0:	5cd3      	ldrb	r3, [r2, r3]
 80001a2:	2b52      	cmp	r3, #82	; 0x52
 80001a4:	d113      	bne.n	80001ce <command_parser_fsm+0x82>
 80001a6:	4b21      	ldr	r3, [pc, #132]	; (800022c <command_parser_fsm+0xe0>)
 80001a8:	781b      	ldrb	r3, [r3, #0]
 80001aa:	3b02      	subs	r3, #2
 80001ac:	4a20      	ldr	r2, [pc, #128]	; (8000230 <command_parser_fsm+0xe4>)
 80001ae:	5cd3      	ldrb	r3, [r2, r3]
 80001b0:	2b21      	cmp	r3, #33	; 0x21
 80001b2:	d10c      	bne.n	80001ce <command_parser_fsm+0x82>
					command_flag = 1;
 80001b4:	4b1f      	ldr	r3, [pc, #124]	; (8000234 <command_parser_fsm+0xe8>)
 80001b6:	2201      	movs	r2, #1
 80001b8:	701a      	strb	r2, [r3, #0]
					command_data = HAL_ADC_GetValue(&hadc1);
 80001ba:	481f      	ldr	r0, [pc, #124]	; (8000238 <command_parser_fsm+0xec>)
 80001bc:	f000 fcc2 	bl	8000b44 <HAL_ADC_GetValue>
 80001c0:	4603      	mov	r3, r0
 80001c2:	4a1e      	ldr	r2, [pc, #120]	; (800023c <command_parser_fsm+0xf0>)
 80001c4:	6013      	str	r3, [r2, #0]
					STATE = IDLE;
 80001c6:	4b17      	ldr	r3, [pc, #92]	; (8000224 <command_parser_fsm+0xd8>)
 80001c8:	2200      	movs	r2, #0
 80001ca:	701a      	strb	r2, [r3, #0]
					command_flag = 2;
					command_data = HAL_ADC_GetValue(&hadc1);
					STATE = IDLE;
				}
			}
			break;
 80001cc:	e027      	b.n	800021e <command_parser_fsm+0xd2>
				}else if (buffer[index_buffer -2] == 'K' && buffer[index_buffer -3] == 'O' && buffer[index_buffer -4] == '!' ){
 80001ce:	4b17      	ldr	r3, [pc, #92]	; (800022c <command_parser_fsm+0xe0>)
 80001d0:	781b      	ldrb	r3, [r3, #0]
 80001d2:	3b02      	subs	r3, #2
 80001d4:	4a16      	ldr	r2, [pc, #88]	; (8000230 <command_parser_fsm+0xe4>)
 80001d6:	5cd3      	ldrb	r3, [r2, r3]
 80001d8:	2b4b      	cmp	r3, #75	; 0x4b
 80001da:	d120      	bne.n	800021e <command_parser_fsm+0xd2>
 80001dc:	4b13      	ldr	r3, [pc, #76]	; (800022c <command_parser_fsm+0xe0>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	3b03      	subs	r3, #3
 80001e2:	4a13      	ldr	r2, [pc, #76]	; (8000230 <command_parser_fsm+0xe4>)
 80001e4:	5cd3      	ldrb	r3, [r2, r3]
 80001e6:	2b4f      	cmp	r3, #79	; 0x4f
 80001e8:	d119      	bne.n	800021e <command_parser_fsm+0xd2>
 80001ea:	4b10      	ldr	r3, [pc, #64]	; (800022c <command_parser_fsm+0xe0>)
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	3b04      	subs	r3, #4
 80001f0:	4a0f      	ldr	r2, [pc, #60]	; (8000230 <command_parser_fsm+0xe4>)
 80001f2:	5cd3      	ldrb	r3, [r2, r3]
 80001f4:	2b21      	cmp	r3, #33	; 0x21
 80001f6:	d112      	bne.n	800021e <command_parser_fsm+0xd2>
					command_flag = 2;
 80001f8:	4b0e      	ldr	r3, [pc, #56]	; (8000234 <command_parser_fsm+0xe8>)
 80001fa:	2202      	movs	r2, #2
 80001fc:	701a      	strb	r2, [r3, #0]
					command_data = HAL_ADC_GetValue(&hadc1);
 80001fe:	480e      	ldr	r0, [pc, #56]	; (8000238 <command_parser_fsm+0xec>)
 8000200:	f000 fca0 	bl	8000b44 <HAL_ADC_GetValue>
 8000204:	4603      	mov	r3, r0
 8000206:	4a0d      	ldr	r2, [pc, #52]	; (800023c <command_parser_fsm+0xf0>)
 8000208:	6013      	str	r3, [r2, #0]
					STATE = IDLE;
 800020a:	4b06      	ldr	r3, [pc, #24]	; (8000224 <command_parser_fsm+0xd8>)
 800020c:	2200      	movs	r2, #0
 800020e:	701a      	strb	r2, [r3, #0]
			break;
 8000210:	e005      	b.n	800021e <command_parser_fsm+0xd2>
		default:
			STATE =IDLE;
 8000212:	4b04      	ldr	r3, [pc, #16]	; (8000224 <command_parser_fsm+0xd8>)
 8000214:	2200      	movs	r2, #0
 8000216:	701a      	strb	r2, [r3, #0]
			break;
 8000218:	e002      	b.n	8000220 <command_parser_fsm+0xd4>
			break;
 800021a:	bf00      	nop
 800021c:	e000      	b.n	8000220 <command_parser_fsm+0xd4>
			break;
 800021e:	bf00      	nop
	}
}
 8000220:	bf00      	nop
 8000222:	bd80      	pop	{r7, pc}
 8000224:	20000094 	.word	0x20000094
 8000228:	2000008e 	.word	0x2000008e
 800022c:	2000008d 	.word	0x2000008d
 8000230:	200000d4 	.word	0x200000d4
 8000234:	2000008f 	.word	0x2000008f
 8000238:	200000a4 	.word	0x200000a4
 800023c:	20000090 	.word	0x20000090

08000240 <uart_communication_fsm>:
	}
	return len;
}


void uart_communication_fsm(){
 8000240:	b580      	push	{r7, lr}
 8000242:	af00      	add	r7, sp, #0
	static uint8_t state = 0;
	switch(state){
 8000244:	4b16      	ldr	r3, [pc, #88]	; (80002a0 <uart_communication_fsm+0x60>)
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	2b02      	cmp	r3, #2
 800024a:	d01d      	beq.n	8000288 <uart_communication_fsm+0x48>
 800024c:	2b02      	cmp	r3, #2
 800024e:	dc22      	bgt.n	8000296 <uart_communication_fsm+0x56>
 8000250:	2b00      	cmp	r3, #0
 8000252:	d002      	beq.n	800025a <uart_communication_fsm+0x1a>
 8000254:	2b01      	cmp	r3, #1
 8000256:	d010      	beq.n	800027a <uart_communication_fsm+0x3a>
			//Process data
//			uint8_t response[20];
			printf("HelloWorld!");
			break;
		default:
			break;
 8000258:	e01d      	b.n	8000296 <uart_communication_fsm+0x56>
			if(command_flag == 1)	state = 1;
 800025a:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <uart_communication_fsm+0x64>)
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	2b01      	cmp	r3, #1
 8000260:	d103      	bne.n	800026a <uart_communication_fsm+0x2a>
 8000262:	4b0f      	ldr	r3, [pc, #60]	; (80002a0 <uart_communication_fsm+0x60>)
 8000264:	2201      	movs	r2, #1
 8000266:	701a      	strb	r2, [r3, #0]
			break;
 8000268:	e017      	b.n	800029a <uart_communication_fsm+0x5a>
			else if(command_flag == 2) state =2;
 800026a:	4b0e      	ldr	r3, [pc, #56]	; (80002a4 <uart_communication_fsm+0x64>)
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	2b02      	cmp	r3, #2
 8000270:	d113      	bne.n	800029a <uart_communication_fsm+0x5a>
 8000272:	4b0b      	ldr	r3, [pc, #44]	; (80002a0 <uart_communication_fsm+0x60>)
 8000274:	2202      	movs	r2, #2
 8000276:	701a      	strb	r2, [r3, #0]
			break;
 8000278:	e00f      	b.n	800029a <uart_communication_fsm+0x5a>
			command_flag =0;
 800027a:	4b0a      	ldr	r3, [pc, #40]	; (80002a4 <uart_communication_fsm+0x64>)
 800027c:	2200      	movs	r2, #0
 800027e:	701a      	strb	r2, [r3, #0]
			printf("HelloWorld!");
 8000280:	4809      	ldr	r0, [pc, #36]	; (80002a8 <uart_communication_fsm+0x68>)
 8000282:	f002 fb75 	bl	8002970 <iprintf>
			break;
 8000286:	e009      	b.n	800029c <uart_communication_fsm+0x5c>
			command_flag =0;
 8000288:	4b06      	ldr	r3, [pc, #24]	; (80002a4 <uart_communication_fsm+0x64>)
 800028a:	2200      	movs	r2, #0
 800028c:	701a      	strb	r2, [r3, #0]
			printf("HelloWorld!");
 800028e:	4806      	ldr	r0, [pc, #24]	; (80002a8 <uart_communication_fsm+0x68>)
 8000290:	f002 fb6e 	bl	8002970 <iprintf>
			break;
 8000294:	e002      	b.n	800029c <uart_communication_fsm+0x5c>
			break;
 8000296:	bf00      	nop
 8000298:	e000      	b.n	800029c <uart_communication_fsm+0x5c>
			break;
 800029a:	bf00      	nop
	}
}
 800029c:	bf00      	nop
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	20000095 	.word	0x20000095
 80002a4:	2000008f 	.word	0x2000008f
 80002a8:	08003848 	.word	0x08003848

080002ac <HAL_UART_RxCpltCallback>:
//#define MAX_BUFFER_SIZE  30
//uint8_t temp = 0;
//uint8_t buffer[MAX_BUFFER_SIZE];
//uint8_t index_buffer = 0;
//uint8_t buffer_flag = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b082      	sub	sp, #8
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a10      	ldr	r2, [pc, #64]	; (80002fc <HAL_UART_RxCpltCallback+0x50>)
 80002ba:	4293      	cmp	r3, r2
 80002bc:	d119      	bne.n	80002f2 <HAL_UART_RxCpltCallback+0x46>

		//HAL_UART_Transmit(&huart2, &temp, 1, 50);
		buffer[index_buffer++] = temp;
 80002be:	4b10      	ldr	r3, [pc, #64]	; (8000300 <HAL_UART_RxCpltCallback+0x54>)
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	1c5a      	adds	r2, r3, #1
 80002c4:	b2d1      	uxtb	r1, r2
 80002c6:	4a0e      	ldr	r2, [pc, #56]	; (8000300 <HAL_UART_RxCpltCallback+0x54>)
 80002c8:	7011      	strb	r1, [r2, #0]
 80002ca:	461a      	mov	r2, r3
 80002cc:	4b0d      	ldr	r3, [pc, #52]	; (8000304 <HAL_UART_RxCpltCallback+0x58>)
 80002ce:	7819      	ldrb	r1, [r3, #0]
 80002d0:	4b0d      	ldr	r3, [pc, #52]	; (8000308 <HAL_UART_RxCpltCallback+0x5c>)
 80002d2:	5499      	strb	r1, [r3, r2]
		if(index_buffer == 30) index_buffer = 0;
 80002d4:	4b0a      	ldr	r3, [pc, #40]	; (8000300 <HAL_UART_RxCpltCallback+0x54>)
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	2b1e      	cmp	r3, #30
 80002da:	d102      	bne.n	80002e2 <HAL_UART_RxCpltCallback+0x36>
 80002dc:	4b08      	ldr	r3, [pc, #32]	; (8000300 <HAL_UART_RxCpltCallback+0x54>)
 80002de:	2200      	movs	r2, #0
 80002e0:	701a      	strb	r2, [r3, #0]

		buffer_flag = 1;
 80002e2:	4b0a      	ldr	r3, [pc, #40]	; (800030c <HAL_UART_RxCpltCallback+0x60>)
 80002e4:	2201      	movs	r2, #1
 80002e6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &temp, 1);
 80002e8:	2201      	movs	r2, #1
 80002ea:	4906      	ldr	r1, [pc, #24]	; (8000304 <HAL_UART_RxCpltCallback+0x58>)
 80002ec:	4808      	ldr	r0, [pc, #32]	; (8000310 <HAL_UART_RxCpltCallback+0x64>)
 80002ee:	f001 fdd5 	bl	8001e9c <HAL_UART_Receive_IT>
	}
}
 80002f2:	bf00      	nop
 80002f4:	3708      	adds	r7, #8
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	bf00      	nop
 80002fc:	40004400 	.word	0x40004400
 8000300:	2000008d 	.word	0x2000008d
 8000304:	2000008c 	.word	0x2000008c
 8000308:	200000d4 	.word	0x200000d4
 800030c:	2000008e 	.word	0x2000008e
 8000310:	200000f4 	.word	0x200000f4

08000314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000318:	f000 fada 	bl	80008d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800031c:	f000 f81e 	bl	800035c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000320:	f000 f8d4 	bl	80004cc <MX_GPIO_Init>
  MX_ADC1_Init();
 8000324:	f000 f86a 	bl	80003fc <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000328:	f000 f8a6 	bl	8000478 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &temp, 1);
 800032c:	2201      	movs	r2, #1
 800032e:	4908      	ldr	r1, [pc, #32]	; (8000350 <main+0x3c>)
 8000330:	4808      	ldr	r0, [pc, #32]	; (8000354 <main+0x40>)
 8000332:	f001 fdb3 	bl	8001e9c <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(buffer_flag == 1){
 8000336:	4b08      	ldr	r3, [pc, #32]	; (8000358 <main+0x44>)
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	2b01      	cmp	r3, #1
 800033c:	d104      	bne.n	8000348 <main+0x34>
		  command_parser_fsm();
 800033e:	f7ff ff05 	bl	800014c <command_parser_fsm>
	      buffer_flag = 0;
 8000342:	4b05      	ldr	r3, [pc, #20]	; (8000358 <main+0x44>)
 8000344:	2200      	movs	r2, #0
 8000346:	701a      	strb	r2, [r3, #0]
	  }
	  uart_communication_fsm();
 8000348:	f7ff ff7a 	bl	8000240 <uart_communication_fsm>
	  if(buffer_flag == 1){
 800034c:	e7f3      	b.n	8000336 <main+0x22>
 800034e:	bf00      	nop
 8000350:	2000008c 	.word	0x2000008c
 8000354:	200000f4 	.word	0x200000f4
 8000358:	2000008e 	.word	0x2000008e

0800035c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b094      	sub	sp, #80	; 0x50
 8000360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000362:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000366:	2228      	movs	r2, #40	; 0x28
 8000368:	2100      	movs	r1, #0
 800036a:	4618      	mov	r0, r3
 800036c:	f002 faf8 	bl	8002960 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000370:	f107 0314 	add.w	r3, r7, #20
 8000374:	2200      	movs	r2, #0
 8000376:	601a      	str	r2, [r3, #0]
 8000378:	605a      	str	r2, [r3, #4]
 800037a:	609a      	str	r2, [r3, #8]
 800037c:	60da      	str	r2, [r3, #12]
 800037e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	2200      	movs	r2, #0
 8000384:	601a      	str	r2, [r3, #0]
 8000386:	605a      	str	r2, [r3, #4]
 8000388:	609a      	str	r2, [r3, #8]
 800038a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800038c:	2302      	movs	r3, #2
 800038e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000390:	2301      	movs	r3, #1
 8000392:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000394:	2310      	movs	r3, #16
 8000396:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000398:	2300      	movs	r3, #0
 800039a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003a0:	4618      	mov	r0, r3
 80003a2:	f001 f867 	bl	8001474 <HAL_RCC_OscConfig>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80003ac:	f000 f8cc 	bl	8000548 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b0:	230f      	movs	r3, #15
 80003b2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003b4:	2300      	movs	r3, #0
 80003b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b8:	2300      	movs	r3, #0
 80003ba:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003c4:	f107 0314 	add.w	r3, r7, #20
 80003c8:	2100      	movs	r1, #0
 80003ca:	4618      	mov	r0, r3
 80003cc:	f001 fad2 	bl	8001974 <HAL_RCC_ClockConfig>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d001      	beq.n	80003da <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80003d6:	f000 f8b7 	bl	8000548 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80003da:	2302      	movs	r3, #2
 80003dc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80003de:	2300      	movs	r3, #0
 80003e0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e2:	1d3b      	adds	r3, r7, #4
 80003e4:	4618      	mov	r0, r3
 80003e6:	f001 fc53 	bl	8001c90 <HAL_RCCEx_PeriphCLKConfig>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80003f0:	f000 f8aa 	bl	8000548 <Error_Handler>
  }
}
 80003f4:	bf00      	nop
 80003f6:	3750      	adds	r7, #80	; 0x50
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}

080003fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b084      	sub	sp, #16
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000402:	1d3b      	adds	r3, r7, #4
 8000404:	2200      	movs	r2, #0
 8000406:	601a      	str	r2, [r3, #0]
 8000408:	605a      	str	r2, [r3, #4]
 800040a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800040c:	4b18      	ldr	r3, [pc, #96]	; (8000470 <MX_ADC1_Init+0x74>)
 800040e:	4a19      	ldr	r2, [pc, #100]	; (8000474 <MX_ADC1_Init+0x78>)
 8000410:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000412:	4b17      	ldr	r3, [pc, #92]	; (8000470 <MX_ADC1_Init+0x74>)
 8000414:	2200      	movs	r2, #0
 8000416:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000418:	4b15      	ldr	r3, [pc, #84]	; (8000470 <MX_ADC1_Init+0x74>)
 800041a:	2201      	movs	r2, #1
 800041c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800041e:	4b14      	ldr	r3, [pc, #80]	; (8000470 <MX_ADC1_Init+0x74>)
 8000420:	2200      	movs	r2, #0
 8000422:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000424:	4b12      	ldr	r3, [pc, #72]	; (8000470 <MX_ADC1_Init+0x74>)
 8000426:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800042a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800042c:	4b10      	ldr	r3, [pc, #64]	; (8000470 <MX_ADC1_Init+0x74>)
 800042e:	2200      	movs	r2, #0
 8000430:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000432:	4b0f      	ldr	r3, [pc, #60]	; (8000470 <MX_ADC1_Init+0x74>)
 8000434:	2201      	movs	r2, #1
 8000436:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000438:	480d      	ldr	r0, [pc, #52]	; (8000470 <MX_ADC1_Init+0x74>)
 800043a:	f000 faab 	bl	8000994 <HAL_ADC_Init>
 800043e:	4603      	mov	r3, r0
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000444:	f000 f880 	bl	8000548 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000448:	2300      	movs	r3, #0
 800044a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800044c:	2301      	movs	r3, #1
 800044e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000450:	2300      	movs	r3, #0
 8000452:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	4619      	mov	r1, r3
 8000458:	4805      	ldr	r0, [pc, #20]	; (8000470 <MX_ADC1_Init+0x74>)
 800045a:	f000 fb7f 	bl	8000b5c <HAL_ADC_ConfigChannel>
 800045e:	4603      	mov	r3, r0
 8000460:	2b00      	cmp	r3, #0
 8000462:	d001      	beq.n	8000468 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000464:	f000 f870 	bl	8000548 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000468:	bf00      	nop
 800046a:	3710      	adds	r7, #16
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	200000a4 	.word	0x200000a4
 8000474:	40012400 	.word	0x40012400

08000478 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800047c:	4b11      	ldr	r3, [pc, #68]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 800047e:	4a12      	ldr	r2, [pc, #72]	; (80004c8 <MX_USART2_UART_Init+0x50>)
 8000480:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000482:	4b10      	ldr	r3, [pc, #64]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 8000484:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000488:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800048a:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 800048c:	2200      	movs	r2, #0
 800048e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000490:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 8000492:	2200      	movs	r2, #0
 8000494:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000496:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 8000498:	2200      	movs	r2, #0
 800049a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800049c:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 800049e:	220c      	movs	r2, #12
 80004a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004a2:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004a8:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004ae:	4805      	ldr	r0, [pc, #20]	; (80004c4 <MX_USART2_UART_Init+0x4c>)
 80004b0:	f001 fca4 	bl	8001dfc <HAL_UART_Init>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80004ba:	f000 f845 	bl	8000548 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004be:	bf00      	nop
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	200000f4 	.word	0x200000f4
 80004c8:	40004400 	.word	0x40004400

080004cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b086      	sub	sp, #24
 80004d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d2:	f107 0308 	add.w	r3, r7, #8
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
 80004da:	605a      	str	r2, [r3, #4]
 80004dc:	609a      	str	r2, [r3, #8]
 80004de:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e0:	4b17      	ldr	r3, [pc, #92]	; (8000540 <MX_GPIO_Init+0x74>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	4a16      	ldr	r2, [pc, #88]	; (8000540 <MX_GPIO_Init+0x74>)
 80004e6:	f043 0304 	orr.w	r3, r3, #4
 80004ea:	6193      	str	r3, [r2, #24]
 80004ec:	4b14      	ldr	r3, [pc, #80]	; (8000540 <MX_GPIO_Init+0x74>)
 80004ee:	699b      	ldr	r3, [r3, #24]
 80004f0:	f003 0304 	and.w	r3, r3, #4
 80004f4:	607b      	str	r3, [r7, #4]
 80004f6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80004f8:	2200      	movs	r2, #0
 80004fa:	2120      	movs	r1, #32
 80004fc:	4811      	ldr	r0, [pc, #68]	; (8000544 <MX_GPIO_Init+0x78>)
 80004fe:	f000 ffa1 	bl	8001444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000502:	2320      	movs	r3, #32
 8000504:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000506:	2301      	movs	r3, #1
 8000508:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050a:	2300      	movs	r3, #0
 800050c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800050e:	2302      	movs	r3, #2
 8000510:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000512:	f107 0308 	add.w	r3, r7, #8
 8000516:	4619      	mov	r1, r3
 8000518:	480a      	ldr	r0, [pc, #40]	; (8000544 <MX_GPIO_Init+0x78>)
 800051a:	f000 fe19 	bl	8001150 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800051e:	2340      	movs	r3, #64	; 0x40
 8000520:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000522:	2302      	movs	r3, #2
 8000524:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000526:	2302      	movs	r3, #2
 8000528:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800052a:	f107 0308 	add.w	r3, r7, #8
 800052e:	4619      	mov	r1, r3
 8000530:	4804      	ldr	r0, [pc, #16]	; (8000544 <MX_GPIO_Init+0x78>)
 8000532:	f000 fe0d 	bl	8001150 <HAL_GPIO_Init>

}
 8000536:	bf00      	nop
 8000538:	3718      	adds	r7, #24
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	40021000 	.word	0x40021000
 8000544:	40010800 	.word	0x40010800

08000548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800054c:	b672      	cpsid	i
}
 800054e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000550:	e7fe      	b.n	8000550 <Error_Handler+0x8>
	...

08000554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800055a:	4b15      	ldr	r3, [pc, #84]	; (80005b0 <HAL_MspInit+0x5c>)
 800055c:	699b      	ldr	r3, [r3, #24]
 800055e:	4a14      	ldr	r2, [pc, #80]	; (80005b0 <HAL_MspInit+0x5c>)
 8000560:	f043 0301 	orr.w	r3, r3, #1
 8000564:	6193      	str	r3, [r2, #24]
 8000566:	4b12      	ldr	r3, [pc, #72]	; (80005b0 <HAL_MspInit+0x5c>)
 8000568:	699b      	ldr	r3, [r3, #24]
 800056a:	f003 0301 	and.w	r3, r3, #1
 800056e:	60bb      	str	r3, [r7, #8]
 8000570:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000572:	4b0f      	ldr	r3, [pc, #60]	; (80005b0 <HAL_MspInit+0x5c>)
 8000574:	69db      	ldr	r3, [r3, #28]
 8000576:	4a0e      	ldr	r2, [pc, #56]	; (80005b0 <HAL_MspInit+0x5c>)
 8000578:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800057c:	61d3      	str	r3, [r2, #28]
 800057e:	4b0c      	ldr	r3, [pc, #48]	; (80005b0 <HAL_MspInit+0x5c>)
 8000580:	69db      	ldr	r3, [r3, #28]
 8000582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000586:	607b      	str	r3, [r7, #4]
 8000588:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800058a:	4b0a      	ldr	r3, [pc, #40]	; (80005b4 <HAL_MspInit+0x60>)
 800058c:	685b      	ldr	r3, [r3, #4]
 800058e:	60fb      	str	r3, [r7, #12]
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000596:	60fb      	str	r3, [r7, #12]
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	4a04      	ldr	r2, [pc, #16]	; (80005b4 <HAL_MspInit+0x60>)
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005a6:	bf00      	nop
 80005a8:	3714      	adds	r7, #20
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr
 80005b0:	40021000 	.word	0x40021000
 80005b4:	40010000 	.word	0x40010000

080005b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b088      	sub	sp, #32
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c0:	f107 0310 	add.w	r3, r7, #16
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a14      	ldr	r2, [pc, #80]	; (8000624 <HAL_ADC_MspInit+0x6c>)
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d121      	bne.n	800061c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005d8:	4b13      	ldr	r3, [pc, #76]	; (8000628 <HAL_ADC_MspInit+0x70>)
 80005da:	699b      	ldr	r3, [r3, #24]
 80005dc:	4a12      	ldr	r2, [pc, #72]	; (8000628 <HAL_ADC_MspInit+0x70>)
 80005de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005e2:	6193      	str	r3, [r2, #24]
 80005e4:	4b10      	ldr	r3, [pc, #64]	; (8000628 <HAL_ADC_MspInit+0x70>)
 80005e6:	699b      	ldr	r3, [r3, #24]
 80005e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f0:	4b0d      	ldr	r3, [pc, #52]	; (8000628 <HAL_ADC_MspInit+0x70>)
 80005f2:	699b      	ldr	r3, [r3, #24]
 80005f4:	4a0c      	ldr	r2, [pc, #48]	; (8000628 <HAL_ADC_MspInit+0x70>)
 80005f6:	f043 0304 	orr.w	r3, r3, #4
 80005fa:	6193      	str	r3, [r2, #24]
 80005fc:	4b0a      	ldr	r3, [pc, #40]	; (8000628 <HAL_ADC_MspInit+0x70>)
 80005fe:	699b      	ldr	r3, [r3, #24]
 8000600:	f003 0304 	and.w	r3, r3, #4
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000608:	2301      	movs	r3, #1
 800060a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800060c:	2303      	movs	r3, #3
 800060e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	4619      	mov	r1, r3
 8000616:	4805      	ldr	r0, [pc, #20]	; (800062c <HAL_ADC_MspInit+0x74>)
 8000618:	f000 fd9a 	bl	8001150 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800061c:	bf00      	nop
 800061e:	3720      	adds	r7, #32
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	40012400 	.word	0x40012400
 8000628:	40021000 	.word	0x40021000
 800062c:	40010800 	.word	0x40010800

08000630 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b088      	sub	sp, #32
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000638:	f107 0310 	add.w	r3, r7, #16
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	605a      	str	r2, [r3, #4]
 8000642:	609a      	str	r2, [r3, #8]
 8000644:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a1f      	ldr	r2, [pc, #124]	; (80006c8 <HAL_UART_MspInit+0x98>)
 800064c:	4293      	cmp	r3, r2
 800064e:	d137      	bne.n	80006c0 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000650:	4b1e      	ldr	r3, [pc, #120]	; (80006cc <HAL_UART_MspInit+0x9c>)
 8000652:	69db      	ldr	r3, [r3, #28]
 8000654:	4a1d      	ldr	r2, [pc, #116]	; (80006cc <HAL_UART_MspInit+0x9c>)
 8000656:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800065a:	61d3      	str	r3, [r2, #28]
 800065c:	4b1b      	ldr	r3, [pc, #108]	; (80006cc <HAL_UART_MspInit+0x9c>)
 800065e:	69db      	ldr	r3, [r3, #28]
 8000660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000668:	4b18      	ldr	r3, [pc, #96]	; (80006cc <HAL_UART_MspInit+0x9c>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	4a17      	ldr	r2, [pc, #92]	; (80006cc <HAL_UART_MspInit+0x9c>)
 800066e:	f043 0304 	orr.w	r3, r3, #4
 8000672:	6193      	str	r3, [r2, #24]
 8000674:	4b15      	ldr	r3, [pc, #84]	; (80006cc <HAL_UART_MspInit+0x9c>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	f003 0304 	and.w	r3, r3, #4
 800067c:	60bb      	str	r3, [r7, #8]
 800067e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000680:	2304      	movs	r3, #4
 8000682:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000684:	2302      	movs	r3, #2
 8000686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000688:	2303      	movs	r3, #3
 800068a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068c:	f107 0310 	add.w	r3, r7, #16
 8000690:	4619      	mov	r1, r3
 8000692:	480f      	ldr	r0, [pc, #60]	; (80006d0 <HAL_UART_MspInit+0xa0>)
 8000694:	f000 fd5c 	bl	8001150 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000698:	2308      	movs	r3, #8
 800069a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a4:	f107 0310 	add.w	r3, r7, #16
 80006a8:	4619      	mov	r1, r3
 80006aa:	4809      	ldr	r0, [pc, #36]	; (80006d0 <HAL_UART_MspInit+0xa0>)
 80006ac:	f000 fd50 	bl	8001150 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80006b0:	2200      	movs	r2, #0
 80006b2:	2100      	movs	r1, #0
 80006b4:	2026      	movs	r0, #38	; 0x26
 80006b6:	f000 fc62 	bl	8000f7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80006ba:	2026      	movs	r0, #38	; 0x26
 80006bc:	f000 fc7b 	bl	8000fb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006c0:	bf00      	nop
 80006c2:	3720      	adds	r7, #32
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	40004400 	.word	0x40004400
 80006cc:	40021000 	.word	0x40021000
 80006d0:	40010800 	.word	0x40010800

080006d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <NMI_Handler+0x4>

080006da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006da:	b480      	push	{r7}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006de:	e7fe      	b.n	80006de <HardFault_Handler+0x4>

080006e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e4:	e7fe      	b.n	80006e4 <MemManage_Handler+0x4>

080006e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006e6:	b480      	push	{r7}
 80006e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <BusFault_Handler+0x4>

080006ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <UsageFault_Handler+0x4>

080006f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006f6:	bf00      	nop
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bc80      	pop	{r7}
 80006fc:	4770      	bx	lr

080006fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006fe:	b480      	push	{r7}
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000702:	bf00      	nop
 8000704:	46bd      	mov	sp, r7
 8000706:	bc80      	pop	{r7}
 8000708:	4770      	bx	lr

0800070a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800070a:	b480      	push	{r7}
 800070c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800070e:	bf00      	nop
 8000710:	46bd      	mov	sp, r7
 8000712:	bc80      	pop	{r7}
 8000714:	4770      	bx	lr

08000716 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800071a:	f000 f91f 	bl	800095c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800071e:	bf00      	nop
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000728:	4802      	ldr	r0, [pc, #8]	; (8000734 <USART2_IRQHandler+0x10>)
 800072a:	f001 fbdd 	bl	8001ee8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	200000f4 	.word	0x200000f4

08000738 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b086      	sub	sp, #24
 800073c:	af00      	add	r7, sp, #0
 800073e:	60f8      	str	r0, [r7, #12]
 8000740:	60b9      	str	r1, [r7, #8]
 8000742:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]
 8000748:	e00a      	b.n	8000760 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800074a:	f3af 8000 	nop.w
 800074e:	4601      	mov	r1, r0
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	60ba      	str	r2, [r7, #8]
 8000756:	b2ca      	uxtb	r2, r1
 8000758:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	3301      	adds	r3, #1
 800075e:	617b      	str	r3, [r7, #20]
 8000760:	697a      	ldr	r2, [r7, #20]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	429a      	cmp	r2, r3
 8000766:	dbf0      	blt.n	800074a <_read+0x12>
	}

return len;
 8000768:	687b      	ldr	r3, [r7, #4]
}
 800076a:	4618      	mov	r0, r3
 800076c:	3718      	adds	r7, #24
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}

08000772 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000772:	b580      	push	{r7, lr}
 8000774:	b086      	sub	sp, #24
 8000776:	af00      	add	r7, sp, #0
 8000778:	60f8      	str	r0, [r7, #12]
 800077a:	60b9      	str	r1, [r7, #8]
 800077c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800077e:	2300      	movs	r3, #0
 8000780:	617b      	str	r3, [r7, #20]
 8000782:	e009      	b.n	8000798 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	1c5a      	adds	r2, r3, #1
 8000788:	60ba      	str	r2, [r7, #8]
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	4618      	mov	r0, r3
 800078e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	3301      	adds	r3, #1
 8000796:	617b      	str	r3, [r7, #20]
 8000798:	697a      	ldr	r2, [r7, #20]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	429a      	cmp	r2, r3
 800079e:	dbf1      	blt.n	8000784 <_write+0x12>
	}
	return len;
 80007a0:	687b      	ldr	r3, [r7, #4]
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3718      	adds	r7, #24
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <_close>:

int _close(int file)
{
 80007aa:	b480      	push	{r7}
 80007ac:	b083      	sub	sp, #12
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	6078      	str	r0, [r7, #4]
	return -1;
 80007b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	370c      	adds	r7, #12
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr

080007c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007d0:	605a      	str	r2, [r3, #4]
	return 0;
 80007d2:	2300      	movs	r3, #0
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	bc80      	pop	{r7}
 80007dc:	4770      	bx	lr

080007de <_isatty>:

int _isatty(int file)
{
 80007de:	b480      	push	{r7}
 80007e0:	b083      	sub	sp, #12
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	6078      	str	r0, [r7, #4]
	return 1;
 80007e6:	2301      	movs	r3, #1
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bc80      	pop	{r7}
 80007f0:	4770      	bx	lr

080007f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80007f2:	b480      	push	{r7}
 80007f4:	b085      	sub	sp, #20
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
	return 0;
 80007fe:	2300      	movs	r3, #0
}
 8000800:	4618      	mov	r0, r3
 8000802:	3714      	adds	r7, #20
 8000804:	46bd      	mov	sp, r7
 8000806:	bc80      	pop	{r7}
 8000808:	4770      	bx	lr
	...

0800080c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000814:	4a14      	ldr	r2, [pc, #80]	; (8000868 <_sbrk+0x5c>)
 8000816:	4b15      	ldr	r3, [pc, #84]	; (800086c <_sbrk+0x60>)
 8000818:	1ad3      	subs	r3, r2, r3
 800081a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000820:	4b13      	ldr	r3, [pc, #76]	; (8000870 <_sbrk+0x64>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d102      	bne.n	800082e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000828:	4b11      	ldr	r3, [pc, #68]	; (8000870 <_sbrk+0x64>)
 800082a:	4a12      	ldr	r2, [pc, #72]	; (8000874 <_sbrk+0x68>)
 800082c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800082e:	4b10      	ldr	r3, [pc, #64]	; (8000870 <_sbrk+0x64>)
 8000830:	681a      	ldr	r2, [r3, #0]
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	4413      	add	r3, r2
 8000836:	693a      	ldr	r2, [r7, #16]
 8000838:	429a      	cmp	r2, r3
 800083a:	d207      	bcs.n	800084c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800083c:	f002 f866 	bl	800290c <__errno>
 8000840:	4603      	mov	r3, r0
 8000842:	220c      	movs	r2, #12
 8000844:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000846:	f04f 33ff 	mov.w	r3, #4294967295
 800084a:	e009      	b.n	8000860 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800084c:	4b08      	ldr	r3, [pc, #32]	; (8000870 <_sbrk+0x64>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000852:	4b07      	ldr	r3, [pc, #28]	; (8000870 <_sbrk+0x64>)
 8000854:	681a      	ldr	r2, [r3, #0]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4413      	add	r3, r2
 800085a:	4a05      	ldr	r2, [pc, #20]	; (8000870 <_sbrk+0x64>)
 800085c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800085e:	68fb      	ldr	r3, [r7, #12]
}
 8000860:	4618      	mov	r0, r3
 8000862:	3718      	adds	r7, #24
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	20002800 	.word	0x20002800
 800086c:	00000400 	.word	0x00000400
 8000870:	20000098 	.word	0x20000098
 8000874:	20000150 	.word	0x20000150

08000878 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	bc80      	pop	{r7}
 8000882:	4770      	bx	lr

08000884 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000884:	f7ff fff8 	bl	8000878 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000888:	480b      	ldr	r0, [pc, #44]	; (80008b8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800088a:	490c      	ldr	r1, [pc, #48]	; (80008bc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800088c:	4a0c      	ldr	r2, [pc, #48]	; (80008c0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800088e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000890:	e002      	b.n	8000898 <LoopCopyDataInit>

08000892 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000892:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000894:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000896:	3304      	adds	r3, #4

08000898 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000898:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800089a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800089c:	d3f9      	bcc.n	8000892 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800089e:	4a09      	ldr	r2, [pc, #36]	; (80008c4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008a0:	4c09      	ldr	r4, [pc, #36]	; (80008c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008a4:	e001      	b.n	80008aa <LoopFillZerobss>

080008a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008a8:	3204      	adds	r2, #4

080008aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008ac:	d3fb      	bcc.n	80008a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008ae:	f002 f833 	bl	8002918 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008b2:	f7ff fd2f 	bl	8000314 <main>
  bx lr
 80008b6:	4770      	bx	lr
  ldr r0, =_sdata
 80008b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008bc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80008c0:	08003920 	.word	0x08003920
  ldr r2, =_sbss
 80008c4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80008c8:	20000150 	.word	0x20000150

080008cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008cc:	e7fe      	b.n	80008cc <ADC1_2_IRQHandler>
	...

080008d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008d4:	4b08      	ldr	r3, [pc, #32]	; (80008f8 <HAL_Init+0x28>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a07      	ldr	r2, [pc, #28]	; (80008f8 <HAL_Init+0x28>)
 80008da:	f043 0310 	orr.w	r3, r3, #16
 80008de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008e0:	2003      	movs	r0, #3
 80008e2:	f000 fb41 	bl	8000f68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008e6:	200f      	movs	r0, #15
 80008e8:	f000 f808 	bl	80008fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008ec:	f7ff fe32 	bl	8000554 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40022000 	.word	0x40022000

080008fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000904:	4b12      	ldr	r3, [pc, #72]	; (8000950 <HAL_InitTick+0x54>)
 8000906:	681a      	ldr	r2, [r3, #0]
 8000908:	4b12      	ldr	r3, [pc, #72]	; (8000954 <HAL_InitTick+0x58>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	4619      	mov	r1, r3
 800090e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000912:	fbb3 f3f1 	udiv	r3, r3, r1
 8000916:	fbb2 f3f3 	udiv	r3, r2, r3
 800091a:	4618      	mov	r0, r3
 800091c:	f000 fb59 	bl	8000fd2 <HAL_SYSTICK_Config>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000926:	2301      	movs	r3, #1
 8000928:	e00e      	b.n	8000948 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	2b0f      	cmp	r3, #15
 800092e:	d80a      	bhi.n	8000946 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000930:	2200      	movs	r2, #0
 8000932:	6879      	ldr	r1, [r7, #4]
 8000934:	f04f 30ff 	mov.w	r0, #4294967295
 8000938:	f000 fb21 	bl	8000f7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800093c:	4a06      	ldr	r2, [pc, #24]	; (8000958 <HAL_InitTick+0x5c>)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000942:	2300      	movs	r3, #0
 8000944:	e000      	b.n	8000948 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000946:	2301      	movs	r3, #1
}
 8000948:	4618      	mov	r0, r3
 800094a:	3708      	adds	r7, #8
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000000 	.word	0x20000000
 8000954:	20000008 	.word	0x20000008
 8000958:	20000004 	.word	0x20000004

0800095c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000960:	4b05      	ldr	r3, [pc, #20]	; (8000978 <HAL_IncTick+0x1c>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	461a      	mov	r2, r3
 8000966:	4b05      	ldr	r3, [pc, #20]	; (800097c <HAL_IncTick+0x20>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4413      	add	r3, r2
 800096c:	4a03      	ldr	r2, [pc, #12]	; (800097c <HAL_IncTick+0x20>)
 800096e:	6013      	str	r3, [r2, #0]
}
 8000970:	bf00      	nop
 8000972:	46bd      	mov	sp, r7
 8000974:	bc80      	pop	{r7}
 8000976:	4770      	bx	lr
 8000978:	20000008 	.word	0x20000008
 800097c:	2000013c 	.word	0x2000013c

08000980 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  return uwTick;
 8000984:	4b02      	ldr	r3, [pc, #8]	; (8000990 <HAL_GetTick+0x10>)
 8000986:	681b      	ldr	r3, [r3, #0]
}
 8000988:	4618      	mov	r0, r3
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr
 8000990:	2000013c 	.word	0x2000013c

08000994 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800099c:	2300      	movs	r3, #0
 800099e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80009a0:	2300      	movs	r3, #0
 80009a2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80009a4:	2300      	movs	r3, #0
 80009a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80009a8:	2300      	movs	r3, #0
 80009aa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d101      	bne.n	80009b6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80009b2:	2301      	movs	r3, #1
 80009b4:	e0be      	b.n	8000b34 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d109      	bne.n	80009d8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2200      	movs	r2, #0
 80009c8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80009d2:	6878      	ldr	r0, [r7, #4]
 80009d4:	f7ff fdf0 	bl	80005b8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80009d8:	6878      	ldr	r0, [r7, #4]
 80009da:	f000 f9b7 	bl	8000d4c <ADC_ConversionStop_Disable>
 80009de:	4603      	mov	r3, r0
 80009e0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009e6:	f003 0310 	and.w	r3, r3, #16
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	f040 8099 	bne.w	8000b22 <HAL_ADC_Init+0x18e>
 80009f0:	7dfb      	ldrb	r3, [r7, #23]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	f040 8095 	bne.w	8000b22 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009fc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000a00:	f023 0302 	bic.w	r3, r3, #2
 8000a04:	f043 0202 	orr.w	r2, r3, #2
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a14:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	7b1b      	ldrb	r3, [r3, #12]
 8000a1a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a1c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a2c:	d003      	beq.n	8000a36 <HAL_ADC_Init+0xa2>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d102      	bne.n	8000a3c <HAL_ADC_Init+0xa8>
 8000a36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a3a:	e000      	b.n	8000a3e <HAL_ADC_Init+0xaa>
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	4313      	orrs	r3, r2
 8000a42:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	7d1b      	ldrb	r3, [r3, #20]
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d119      	bne.n	8000a80 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	7b1b      	ldrb	r3, [r3, #12]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d109      	bne.n	8000a68 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	699b      	ldr	r3, [r3, #24]
 8000a58:	3b01      	subs	r3, #1
 8000a5a:	035a      	lsls	r2, r3, #13
 8000a5c:	693b      	ldr	r3, [r7, #16]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000a64:	613b      	str	r3, [r7, #16]
 8000a66:	e00b      	b.n	8000a80 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a6c:	f043 0220 	orr.w	r2, r3, #32
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a78:	f043 0201 	orr.w	r2, r3, #1
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	430a      	orrs	r2, r1
 8000a92:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	689a      	ldr	r2, [r3, #8]
 8000a9a:	4b28      	ldr	r3, [pc, #160]	; (8000b3c <HAL_ADC_Init+0x1a8>)
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	6812      	ldr	r2, [r2, #0]
 8000aa2:	68b9      	ldr	r1, [r7, #8]
 8000aa4:	430b      	orrs	r3, r1
 8000aa6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	689b      	ldr	r3, [r3, #8]
 8000aac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ab0:	d003      	beq.n	8000aba <HAL_ADC_Init+0x126>
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	689b      	ldr	r3, [r3, #8]
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	d104      	bne.n	8000ac4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	691b      	ldr	r3, [r3, #16]
 8000abe:	3b01      	subs	r3, #1
 8000ac0:	051b      	lsls	r3, r3, #20
 8000ac2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aca:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	68fa      	ldr	r2, [r7, #12]
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	689a      	ldr	r2, [r3, #8]
 8000ade:	4b18      	ldr	r3, [pc, #96]	; (8000b40 <HAL_ADC_Init+0x1ac>)
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	68ba      	ldr	r2, [r7, #8]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d10b      	bne.n	8000b00 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2200      	movs	r2, #0
 8000aec:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000af2:	f023 0303 	bic.w	r3, r3, #3
 8000af6:	f043 0201 	orr.w	r2, r3, #1
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000afe:	e018      	b.n	8000b32 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b04:	f023 0312 	bic.w	r3, r3, #18
 8000b08:	f043 0210 	orr.w	r2, r3, #16
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b14:	f043 0201 	orr.w	r2, r3, #1
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b20:	e007      	b.n	8000b32 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b26:	f043 0210 	orr.w	r2, r3, #16
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	ffe1f7fd 	.word	0xffe1f7fd
 8000b40:	ff1f0efe 	.word	0xff1f0efe

08000b44 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	370c      	adds	r7, #12
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bc80      	pop	{r7}
 8000b5a:	4770      	bx	lr

08000b5c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b66:	2300      	movs	r3, #0
 8000b68:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d101      	bne.n	8000b7c <HAL_ADC_ConfigChannel+0x20>
 8000b78:	2302      	movs	r3, #2
 8000b7a:	e0dc      	b.n	8000d36 <HAL_ADC_ConfigChannel+0x1da>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2201      	movs	r2, #1
 8000b80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	2b06      	cmp	r3, #6
 8000b8a:	d81c      	bhi.n	8000bc6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	685a      	ldr	r2, [r3, #4]
 8000b96:	4613      	mov	r3, r2
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	4413      	add	r3, r2
 8000b9c:	3b05      	subs	r3, #5
 8000b9e:	221f      	movs	r2, #31
 8000ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba4:	43db      	mvns	r3, r3
 8000ba6:	4019      	ands	r1, r3
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	6818      	ldr	r0, [r3, #0]
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	685a      	ldr	r2, [r3, #4]
 8000bb0:	4613      	mov	r3, r2
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	4413      	add	r3, r2
 8000bb6:	3b05      	subs	r3, #5
 8000bb8:	fa00 f203 	lsl.w	r2, r0, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	430a      	orrs	r2, r1
 8000bc2:	635a      	str	r2, [r3, #52]	; 0x34
 8000bc4:	e03c      	b.n	8000c40 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	2b0c      	cmp	r3, #12
 8000bcc:	d81c      	bhi.n	8000c08 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	685a      	ldr	r2, [r3, #4]
 8000bd8:	4613      	mov	r3, r2
 8000bda:	009b      	lsls	r3, r3, #2
 8000bdc:	4413      	add	r3, r2
 8000bde:	3b23      	subs	r3, #35	; 0x23
 8000be0:	221f      	movs	r2, #31
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43db      	mvns	r3, r3
 8000be8:	4019      	ands	r1, r3
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	6818      	ldr	r0, [r3, #0]
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685a      	ldr	r2, [r3, #4]
 8000bf2:	4613      	mov	r3, r2
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	4413      	add	r3, r2
 8000bf8:	3b23      	subs	r3, #35	; 0x23
 8000bfa:	fa00 f203 	lsl.w	r2, r0, r3
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	430a      	orrs	r2, r1
 8000c04:	631a      	str	r2, [r3, #48]	; 0x30
 8000c06:	e01b      	b.n	8000c40 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	685a      	ldr	r2, [r3, #4]
 8000c12:	4613      	mov	r3, r2
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	4413      	add	r3, r2
 8000c18:	3b41      	subs	r3, #65	; 0x41
 8000c1a:	221f      	movs	r2, #31
 8000c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	4019      	ands	r1, r3
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	6818      	ldr	r0, [r3, #0]
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685a      	ldr	r2, [r3, #4]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	4413      	add	r3, r2
 8000c32:	3b41      	subs	r3, #65	; 0x41
 8000c34:	fa00 f203 	lsl.w	r2, r0, r3
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2b09      	cmp	r3, #9
 8000c46:	d91c      	bls.n	8000c82 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	68d9      	ldr	r1, [r3, #12]
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	4613      	mov	r3, r2
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	4413      	add	r3, r2
 8000c58:	3b1e      	subs	r3, #30
 8000c5a:	2207      	movs	r2, #7
 8000c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c60:	43db      	mvns	r3, r3
 8000c62:	4019      	ands	r1, r3
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	6898      	ldr	r0, [r3, #8]
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	4613      	mov	r3, r2
 8000c6e:	005b      	lsls	r3, r3, #1
 8000c70:	4413      	add	r3, r2
 8000c72:	3b1e      	subs	r3, #30
 8000c74:	fa00 f203 	lsl.w	r2, r0, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	60da      	str	r2, [r3, #12]
 8000c80:	e019      	b.n	8000cb6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	6919      	ldr	r1, [r3, #16]
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	4413      	add	r3, r2
 8000c92:	2207      	movs	r2, #7
 8000c94:	fa02 f303 	lsl.w	r3, r2, r3
 8000c98:	43db      	mvns	r3, r3
 8000c9a:	4019      	ands	r1, r3
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	6898      	ldr	r0, [r3, #8]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	005b      	lsls	r3, r3, #1
 8000ca8:	4413      	add	r3, r2
 8000caa:	fa00 f203 	lsl.w	r2, r0, r3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	2b10      	cmp	r3, #16
 8000cbc:	d003      	beq.n	8000cc6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000cc2:	2b11      	cmp	r3, #17
 8000cc4:	d132      	bne.n	8000d2c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a1d      	ldr	r2, [pc, #116]	; (8000d40 <HAL_ADC_ConfigChannel+0x1e4>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d125      	bne.n	8000d1c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d126      	bne.n	8000d2c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	689a      	ldr	r2, [r3, #8]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000cec:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	2b10      	cmp	r3, #16
 8000cf4:	d11a      	bne.n	8000d2c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000cf6:	4b13      	ldr	r3, [pc, #76]	; (8000d44 <HAL_ADC_ConfigChannel+0x1e8>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a13      	ldr	r2, [pc, #76]	; (8000d48 <HAL_ADC_ConfigChannel+0x1ec>)
 8000cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8000d00:	0c9a      	lsrs	r2, r3, #18
 8000d02:	4613      	mov	r3, r2
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	4413      	add	r3, r2
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d0c:	e002      	b.n	8000d14 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	3b01      	subs	r3, #1
 8000d12:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d1f9      	bne.n	8000d0e <HAL_ADC_ConfigChannel+0x1b2>
 8000d1a:	e007      	b.n	8000d2c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d20:	f043 0220 	orr.w	r2, r3, #32
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3714      	adds	r7, #20
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr
 8000d40:	40012400 	.word	0x40012400
 8000d44:	20000000 	.word	0x20000000
 8000d48:	431bde83 	.word	0x431bde83

08000d4c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000d54:	2300      	movs	r3, #0
 8000d56:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d12e      	bne.n	8000dc4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	689a      	ldr	r2, [r3, #8]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f022 0201 	bic.w	r2, r2, #1
 8000d74:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000d76:	f7ff fe03 	bl	8000980 <HAL_GetTick>
 8000d7a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000d7c:	e01b      	b.n	8000db6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000d7e:	f7ff fdff 	bl	8000980 <HAL_GetTick>
 8000d82:	4602      	mov	r2, r0
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	2b02      	cmp	r3, #2
 8000d8a:	d914      	bls.n	8000db6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	f003 0301 	and.w	r3, r3, #1
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d10d      	bne.n	8000db6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d9e:	f043 0210 	orr.w	r2, r3, #16
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000daa:	f043 0201 	orr.w	r2, r3, #1
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e007      	b.n	8000dc6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	f003 0301 	and.w	r3, r3, #1
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d0dc      	beq.n	8000d7e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000dc4:	2300      	movs	r3, #0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
	...

08000dd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f003 0307 	and.w	r3, r3, #7
 8000dde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de0:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <__NVIC_SetPriorityGrouping+0x44>)
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000de6:	68ba      	ldr	r2, [r7, #8]
 8000de8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dec:	4013      	ands	r3, r2
 8000dee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000df8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e02:	4a04      	ldr	r2, [pc, #16]	; (8000e14 <__NVIC_SetPriorityGrouping+0x44>)
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	60d3      	str	r3, [r2, #12]
}
 8000e08:	bf00      	nop
 8000e0a:	3714      	adds	r7, #20
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e1c:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <__NVIC_GetPriorityGrouping+0x18>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	0a1b      	lsrs	r3, r3, #8
 8000e22:	f003 0307 	and.w	r3, r3, #7
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bc80      	pop	{r7}
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	db0b      	blt.n	8000e5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	f003 021f 	and.w	r2, r3, #31
 8000e4c:	4906      	ldr	r1, [pc, #24]	; (8000e68 <__NVIC_EnableIRQ+0x34>)
 8000e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e52:	095b      	lsrs	r3, r3, #5
 8000e54:	2001      	movs	r0, #1
 8000e56:	fa00 f202 	lsl.w	r2, r0, r2
 8000e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e5e:	bf00      	nop
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr
 8000e68:	e000e100 	.word	0xe000e100

08000e6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	6039      	str	r1, [r7, #0]
 8000e76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	db0a      	blt.n	8000e96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	b2da      	uxtb	r2, r3
 8000e84:	490c      	ldr	r1, [pc, #48]	; (8000eb8 <__NVIC_SetPriority+0x4c>)
 8000e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8a:	0112      	lsls	r2, r2, #4
 8000e8c:	b2d2      	uxtb	r2, r2
 8000e8e:	440b      	add	r3, r1
 8000e90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e94:	e00a      	b.n	8000eac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	b2da      	uxtb	r2, r3
 8000e9a:	4908      	ldr	r1, [pc, #32]	; (8000ebc <__NVIC_SetPriority+0x50>)
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	f003 030f 	and.w	r3, r3, #15
 8000ea2:	3b04      	subs	r3, #4
 8000ea4:	0112      	lsls	r2, r2, #4
 8000ea6:	b2d2      	uxtb	r2, r2
 8000ea8:	440b      	add	r3, r1
 8000eaa:	761a      	strb	r2, [r3, #24]
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000e100 	.word	0xe000e100
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b089      	sub	sp, #36	; 0x24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	f1c3 0307 	rsb	r3, r3, #7
 8000eda:	2b04      	cmp	r3, #4
 8000edc:	bf28      	it	cs
 8000ede:	2304      	movcs	r3, #4
 8000ee0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	3304      	adds	r3, #4
 8000ee6:	2b06      	cmp	r3, #6
 8000ee8:	d902      	bls.n	8000ef0 <NVIC_EncodePriority+0x30>
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	3b03      	subs	r3, #3
 8000eee:	e000      	b.n	8000ef2 <NVIC_EncodePriority+0x32>
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	fa02 f303 	lsl.w	r3, r2, r3
 8000efe:	43da      	mvns	r2, r3
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	401a      	ands	r2, r3
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f08:	f04f 31ff 	mov.w	r1, #4294967295
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f12:	43d9      	mvns	r1, r3
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f18:	4313      	orrs	r3, r2
         );
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3724      	adds	r7, #36	; 0x24
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr

08000f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f34:	d301      	bcc.n	8000f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f36:	2301      	movs	r3, #1
 8000f38:	e00f      	b.n	8000f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f3a:	4a0a      	ldr	r2, [pc, #40]	; (8000f64 <SysTick_Config+0x40>)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	3b01      	subs	r3, #1
 8000f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f42:	210f      	movs	r1, #15
 8000f44:	f04f 30ff 	mov.w	r0, #4294967295
 8000f48:	f7ff ff90 	bl	8000e6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f4c:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <SysTick_Config+0x40>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f52:	4b04      	ldr	r3, [pc, #16]	; (8000f64 <SysTick_Config+0x40>)
 8000f54:	2207      	movs	r2, #7
 8000f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	e000e010 	.word	0xe000e010

08000f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff ff2d 	bl	8000dd0 <__NVIC_SetPriorityGrouping>
}
 8000f76:	bf00      	nop
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b086      	sub	sp, #24
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	4603      	mov	r3, r0
 8000f86:	60b9      	str	r1, [r7, #8]
 8000f88:	607a      	str	r2, [r7, #4]
 8000f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f90:	f7ff ff42 	bl	8000e18 <__NVIC_GetPriorityGrouping>
 8000f94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f96:	687a      	ldr	r2, [r7, #4]
 8000f98:	68b9      	ldr	r1, [r7, #8]
 8000f9a:	6978      	ldr	r0, [r7, #20]
 8000f9c:	f7ff ff90 	bl	8000ec0 <NVIC_EncodePriority>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fa6:	4611      	mov	r1, r2
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff ff5f 	bl	8000e6c <__NVIC_SetPriority>
}
 8000fae:	bf00      	nop
 8000fb0:	3718      	adds	r7, #24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b082      	sub	sp, #8
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff ff35 	bl	8000e34 <__NVIC_EnableIRQ>
}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b082      	sub	sp, #8
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f7ff ffa2 	bl	8000f24 <SysTick_Config>
 8000fe0:	4603      	mov	r3, r0
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000fea:	b480      	push	{r7}
 8000fec:	b085      	sub	sp, #20
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	2b02      	cmp	r3, #2
 8001000:	d008      	beq.n	8001014 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2204      	movs	r2, #4
 8001006:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2200      	movs	r2, #0
 800100c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001010:	2301      	movs	r3, #1
 8001012:	e020      	b.n	8001056 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f022 020e 	bic.w	r2, r2, #14
 8001022:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f022 0201 	bic.w	r2, r2, #1
 8001032:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800103c:	2101      	movs	r1, #1
 800103e:	fa01 f202 	lsl.w	r2, r1, r2
 8001042:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2201      	movs	r2, #1
 8001048:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2200      	movs	r2, #0
 8001050:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001054:	7bfb      	ldrb	r3, [r7, #15]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3714      	adds	r7, #20
 800105a:	46bd      	mov	sp, r7
 800105c:	bc80      	pop	{r7}
 800105e:	4770      	bx	lr

08001060 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001068:	2300      	movs	r3, #0
 800106a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001072:	b2db      	uxtb	r3, r3
 8001074:	2b02      	cmp	r3, #2
 8001076:	d005      	beq.n	8001084 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2204      	movs	r2, #4
 800107c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	73fb      	strb	r3, [r7, #15]
 8001082:	e051      	b.n	8001128 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f022 020e 	bic.w	r2, r2, #14
 8001092:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f022 0201 	bic.w	r2, r2, #1
 80010a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a22      	ldr	r2, [pc, #136]	; (8001134 <HAL_DMA_Abort_IT+0xd4>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d029      	beq.n	8001102 <HAL_DMA_Abort_IT+0xa2>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a21      	ldr	r2, [pc, #132]	; (8001138 <HAL_DMA_Abort_IT+0xd8>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d022      	beq.n	80010fe <HAL_DMA_Abort_IT+0x9e>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a1f      	ldr	r2, [pc, #124]	; (800113c <HAL_DMA_Abort_IT+0xdc>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d01a      	beq.n	80010f8 <HAL_DMA_Abort_IT+0x98>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a1e      	ldr	r2, [pc, #120]	; (8001140 <HAL_DMA_Abort_IT+0xe0>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d012      	beq.n	80010f2 <HAL_DMA_Abort_IT+0x92>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a1c      	ldr	r2, [pc, #112]	; (8001144 <HAL_DMA_Abort_IT+0xe4>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d00a      	beq.n	80010ec <HAL_DMA_Abort_IT+0x8c>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a1b      	ldr	r2, [pc, #108]	; (8001148 <HAL_DMA_Abort_IT+0xe8>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d102      	bne.n	80010e6 <HAL_DMA_Abort_IT+0x86>
 80010e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80010e4:	e00e      	b.n	8001104 <HAL_DMA_Abort_IT+0xa4>
 80010e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010ea:	e00b      	b.n	8001104 <HAL_DMA_Abort_IT+0xa4>
 80010ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010f0:	e008      	b.n	8001104 <HAL_DMA_Abort_IT+0xa4>
 80010f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010f6:	e005      	b.n	8001104 <HAL_DMA_Abort_IT+0xa4>
 80010f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010fc:	e002      	b.n	8001104 <HAL_DMA_Abort_IT+0xa4>
 80010fe:	2310      	movs	r3, #16
 8001100:	e000      	b.n	8001104 <HAL_DMA_Abort_IT+0xa4>
 8001102:	2301      	movs	r3, #1
 8001104:	4a11      	ldr	r2, [pc, #68]	; (800114c <HAL_DMA_Abort_IT+0xec>)
 8001106:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2201      	movs	r2, #1
 800110c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800111c:	2b00      	cmp	r3, #0
 800111e:	d003      	beq.n	8001128 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	4798      	blx	r3
    } 
  }
  return status;
 8001128:	7bfb      	ldrb	r3, [r7, #15]
}
 800112a:	4618      	mov	r0, r3
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40020008 	.word	0x40020008
 8001138:	4002001c 	.word	0x4002001c
 800113c:	40020030 	.word	0x40020030
 8001140:	40020044 	.word	0x40020044
 8001144:	40020058 	.word	0x40020058
 8001148:	4002006c 	.word	0x4002006c
 800114c:	40020000 	.word	0x40020000

08001150 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001150:	b480      	push	{r7}
 8001152:	b08b      	sub	sp, #44	; 0x2c
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800115a:	2300      	movs	r3, #0
 800115c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800115e:	2300      	movs	r3, #0
 8001160:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001162:	e148      	b.n	80013f6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001164:	2201      	movs	r2, #1
 8001166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	69fa      	ldr	r2, [r7, #28]
 8001174:	4013      	ands	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	429a      	cmp	r2, r3
 800117e:	f040 8137 	bne.w	80013f0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	4aa3      	ldr	r2, [pc, #652]	; (8001414 <HAL_GPIO_Init+0x2c4>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d05e      	beq.n	800124a <HAL_GPIO_Init+0xfa>
 800118c:	4aa1      	ldr	r2, [pc, #644]	; (8001414 <HAL_GPIO_Init+0x2c4>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d875      	bhi.n	800127e <HAL_GPIO_Init+0x12e>
 8001192:	4aa1      	ldr	r2, [pc, #644]	; (8001418 <HAL_GPIO_Init+0x2c8>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d058      	beq.n	800124a <HAL_GPIO_Init+0xfa>
 8001198:	4a9f      	ldr	r2, [pc, #636]	; (8001418 <HAL_GPIO_Init+0x2c8>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d86f      	bhi.n	800127e <HAL_GPIO_Init+0x12e>
 800119e:	4a9f      	ldr	r2, [pc, #636]	; (800141c <HAL_GPIO_Init+0x2cc>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d052      	beq.n	800124a <HAL_GPIO_Init+0xfa>
 80011a4:	4a9d      	ldr	r2, [pc, #628]	; (800141c <HAL_GPIO_Init+0x2cc>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d869      	bhi.n	800127e <HAL_GPIO_Init+0x12e>
 80011aa:	4a9d      	ldr	r2, [pc, #628]	; (8001420 <HAL_GPIO_Init+0x2d0>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d04c      	beq.n	800124a <HAL_GPIO_Init+0xfa>
 80011b0:	4a9b      	ldr	r2, [pc, #620]	; (8001420 <HAL_GPIO_Init+0x2d0>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d863      	bhi.n	800127e <HAL_GPIO_Init+0x12e>
 80011b6:	4a9b      	ldr	r2, [pc, #620]	; (8001424 <HAL_GPIO_Init+0x2d4>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d046      	beq.n	800124a <HAL_GPIO_Init+0xfa>
 80011bc:	4a99      	ldr	r2, [pc, #612]	; (8001424 <HAL_GPIO_Init+0x2d4>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d85d      	bhi.n	800127e <HAL_GPIO_Init+0x12e>
 80011c2:	2b12      	cmp	r3, #18
 80011c4:	d82a      	bhi.n	800121c <HAL_GPIO_Init+0xcc>
 80011c6:	2b12      	cmp	r3, #18
 80011c8:	d859      	bhi.n	800127e <HAL_GPIO_Init+0x12e>
 80011ca:	a201      	add	r2, pc, #4	; (adr r2, 80011d0 <HAL_GPIO_Init+0x80>)
 80011cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d0:	0800124b 	.word	0x0800124b
 80011d4:	08001225 	.word	0x08001225
 80011d8:	08001237 	.word	0x08001237
 80011dc:	08001279 	.word	0x08001279
 80011e0:	0800127f 	.word	0x0800127f
 80011e4:	0800127f 	.word	0x0800127f
 80011e8:	0800127f 	.word	0x0800127f
 80011ec:	0800127f 	.word	0x0800127f
 80011f0:	0800127f 	.word	0x0800127f
 80011f4:	0800127f 	.word	0x0800127f
 80011f8:	0800127f 	.word	0x0800127f
 80011fc:	0800127f 	.word	0x0800127f
 8001200:	0800127f 	.word	0x0800127f
 8001204:	0800127f 	.word	0x0800127f
 8001208:	0800127f 	.word	0x0800127f
 800120c:	0800127f 	.word	0x0800127f
 8001210:	0800127f 	.word	0x0800127f
 8001214:	0800122d 	.word	0x0800122d
 8001218:	08001241 	.word	0x08001241
 800121c:	4a82      	ldr	r2, [pc, #520]	; (8001428 <HAL_GPIO_Init+0x2d8>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d013      	beq.n	800124a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001222:	e02c      	b.n	800127e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	623b      	str	r3, [r7, #32]
          break;
 800122a:	e029      	b.n	8001280 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	3304      	adds	r3, #4
 8001232:	623b      	str	r3, [r7, #32]
          break;
 8001234:	e024      	b.n	8001280 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	68db      	ldr	r3, [r3, #12]
 800123a:	3308      	adds	r3, #8
 800123c:	623b      	str	r3, [r7, #32]
          break;
 800123e:	e01f      	b.n	8001280 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	330c      	adds	r3, #12
 8001246:	623b      	str	r3, [r7, #32]
          break;
 8001248:	e01a      	b.n	8001280 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d102      	bne.n	8001258 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001252:	2304      	movs	r3, #4
 8001254:	623b      	str	r3, [r7, #32]
          break;
 8001256:	e013      	b.n	8001280 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d105      	bne.n	800126c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001260:	2308      	movs	r3, #8
 8001262:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	69fa      	ldr	r2, [r7, #28]
 8001268:	611a      	str	r2, [r3, #16]
          break;
 800126a:	e009      	b.n	8001280 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800126c:	2308      	movs	r3, #8
 800126e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	69fa      	ldr	r2, [r7, #28]
 8001274:	615a      	str	r2, [r3, #20]
          break;
 8001276:	e003      	b.n	8001280 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001278:	2300      	movs	r3, #0
 800127a:	623b      	str	r3, [r7, #32]
          break;
 800127c:	e000      	b.n	8001280 <HAL_GPIO_Init+0x130>
          break;
 800127e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	2bff      	cmp	r3, #255	; 0xff
 8001284:	d801      	bhi.n	800128a <HAL_GPIO_Init+0x13a>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	e001      	b.n	800128e <HAL_GPIO_Init+0x13e>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	3304      	adds	r3, #4
 800128e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	2bff      	cmp	r3, #255	; 0xff
 8001294:	d802      	bhi.n	800129c <HAL_GPIO_Init+0x14c>
 8001296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	e002      	b.n	80012a2 <HAL_GPIO_Init+0x152>
 800129c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129e:	3b08      	subs	r3, #8
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	210f      	movs	r1, #15
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	fa01 f303 	lsl.w	r3, r1, r3
 80012b0:	43db      	mvns	r3, r3
 80012b2:	401a      	ands	r2, r3
 80012b4:	6a39      	ldr	r1, [r7, #32]
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	fa01 f303 	lsl.w	r3, r1, r3
 80012bc:	431a      	orrs	r2, r3
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	f000 8090 	beq.w	80013f0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012d0:	4b56      	ldr	r3, [pc, #344]	; (800142c <HAL_GPIO_Init+0x2dc>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	4a55      	ldr	r2, [pc, #340]	; (800142c <HAL_GPIO_Init+0x2dc>)
 80012d6:	f043 0301 	orr.w	r3, r3, #1
 80012da:	6193      	str	r3, [r2, #24]
 80012dc:	4b53      	ldr	r3, [pc, #332]	; (800142c <HAL_GPIO_Init+0x2dc>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012e8:	4a51      	ldr	r2, [pc, #324]	; (8001430 <HAL_GPIO_Init+0x2e0>)
 80012ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ec:	089b      	lsrs	r3, r3, #2
 80012ee:	3302      	adds	r3, #2
 80012f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f8:	f003 0303 	and.w	r3, r3, #3
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	220f      	movs	r2, #15
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	4013      	ands	r3, r2
 800130a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a49      	ldr	r2, [pc, #292]	; (8001434 <HAL_GPIO_Init+0x2e4>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d00d      	beq.n	8001330 <HAL_GPIO_Init+0x1e0>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a48      	ldr	r2, [pc, #288]	; (8001438 <HAL_GPIO_Init+0x2e8>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d007      	beq.n	800132c <HAL_GPIO_Init+0x1dc>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4a47      	ldr	r2, [pc, #284]	; (800143c <HAL_GPIO_Init+0x2ec>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d101      	bne.n	8001328 <HAL_GPIO_Init+0x1d8>
 8001324:	2302      	movs	r3, #2
 8001326:	e004      	b.n	8001332 <HAL_GPIO_Init+0x1e2>
 8001328:	2303      	movs	r3, #3
 800132a:	e002      	b.n	8001332 <HAL_GPIO_Init+0x1e2>
 800132c:	2301      	movs	r3, #1
 800132e:	e000      	b.n	8001332 <HAL_GPIO_Init+0x1e2>
 8001330:	2300      	movs	r3, #0
 8001332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001334:	f002 0203 	and.w	r2, r2, #3
 8001338:	0092      	lsls	r2, r2, #2
 800133a:	4093      	lsls	r3, r2
 800133c:	68fa      	ldr	r2, [r7, #12]
 800133e:	4313      	orrs	r3, r2
 8001340:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001342:	493b      	ldr	r1, [pc, #236]	; (8001430 <HAL_GPIO_Init+0x2e0>)
 8001344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001346:	089b      	lsrs	r3, r3, #2
 8001348:	3302      	adds	r3, #2
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d006      	beq.n	800136a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800135c:	4b38      	ldr	r3, [pc, #224]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 800135e:	689a      	ldr	r2, [r3, #8]
 8001360:	4937      	ldr	r1, [pc, #220]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	4313      	orrs	r3, r2
 8001366:	608b      	str	r3, [r1, #8]
 8001368:	e006      	b.n	8001378 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800136a:	4b35      	ldr	r3, [pc, #212]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 800136c:	689a      	ldr	r2, [r3, #8]
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	43db      	mvns	r3, r3
 8001372:	4933      	ldr	r1, [pc, #204]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 8001374:	4013      	ands	r3, r2
 8001376:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d006      	beq.n	8001392 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001384:	4b2e      	ldr	r3, [pc, #184]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 8001386:	68da      	ldr	r2, [r3, #12]
 8001388:	492d      	ldr	r1, [pc, #180]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	4313      	orrs	r3, r2
 800138e:	60cb      	str	r3, [r1, #12]
 8001390:	e006      	b.n	80013a0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001392:	4b2b      	ldr	r3, [pc, #172]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 8001394:	68da      	ldr	r2, [r3, #12]
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	43db      	mvns	r3, r3
 800139a:	4929      	ldr	r1, [pc, #164]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 800139c:	4013      	ands	r3, r2
 800139e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d006      	beq.n	80013ba <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80013ac:	4b24      	ldr	r3, [pc, #144]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 80013ae:	685a      	ldr	r2, [r3, #4]
 80013b0:	4923      	ldr	r1, [pc, #140]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	604b      	str	r3, [r1, #4]
 80013b8:	e006      	b.n	80013c8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013ba:	4b21      	ldr	r3, [pc, #132]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 80013bc:	685a      	ldr	r2, [r3, #4]
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	43db      	mvns	r3, r3
 80013c2:	491f      	ldr	r1, [pc, #124]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 80013c4:	4013      	ands	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d006      	beq.n	80013e2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013d4:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	4919      	ldr	r1, [pc, #100]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	4313      	orrs	r3, r2
 80013de:	600b      	str	r3, [r1, #0]
 80013e0:	e006      	b.n	80013f0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013e2:	4b17      	ldr	r3, [pc, #92]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	43db      	mvns	r3, r3
 80013ea:	4915      	ldr	r1, [pc, #84]	; (8001440 <HAL_GPIO_Init+0x2f0>)
 80013ec:	4013      	ands	r3, r2
 80013ee:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f2:	3301      	adds	r3, #1
 80013f4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001400:	2b00      	cmp	r3, #0
 8001402:	f47f aeaf 	bne.w	8001164 <HAL_GPIO_Init+0x14>
  }
}
 8001406:	bf00      	nop
 8001408:	bf00      	nop
 800140a:	372c      	adds	r7, #44	; 0x2c
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	10320000 	.word	0x10320000
 8001418:	10310000 	.word	0x10310000
 800141c:	10220000 	.word	0x10220000
 8001420:	10210000 	.word	0x10210000
 8001424:	10120000 	.word	0x10120000
 8001428:	10110000 	.word	0x10110000
 800142c:	40021000 	.word	0x40021000
 8001430:	40010000 	.word	0x40010000
 8001434:	40010800 	.word	0x40010800
 8001438:	40010c00 	.word	0x40010c00
 800143c:	40011000 	.word	0x40011000
 8001440:	40010400 	.word	0x40010400

08001444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	460b      	mov	r3, r1
 800144e:	807b      	strh	r3, [r7, #2]
 8001450:	4613      	mov	r3, r2
 8001452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001454:	787b      	ldrb	r3, [r7, #1]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800145a:	887a      	ldrh	r2, [r7, #2]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001460:	e003      	b.n	800146a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001462:	887b      	ldrh	r3, [r7, #2]
 8001464:	041a      	lsls	r2, r3, #16
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	611a      	str	r2, [r3, #16]
}
 800146a:	bf00      	nop
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr

08001474 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e26c      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	2b00      	cmp	r3, #0
 8001490:	f000 8087 	beq.w	80015a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001494:	4b92      	ldr	r3, [pc, #584]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f003 030c 	and.w	r3, r3, #12
 800149c:	2b04      	cmp	r3, #4
 800149e:	d00c      	beq.n	80014ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014a0:	4b8f      	ldr	r3, [pc, #572]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f003 030c 	and.w	r3, r3, #12
 80014a8:	2b08      	cmp	r3, #8
 80014aa:	d112      	bne.n	80014d2 <HAL_RCC_OscConfig+0x5e>
 80014ac:	4b8c      	ldr	r3, [pc, #560]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014b8:	d10b      	bne.n	80014d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ba:	4b89      	ldr	r3, [pc, #548]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d06c      	beq.n	80015a0 <HAL_RCC_OscConfig+0x12c>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d168      	bne.n	80015a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e246      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014da:	d106      	bne.n	80014ea <HAL_RCC_OscConfig+0x76>
 80014dc:	4b80      	ldr	r3, [pc, #512]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a7f      	ldr	r2, [pc, #508]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	e02e      	b.n	8001548 <HAL_RCC_OscConfig+0xd4>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10c      	bne.n	800150c <HAL_RCC_OscConfig+0x98>
 80014f2:	4b7b      	ldr	r3, [pc, #492]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a7a      	ldr	r2, [pc, #488]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80014f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014fc:	6013      	str	r3, [r2, #0]
 80014fe:	4b78      	ldr	r3, [pc, #480]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a77      	ldr	r2, [pc, #476]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001504:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	e01d      	b.n	8001548 <HAL_RCC_OscConfig+0xd4>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001514:	d10c      	bne.n	8001530 <HAL_RCC_OscConfig+0xbc>
 8001516:	4b72      	ldr	r3, [pc, #456]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a71      	ldr	r2, [pc, #452]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800151c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001520:	6013      	str	r3, [r2, #0]
 8001522:	4b6f      	ldr	r3, [pc, #444]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a6e      	ldr	r2, [pc, #440]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	e00b      	b.n	8001548 <HAL_RCC_OscConfig+0xd4>
 8001530:	4b6b      	ldr	r3, [pc, #428]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a6a      	ldr	r2, [pc, #424]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001536:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800153a:	6013      	str	r3, [r2, #0]
 800153c:	4b68      	ldr	r3, [pc, #416]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a67      	ldr	r2, [pc, #412]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001542:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001546:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d013      	beq.n	8001578 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001550:	f7ff fa16 	bl	8000980 <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001558:	f7ff fa12 	bl	8000980 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b64      	cmp	r3, #100	; 0x64
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e1fa      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800156a:	4b5d      	ldr	r3, [pc, #372]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d0f0      	beq.n	8001558 <HAL_RCC_OscConfig+0xe4>
 8001576:	e014      	b.n	80015a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001578:	f7ff fa02 	bl	8000980 <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001580:	f7ff f9fe 	bl	8000980 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b64      	cmp	r3, #100	; 0x64
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e1e6      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001592:	4b53      	ldr	r3, [pc, #332]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1f0      	bne.n	8001580 <HAL_RCC_OscConfig+0x10c>
 800159e:	e000      	b.n	80015a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d063      	beq.n	8001676 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015ae:	4b4c      	ldr	r3, [pc, #304]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f003 030c 	and.w	r3, r3, #12
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d00b      	beq.n	80015d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015ba:	4b49      	ldr	r3, [pc, #292]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f003 030c 	and.w	r3, r3, #12
 80015c2:	2b08      	cmp	r3, #8
 80015c4:	d11c      	bne.n	8001600 <HAL_RCC_OscConfig+0x18c>
 80015c6:	4b46      	ldr	r3, [pc, #280]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d116      	bne.n	8001600 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d2:	4b43      	ldr	r3, [pc, #268]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d005      	beq.n	80015ea <HAL_RCC_OscConfig+0x176>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d001      	beq.n	80015ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e1ba      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ea:	4b3d      	ldr	r3, [pc, #244]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	695b      	ldr	r3, [r3, #20]
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	4939      	ldr	r1, [pc, #228]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015fe:	e03a      	b.n	8001676 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	691b      	ldr	r3, [r3, #16]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d020      	beq.n	800164a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001608:	4b36      	ldr	r3, [pc, #216]	; (80016e4 <HAL_RCC_OscConfig+0x270>)
 800160a:	2201      	movs	r2, #1
 800160c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160e:	f7ff f9b7 	bl	8000980 <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001616:	f7ff f9b3 	bl	8000980 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e19b      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001628:	4b2d      	ldr	r3, [pc, #180]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d0f0      	beq.n	8001616 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001634:	4b2a      	ldr	r3, [pc, #168]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	4927      	ldr	r1, [pc, #156]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 8001644:	4313      	orrs	r3, r2
 8001646:	600b      	str	r3, [r1, #0]
 8001648:	e015      	b.n	8001676 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800164a:	4b26      	ldr	r3, [pc, #152]	; (80016e4 <HAL_RCC_OscConfig+0x270>)
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001650:	f7ff f996 	bl	8000980 <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001658:	f7ff f992 	bl	8000980 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e17a      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800166a:	4b1d      	ldr	r3, [pc, #116]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1f0      	bne.n	8001658 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0308 	and.w	r3, r3, #8
 800167e:	2b00      	cmp	r3, #0
 8001680:	d03a      	beq.n	80016f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	699b      	ldr	r3, [r3, #24]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d019      	beq.n	80016be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800168a:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <HAL_RCC_OscConfig+0x274>)
 800168c:	2201      	movs	r2, #1
 800168e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001690:	f7ff f976 	bl	8000980 <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001698:	f7ff f972 	bl	8000980 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e15a      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016aa:	4b0d      	ldr	r3, [pc, #52]	; (80016e0 <HAL_RCC_OscConfig+0x26c>)
 80016ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d0f0      	beq.n	8001698 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016b6:	2001      	movs	r0, #1
 80016b8:	f000 facc 	bl	8001c54 <RCC_Delay>
 80016bc:	e01c      	b.n	80016f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016be:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <HAL_RCC_OscConfig+0x274>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c4:	f7ff f95c 	bl	8000980 <HAL_GetTick>
 80016c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ca:	e00f      	b.n	80016ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016cc:	f7ff f958 	bl	8000980 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d908      	bls.n	80016ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e140      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000
 80016e4:	42420000 	.word	0x42420000
 80016e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ec:	4b9e      	ldr	r3, [pc, #632]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80016ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1e9      	bne.n	80016cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	2b00      	cmp	r3, #0
 8001702:	f000 80a6 	beq.w	8001852 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001706:	2300      	movs	r3, #0
 8001708:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800170a:	4b97      	ldr	r3, [pc, #604]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800170c:	69db      	ldr	r3, [r3, #28]
 800170e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d10d      	bne.n	8001732 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001716:	4b94      	ldr	r3, [pc, #592]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4a93      	ldr	r2, [pc, #588]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800171c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001720:	61d3      	str	r3, [r2, #28]
 8001722:	4b91      	ldr	r3, [pc, #580]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800172e:	2301      	movs	r3, #1
 8001730:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001732:	4b8e      	ldr	r3, [pc, #568]	; (800196c <HAL_RCC_OscConfig+0x4f8>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800173a:	2b00      	cmp	r3, #0
 800173c:	d118      	bne.n	8001770 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800173e:	4b8b      	ldr	r3, [pc, #556]	; (800196c <HAL_RCC_OscConfig+0x4f8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a8a      	ldr	r2, [pc, #552]	; (800196c <HAL_RCC_OscConfig+0x4f8>)
 8001744:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001748:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800174a:	f7ff f919 	bl	8000980 <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001750:	e008      	b.n	8001764 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001752:	f7ff f915 	bl	8000980 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b64      	cmp	r3, #100	; 0x64
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e0fd      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001764:	4b81      	ldr	r3, [pc, #516]	; (800196c <HAL_RCC_OscConfig+0x4f8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800176c:	2b00      	cmp	r3, #0
 800176e:	d0f0      	beq.n	8001752 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d106      	bne.n	8001786 <HAL_RCC_OscConfig+0x312>
 8001778:	4b7b      	ldr	r3, [pc, #492]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800177a:	6a1b      	ldr	r3, [r3, #32]
 800177c:	4a7a      	ldr	r2, [pc, #488]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	6213      	str	r3, [r2, #32]
 8001784:	e02d      	b.n	80017e2 <HAL_RCC_OscConfig+0x36e>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d10c      	bne.n	80017a8 <HAL_RCC_OscConfig+0x334>
 800178e:	4b76      	ldr	r3, [pc, #472]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	4a75      	ldr	r2, [pc, #468]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001794:	f023 0301 	bic.w	r3, r3, #1
 8001798:	6213      	str	r3, [r2, #32]
 800179a:	4b73      	ldr	r3, [pc, #460]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800179c:	6a1b      	ldr	r3, [r3, #32]
 800179e:	4a72      	ldr	r2, [pc, #456]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017a0:	f023 0304 	bic.w	r3, r3, #4
 80017a4:	6213      	str	r3, [r2, #32]
 80017a6:	e01c      	b.n	80017e2 <HAL_RCC_OscConfig+0x36e>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	2b05      	cmp	r3, #5
 80017ae:	d10c      	bne.n	80017ca <HAL_RCC_OscConfig+0x356>
 80017b0:	4b6d      	ldr	r3, [pc, #436]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017b2:	6a1b      	ldr	r3, [r3, #32]
 80017b4:	4a6c      	ldr	r2, [pc, #432]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017b6:	f043 0304 	orr.w	r3, r3, #4
 80017ba:	6213      	str	r3, [r2, #32]
 80017bc:	4b6a      	ldr	r3, [pc, #424]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017be:	6a1b      	ldr	r3, [r3, #32]
 80017c0:	4a69      	ldr	r2, [pc, #420]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	6213      	str	r3, [r2, #32]
 80017c8:	e00b      	b.n	80017e2 <HAL_RCC_OscConfig+0x36e>
 80017ca:	4b67      	ldr	r3, [pc, #412]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017cc:	6a1b      	ldr	r3, [r3, #32]
 80017ce:	4a66      	ldr	r2, [pc, #408]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017d0:	f023 0301 	bic.w	r3, r3, #1
 80017d4:	6213      	str	r3, [r2, #32]
 80017d6:	4b64      	ldr	r3, [pc, #400]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	4a63      	ldr	r2, [pc, #396]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80017dc:	f023 0304 	bic.w	r3, r3, #4
 80017e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d015      	beq.n	8001816 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ea:	f7ff f8c9 	bl	8000980 <HAL_GetTick>
 80017ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f0:	e00a      	b.n	8001808 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f2:	f7ff f8c5 	bl	8000980 <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001800:	4293      	cmp	r3, r2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e0ab      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001808:	4b57      	ldr	r3, [pc, #348]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0ee      	beq.n	80017f2 <HAL_RCC_OscConfig+0x37e>
 8001814:	e014      	b.n	8001840 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001816:	f7ff f8b3 	bl	8000980 <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800181c:	e00a      	b.n	8001834 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800181e:	f7ff f8af 	bl	8000980 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	f241 3288 	movw	r2, #5000	; 0x1388
 800182c:	4293      	cmp	r3, r2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e095      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001834:	4b4c      	ldr	r3, [pc, #304]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001836:	6a1b      	ldr	r3, [r3, #32]
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1ee      	bne.n	800181e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001840:	7dfb      	ldrb	r3, [r7, #23]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d105      	bne.n	8001852 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001846:	4b48      	ldr	r3, [pc, #288]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	4a47      	ldr	r2, [pc, #284]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800184c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001850:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	2b00      	cmp	r3, #0
 8001858:	f000 8081 	beq.w	800195e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800185c:	4b42      	ldr	r3, [pc, #264]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 030c 	and.w	r3, r3, #12
 8001864:	2b08      	cmp	r3, #8
 8001866:	d061      	beq.n	800192c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	2b02      	cmp	r3, #2
 800186e:	d146      	bne.n	80018fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001870:	4b3f      	ldr	r3, [pc, #252]	; (8001970 <HAL_RCC_OscConfig+0x4fc>)
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001876:	f7ff f883 	bl	8000980 <HAL_GetTick>
 800187a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800187e:	f7ff f87f 	bl	8000980 <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b02      	cmp	r3, #2
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e067      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001890:	4b35      	ldr	r3, [pc, #212]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d1f0      	bne.n	800187e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a1b      	ldr	r3, [r3, #32]
 80018a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018a4:	d108      	bne.n	80018b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018a6:	4b30      	ldr	r3, [pc, #192]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	492d      	ldr	r1, [pc, #180]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018b8:	4b2b      	ldr	r3, [pc, #172]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6a19      	ldr	r1, [r3, #32]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c8:	430b      	orrs	r3, r1
 80018ca:	4927      	ldr	r1, [pc, #156]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d0:	4b27      	ldr	r3, [pc, #156]	; (8001970 <HAL_RCC_OscConfig+0x4fc>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d6:	f7ff f853 	bl	8000980 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018de:	f7ff f84f 	bl	8000980 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e037      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018f0:	4b1d      	ldr	r3, [pc, #116]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0f0      	beq.n	80018de <HAL_RCC_OscConfig+0x46a>
 80018fc:	e02f      	b.n	800195e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fe:	4b1c      	ldr	r3, [pc, #112]	; (8001970 <HAL_RCC_OscConfig+0x4fc>)
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001904:	f7ff f83c 	bl	8000980 <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800190c:	f7ff f838 	bl	8000980 <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e020      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800191e:	4b12      	ldr	r3, [pc, #72]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x498>
 800192a:	e018      	b.n	800195e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	69db      	ldr	r3, [r3, #28]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d101      	bne.n	8001938 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e013      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <HAL_RCC_OscConfig+0x4f4>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	429a      	cmp	r2, r3
 800194a:	d106      	bne.n	800195a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001956:	429a      	cmp	r2, r3
 8001958:	d001      	beq.n	800195e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e000      	b.n	8001960 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800195e:	2300      	movs	r3, #0
}
 8001960:	4618      	mov	r0, r3
 8001962:	3718      	adds	r7, #24
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40021000 	.word	0x40021000
 800196c:	40007000 	.word	0x40007000
 8001970:	42420060 	.word	0x42420060

08001974 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d101      	bne.n	8001988 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e0d0      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001988:	4b6a      	ldr	r3, [pc, #424]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	429a      	cmp	r2, r3
 8001994:	d910      	bls.n	80019b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001996:	4b67      	ldr	r3, [pc, #412]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f023 0207 	bic.w	r2, r3, #7
 800199e:	4965      	ldr	r1, [pc, #404]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a6:	4b63      	ldr	r3, [pc, #396]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d001      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e0b8      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d020      	beq.n	8001a06 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 0304 	and.w	r3, r3, #4
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d005      	beq.n	80019dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019d0:	4b59      	ldr	r3, [pc, #356]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	4a58      	ldr	r2, [pc, #352]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0308 	and.w	r3, r3, #8
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d005      	beq.n	80019f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019e8:	4b53      	ldr	r3, [pc, #332]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	4a52      	ldr	r2, [pc, #328]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019f4:	4b50      	ldr	r3, [pc, #320]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	494d      	ldr	r1, [pc, #308]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d040      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d107      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1a:	4b47      	ldr	r3, [pc, #284]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d115      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e07f      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d107      	bne.n	8001a42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a32:	4b41      	ldr	r3, [pc, #260]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d109      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e073      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a42:	4b3d      	ldr	r3, [pc, #244]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e06b      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a52:	4b39      	ldr	r3, [pc, #228]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f023 0203 	bic.w	r2, r3, #3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	4936      	ldr	r1, [pc, #216]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a60:	4313      	orrs	r3, r2
 8001a62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a64:	f7fe ff8c 	bl	8000980 <HAL_GetTick>
 8001a68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a6a:	e00a      	b.n	8001a82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a6c:	f7fe ff88 	bl	8000980 <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e053      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a82:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f003 020c 	and.w	r2, r3, #12
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d1eb      	bne.n	8001a6c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a94:	4b27      	ldr	r3, [pc, #156]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0307 	and.w	r3, r3, #7
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d210      	bcs.n	8001ac4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa2:	4b24      	ldr	r3, [pc, #144]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f023 0207 	bic.w	r2, r3, #7
 8001aaa:	4922      	ldr	r1, [pc, #136]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab2:	4b20      	ldr	r3, [pc, #128]	; (8001b34 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0307 	and.w	r3, r3, #7
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d001      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e032      	b.n	8001b2a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0304 	and.w	r3, r3, #4
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d008      	beq.n	8001ae2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	4916      	ldr	r1, [pc, #88]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0308 	and.w	r3, r3, #8
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d009      	beq.n	8001b02 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001aee:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	00db      	lsls	r3, r3, #3
 8001afc:	490e      	ldr	r1, [pc, #56]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001afe:	4313      	orrs	r3, r2
 8001b00:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b02:	f000 f821 	bl	8001b48 <HAL_RCC_GetSysClockFreq>
 8001b06:	4602      	mov	r2, r0
 8001b08:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	091b      	lsrs	r3, r3, #4
 8001b0e:	f003 030f 	and.w	r3, r3, #15
 8001b12:	490a      	ldr	r1, [pc, #40]	; (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001b14:	5ccb      	ldrb	r3, [r1, r3]
 8001b16:	fa22 f303 	lsr.w	r3, r2, r3
 8001b1a:	4a09      	ldr	r2, [pc, #36]	; (8001b40 <HAL_RCC_ClockConfig+0x1cc>)
 8001b1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <HAL_RCC_ClockConfig+0x1d0>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe feea 	bl	80008fc <HAL_InitTick>

  return HAL_OK;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40022000 	.word	0x40022000
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	08003854 	.word	0x08003854
 8001b40:	20000000 	.word	0x20000000
 8001b44:	20000004 	.word	0x20000004

08001b48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	2300      	movs	r3, #0
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b62:	4b1e      	ldr	r3, [pc, #120]	; (8001bdc <HAL_RCC_GetSysClockFreq+0x94>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f003 030c 	and.w	r3, r3, #12
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	d002      	beq.n	8001b78 <HAL_RCC_GetSysClockFreq+0x30>
 8001b72:	2b08      	cmp	r3, #8
 8001b74:	d003      	beq.n	8001b7e <HAL_RCC_GetSysClockFreq+0x36>
 8001b76:	e027      	b.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b78:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b7a:	613b      	str	r3, [r7, #16]
      break;
 8001b7c:	e027      	b.n	8001bce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	0c9b      	lsrs	r3, r3, #18
 8001b82:	f003 030f 	and.w	r3, r3, #15
 8001b86:	4a17      	ldr	r2, [pc, #92]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b88:	5cd3      	ldrb	r3, [r2, r3]
 8001b8a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d010      	beq.n	8001bb8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b96:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <HAL_RCC_GetSysClockFreq+0x94>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	0c5b      	lsrs	r3, r3, #17
 8001b9c:	f003 0301 	and.w	r3, r3, #1
 8001ba0:	4a11      	ldr	r2, [pc, #68]	; (8001be8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ba2:	5cd3      	ldrb	r3, [r2, r3]
 8001ba4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	; (8001be0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001baa:	fb02 f203 	mul.w	r2, r2, r3
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	e004      	b.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a0c      	ldr	r2, [pc, #48]	; (8001bec <HAL_RCC_GetSysClockFreq+0xa4>)
 8001bbc:	fb02 f303 	mul.w	r3, r2, r3
 8001bc0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	613b      	str	r3, [r7, #16]
      break;
 8001bc6:	e002      	b.n	8001bce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bc8:	4b05      	ldr	r3, [pc, #20]	; (8001be0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bca:	613b      	str	r3, [r7, #16]
      break;
 8001bcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bce:	693b      	ldr	r3, [r7, #16]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	371c      	adds	r7, #28
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	007a1200 	.word	0x007a1200
 8001be4:	0800386c 	.word	0x0800386c
 8001be8:	0800387c 	.word	0x0800387c
 8001bec:	003d0900 	.word	0x003d0900

08001bf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bf4:	4b02      	ldr	r3, [pc, #8]	; (8001c00 <HAL_RCC_GetHCLKFreq+0x10>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr
 8001c00:	20000000 	.word	0x20000000

08001c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c08:	f7ff fff2 	bl	8001bf0 <HAL_RCC_GetHCLKFreq>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	0a1b      	lsrs	r3, r3, #8
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	4903      	ldr	r1, [pc, #12]	; (8001c28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c1a:	5ccb      	ldrb	r3, [r1, r3]
 8001c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40021000 	.word	0x40021000
 8001c28:	08003864 	.word	0x08003864

08001c2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c30:	f7ff ffde 	bl	8001bf0 <HAL_RCC_GetHCLKFreq>
 8001c34:	4602      	mov	r2, r0
 8001c36:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	0adb      	lsrs	r3, r3, #11
 8001c3c:	f003 0307 	and.w	r3, r3, #7
 8001c40:	4903      	ldr	r1, [pc, #12]	; (8001c50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c42:	5ccb      	ldrb	r3, [r1, r3]
 8001c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	08003864 	.word	0x08003864

08001c54 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <RCC_Delay+0x34>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a0a      	ldr	r2, [pc, #40]	; (8001c8c <RCC_Delay+0x38>)
 8001c62:	fba2 2303 	umull	r2, r3, r2, r3
 8001c66:	0a5b      	lsrs	r3, r3, #9
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	fb02 f303 	mul.w	r3, r2, r3
 8001c6e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c70:	bf00      	nop
  }
  while (Delay --);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	1e5a      	subs	r2, r3, #1
 8001c76:	60fa      	str	r2, [r7, #12]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1f9      	bne.n	8001c70 <RCC_Delay+0x1c>
}
 8001c7c:	bf00      	nop
 8001c7e:	bf00      	nop
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr
 8001c88:	20000000 	.word	0x20000000
 8001c8c:	10624dd3 	.word	0x10624dd3

08001c90 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0301 	and.w	r3, r3, #1
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d07d      	beq.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001cac:	2300      	movs	r3, #0
 8001cae:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb0:	4b4f      	ldr	r3, [pc, #316]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cb2:	69db      	ldr	r3, [r3, #28]
 8001cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d10d      	bne.n	8001cd8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cbc:	4b4c      	ldr	r3, [pc, #304]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cbe:	69db      	ldr	r3, [r3, #28]
 8001cc0:	4a4b      	ldr	r2, [pc, #300]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc6:	61d3      	str	r3, [r2, #28]
 8001cc8:	4b49      	ldr	r3, [pc, #292]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001cca:	69db      	ldr	r3, [r3, #28]
 8001ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd8:	4b46      	ldr	r3, [pc, #280]	; (8001df4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d118      	bne.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ce4:	4b43      	ldr	r3, [pc, #268]	; (8001df4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a42      	ldr	r2, [pc, #264]	; (8001df4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001cea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cf0:	f7fe fe46 	bl	8000980 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf6:	e008      	b.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cf8:	f7fe fe42 	bl	8000980 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b64      	cmp	r3, #100	; 0x64
 8001d04:	d901      	bls.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e06d      	b.n	8001de6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d0a:	4b3a      	ldr	r3, [pc, #232]	; (8001df4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d0f0      	beq.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d16:	4b36      	ldr	r3, [pc, #216]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d18:	6a1b      	ldr	r3, [r3, #32]
 8001d1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d1e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d02e      	beq.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d2e:	68fa      	ldr	r2, [r7, #12]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d027      	beq.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001d34:	4b2e      	ldr	r3, [pc, #184]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d36:	6a1b      	ldr	r3, [r3, #32]
 8001d38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d3c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d3e:	4b2e      	ldr	r3, [pc, #184]	; (8001df8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001d40:	2201      	movs	r2, #1
 8001d42:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d44:	4b2c      	ldr	r3, [pc, #176]	; (8001df8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001d4a:	4a29      	ldr	r2, [pc, #164]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d014      	beq.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d5a:	f7fe fe11 	bl	8000980 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d60:	e00a      	b.n	8001d78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d62:	f7fe fe0d 	bl	8000980 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e036      	b.n	8001de6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d78:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d0ee      	beq.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d84:	4b1a      	ldr	r3, [pc, #104]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d86:	6a1b      	ldr	r3, [r3, #32]
 8001d88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	4917      	ldr	r1, [pc, #92]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d96:	7dfb      	ldrb	r3, [r7, #23]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d105      	bne.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d9c:	4b14      	ldr	r3, [pc, #80]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d9e:	69db      	ldr	r3, [r3, #28]
 8001da0:	4a13      	ldr	r2, [pc, #76]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001da2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001da6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d008      	beq.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001db4:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	490b      	ldr	r1, [pc, #44]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0310 	and.w	r3, r3, #16
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d008      	beq.n	8001de4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001dd2:	4b07      	ldr	r3, [pc, #28]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	4904      	ldr	r1, [pc, #16]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3718      	adds	r7, #24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40007000 	.word	0x40007000
 8001df8:	42420440 	.word	0x42420440

08001dfc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e042      	b.n	8001e94 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d106      	bne.n	8001e28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f7fe fc04 	bl	8000630 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2224      	movs	r2, #36	; 0x24
 8001e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	68da      	ldr	r2, [r3, #12]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f000 fcd5 	bl	80027f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	691a      	ldr	r2, [r3, #16]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	695a      	ldr	r2, [r3, #20]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68da      	ldr	r2, [r3, #12]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2220      	movs	r2, #32
 8001e80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2220      	movs	r2, #32
 8001e88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b20      	cmp	r3, #32
 8001eb4:	d112      	bne.n	8001edc <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d002      	beq.n	8001ec2 <HAL_UART_Receive_IT+0x26>
 8001ebc:	88fb      	ldrh	r3, [r7, #6]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e00b      	b.n	8001ede <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001ecc:	88fb      	ldrh	r3, [r7, #6]
 8001ece:	461a      	mov	r2, r3
 8001ed0:	68b9      	ldr	r1, [r7, #8]
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	f000 fab7 	bl	8002446 <UART_Start_Receive_IT>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	e000      	b.n	8001ede <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8001edc:	2302      	movs	r3, #2
  }
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
	...

08001ee8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b0ba      	sub	sp, #232	; 0xe8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	695b      	ldr	r3, [r3, #20]
 8001f0a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001f14:	2300      	movs	r3, #0
 8001f16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001f26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d10f      	bne.n	8001f4e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f32:	f003 0320 	and.w	r3, r3, #32
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d009      	beq.n	8001f4e <HAL_UART_IRQHandler+0x66>
 8001f3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f3e:	f003 0320 	and.w	r3, r3, #32
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d003      	beq.n	8001f4e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f000 fb93 	bl	8002672 <UART_Receive_IT>
      return;
 8001f4c:	e25b      	b.n	8002406 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001f4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	f000 80de 	beq.w	8002114 <HAL_UART_IRQHandler+0x22c>
 8001f58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d106      	bne.n	8001f72 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001f64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f68:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f000 80d1 	beq.w	8002114 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d00b      	beq.n	8001f96 <HAL_UART_IRQHandler+0xae>
 8001f7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d005      	beq.n	8001f96 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8e:	f043 0201 	orr.w	r2, r3, #1
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f9a:	f003 0304 	and.w	r3, r3, #4
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d00b      	beq.n	8001fba <HAL_UART_IRQHandler+0xd2>
 8001fa2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d005      	beq.n	8001fba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb2:	f043 0202 	orr.w	r2, r3, #2
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d00b      	beq.n	8001fde <HAL_UART_IRQHandler+0xf6>
 8001fc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d005      	beq.n	8001fde <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd6:	f043 0204 	orr.w	r2, r3, #4
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fe2:	f003 0308 	and.w	r3, r3, #8
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d011      	beq.n	800200e <HAL_UART_IRQHandler+0x126>
 8001fea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001fee:	f003 0320 	and.w	r3, r3, #32
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d105      	bne.n	8002002 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001ff6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d005      	beq.n	800200e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	f043 0208 	orr.w	r2, r3, #8
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002012:	2b00      	cmp	r3, #0
 8002014:	f000 81f2 	beq.w	80023fc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800201c:	f003 0320 	and.w	r3, r3, #32
 8002020:	2b00      	cmp	r3, #0
 8002022:	d008      	beq.n	8002036 <HAL_UART_IRQHandler+0x14e>
 8002024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002028:	f003 0320 	and.w	r3, r3, #32
 800202c:	2b00      	cmp	r3, #0
 800202e:	d002      	beq.n	8002036 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f000 fb1e 	bl	8002672 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	695b      	ldr	r3, [r3, #20]
 800203c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002040:	2b00      	cmp	r3, #0
 8002042:	bf14      	ite	ne
 8002044:	2301      	movne	r3, #1
 8002046:	2300      	moveq	r3, #0
 8002048:	b2db      	uxtb	r3, r3
 800204a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	f003 0308 	and.w	r3, r3, #8
 8002056:	2b00      	cmp	r3, #0
 8002058:	d103      	bne.n	8002062 <HAL_UART_IRQHandler+0x17a>
 800205a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800205e:	2b00      	cmp	r3, #0
 8002060:	d04f      	beq.n	8002102 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f000 fa28 	bl	80024b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002072:	2b00      	cmp	r3, #0
 8002074:	d041      	beq.n	80020fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	3314      	adds	r3, #20
 800207c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002080:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002084:	e853 3f00 	ldrex	r3, [r3]
 8002088:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800208c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002090:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002094:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	3314      	adds	r3, #20
 800209e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80020a2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80020a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80020ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80020b2:	e841 2300 	strex	r3, r2, [r1]
 80020b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80020ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1d9      	bne.n	8002076 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d013      	beq.n	80020f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ce:	4a7e      	ldr	r2, [pc, #504]	; (80022c8 <HAL_UART_IRQHandler+0x3e0>)
 80020d0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7fe ffc2 	bl	8001060 <HAL_DMA_Abort_IT>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d016      	beq.n	8002110 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80020ec:	4610      	mov	r0, r2
 80020ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020f0:	e00e      	b.n	8002110 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f993 	bl	800241e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020f8:	e00a      	b.n	8002110 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f98f 	bl	800241e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002100:	e006      	b.n	8002110 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f98b 	bl	800241e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800210e:	e175      	b.n	80023fc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002110:	bf00      	nop
    return;
 8002112:	e173      	b.n	80023fc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002118:	2b01      	cmp	r3, #1
 800211a:	f040 814f 	bne.w	80023bc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800211e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002122:	f003 0310 	and.w	r3, r3, #16
 8002126:	2b00      	cmp	r3, #0
 8002128:	f000 8148 	beq.w	80023bc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800212c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002130:	f003 0310 	and.w	r3, r3, #16
 8002134:	2b00      	cmp	r3, #0
 8002136:	f000 8141 	beq.w	80023bc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800213a:	2300      	movs	r3, #0
 800213c:	60bb      	str	r3, [r7, #8]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	60bb      	str	r3, [r7, #8]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800215a:	2b00      	cmp	r3, #0
 800215c:	f000 80b6 	beq.w	80022cc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800216c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002170:	2b00      	cmp	r3, #0
 8002172:	f000 8145 	beq.w	8002400 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800217a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800217e:	429a      	cmp	r2, r3
 8002180:	f080 813e 	bcs.w	8002400 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800218a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	2b20      	cmp	r3, #32
 8002194:	f000 8088 	beq.w	80022a8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	330c      	adds	r3, #12
 800219e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80021a6:	e853 3f00 	ldrex	r3, [r3]
 80021aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80021ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021b6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	330c      	adds	r3, #12
 80021c0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80021c4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80021c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021cc:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80021d0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80021d4:	e841 2300 	strex	r3, r2, [r1]
 80021d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80021dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1d9      	bne.n	8002198 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	3314      	adds	r3, #20
 80021ea:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021ee:	e853 3f00 	ldrex	r3, [r3]
 80021f2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80021f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80021f6:	f023 0301 	bic.w	r3, r3, #1
 80021fa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	3314      	adds	r3, #20
 8002204:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002208:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800220c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800220e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002210:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002214:	e841 2300 	strex	r3, r2, [r1]
 8002218:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800221a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800221c:	2b00      	cmp	r3, #0
 800221e:	d1e1      	bne.n	80021e4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	3314      	adds	r3, #20
 8002226:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002228:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800222a:	e853 3f00 	ldrex	r3, [r3]
 800222e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002230:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002232:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002236:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	3314      	adds	r3, #20
 8002240:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002244:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002246:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002248:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800224a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800224c:	e841 2300 	strex	r3, r2, [r1]
 8002250:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002252:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1e3      	bne.n	8002220 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2220      	movs	r2, #32
 800225c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	330c      	adds	r3, #12
 800226c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800226e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002270:	e853 3f00 	ldrex	r3, [r3]
 8002274:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002276:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002278:	f023 0310 	bic.w	r3, r3, #16
 800227c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	330c      	adds	r3, #12
 8002286:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800228a:	65ba      	str	r2, [r7, #88]	; 0x58
 800228c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800228e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002290:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002292:	e841 2300 	strex	r3, r2, [r1]
 8002296:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002298:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1e3      	bne.n	8002266 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7fe fea1 	bl	8000fea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2202      	movs	r2, #2
 80022ac:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	4619      	mov	r1, r3
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 f8b6 	bl	8002430 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80022c4:	e09c      	b.n	8002400 <HAL_UART_IRQHandler+0x518>
 80022c6:	bf00      	nop
 80022c8:	0800257d 	.word	0x0800257d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f000 808e 	beq.w	8002404 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80022e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	f000 8089 	beq.w	8002404 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	330c      	adds	r3, #12
 80022f8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022fc:	e853 3f00 	ldrex	r3, [r3]
 8002300:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002304:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002308:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	330c      	adds	r3, #12
 8002312:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002316:	647a      	str	r2, [r7, #68]	; 0x44
 8002318:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800231a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800231c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800231e:	e841 2300 	strex	r3, r2, [r1]
 8002322:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002324:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1e3      	bne.n	80022f2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	3314      	adds	r3, #20
 8002330:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002334:	e853 3f00 	ldrex	r3, [r3]
 8002338:	623b      	str	r3, [r7, #32]
   return(result);
 800233a:	6a3b      	ldr	r3, [r7, #32]
 800233c:	f023 0301 	bic.w	r3, r3, #1
 8002340:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3314      	adds	r3, #20
 800234a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800234e:	633a      	str	r2, [r7, #48]	; 0x30
 8002350:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002352:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002354:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002356:	e841 2300 	strex	r3, r2, [r1]
 800235a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800235c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1e3      	bne.n	800232a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2220      	movs	r2, #32
 8002366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	330c      	adds	r3, #12
 8002376:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	e853 3f00 	ldrex	r3, [r3]
 800237e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f023 0310 	bic.w	r3, r3, #16
 8002386:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	330c      	adds	r3, #12
 8002390:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002394:	61fa      	str	r2, [r7, #28]
 8002396:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002398:	69b9      	ldr	r1, [r7, #24]
 800239a:	69fa      	ldr	r2, [r7, #28]
 800239c:	e841 2300 	strex	r3, r2, [r1]
 80023a0:	617b      	str	r3, [r7, #20]
   return(result);
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d1e3      	bne.n	8002370 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2202      	movs	r2, #2
 80023ac:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80023ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80023b2:	4619      	mov	r1, r3
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 f83b 	bl	8002430 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80023ba:	e023      	b.n	8002404 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80023bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d009      	beq.n	80023dc <HAL_UART_IRQHandler+0x4f4>
 80023c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d003      	beq.n	80023dc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f000 f8e5 	bl	80025a4 <UART_Transmit_IT>
    return;
 80023da:	e014      	b.n	8002406 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80023dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00e      	beq.n	8002406 <HAL_UART_IRQHandler+0x51e>
 80023e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d008      	beq.n	8002406 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f000 f924 	bl	8002642 <UART_EndTransmit_IT>
    return;
 80023fa:	e004      	b.n	8002406 <HAL_UART_IRQHandler+0x51e>
    return;
 80023fc:	bf00      	nop
 80023fe:	e002      	b.n	8002406 <HAL_UART_IRQHandler+0x51e>
      return;
 8002400:	bf00      	nop
 8002402:	e000      	b.n	8002406 <HAL_UART_IRQHandler+0x51e>
      return;
 8002404:	bf00      	nop
  }
}
 8002406:	37e8      	adds	r7, #232	; 0xe8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	bc80      	pop	{r7}
 800241c:	4770      	bx	lr

0800241e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800241e:	b480      	push	{r7}
 8002420:	b083      	sub	sp, #12
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr

08002430 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	460b      	mov	r3, r1
 800243a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr

08002446 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002446:	b480      	push	{r7}
 8002448:	b085      	sub	sp, #20
 800244a:	af00      	add	r7, sp, #0
 800244c:	60f8      	str	r0, [r7, #12]
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	4613      	mov	r3, r2
 8002452:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	68ba      	ldr	r2, [r7, #8]
 8002458:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	88fa      	ldrh	r2, [r7, #6]
 800245e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	88fa      	ldrh	r2, [r7, #6]
 8002464:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2200      	movs	r2, #0
 800246a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2222      	movs	r2, #34	; 0x22
 8002470:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d007      	beq.n	800248c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68da      	ldr	r2, [r3, #12]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800248a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	695a      	ldr	r2, [r3, #20]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 0201 	orr.w	r2, r2, #1
 800249a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68da      	ldr	r2, [r3, #12]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0220 	orr.w	r2, r2, #32
 80024aa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3714      	adds	r7, #20
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr

080024b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b095      	sub	sp, #84	; 0x54
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	330c      	adds	r3, #12
 80024c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024ca:	e853 3f00 	ldrex	r3, [r3]
 80024ce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80024d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80024d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	330c      	adds	r3, #12
 80024de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80024e0:	643a      	str	r2, [r7, #64]	; 0x40
 80024e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80024e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80024e8:	e841 2300 	strex	r3, r2, [r1]
 80024ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80024ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d1e5      	bne.n	80024c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	3314      	adds	r3, #20
 80024fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024fc:	6a3b      	ldr	r3, [r7, #32]
 80024fe:	e853 3f00 	ldrex	r3, [r3]
 8002502:	61fb      	str	r3, [r7, #28]
   return(result);
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f023 0301 	bic.w	r3, r3, #1
 800250a:	64bb      	str	r3, [r7, #72]	; 0x48
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	3314      	adds	r3, #20
 8002512:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002514:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002516:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002518:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800251a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800251c:	e841 2300 	strex	r3, r2, [r1]
 8002520:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002524:	2b00      	cmp	r3, #0
 8002526:	d1e5      	bne.n	80024f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252c:	2b01      	cmp	r3, #1
 800252e:	d119      	bne.n	8002564 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	330c      	adds	r3, #12
 8002536:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	e853 3f00 	ldrex	r3, [r3]
 800253e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	f023 0310 	bic.w	r3, r3, #16
 8002546:	647b      	str	r3, [r7, #68]	; 0x44
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	330c      	adds	r3, #12
 800254e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002550:	61ba      	str	r2, [r7, #24]
 8002552:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002554:	6979      	ldr	r1, [r7, #20]
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	e841 2300 	strex	r3, r2, [r1]
 800255c:	613b      	str	r3, [r7, #16]
   return(result);
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1e5      	bne.n	8002530 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2220      	movs	r2, #32
 8002568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002572:	bf00      	nop
 8002574:	3754      	adds	r7, #84	; 0x54
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr

0800257c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002588:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2200      	movs	r2, #0
 800258e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	f7ff ff41 	bl	800241e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800259c:	bf00      	nop
 800259e:	3710      	adds	r7, #16
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b21      	cmp	r3, #33	; 0x21
 80025b6:	d13e      	bne.n	8002636 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025c0:	d114      	bne.n	80025ec <UART_Transmit_IT+0x48>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	691b      	ldr	r3, [r3, #16]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d110      	bne.n	80025ec <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	881b      	ldrh	r3, [r3, #0]
 80025d4:	461a      	mov	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025de:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	1c9a      	adds	r2, r3, #2
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	621a      	str	r2, [r3, #32]
 80025ea:	e008      	b.n	80025fe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	1c59      	adds	r1, r3, #1
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6211      	str	r1, [r2, #32]
 80025f6:	781a      	ldrb	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002602:	b29b      	uxth	r3, r3
 8002604:	3b01      	subs	r3, #1
 8002606:	b29b      	uxth	r3, r3
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	4619      	mov	r1, r3
 800260c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10f      	bne.n	8002632 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68da      	ldr	r2, [r3, #12]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002620:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68da      	ldr	r2, [r3, #12]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002630:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002632:	2300      	movs	r3, #0
 8002634:	e000      	b.n	8002638 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002636:	2302      	movs	r3, #2
  }
}
 8002638:	4618      	mov	r0, r3
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	bc80      	pop	{r7}
 8002640:	4770      	bx	lr

08002642 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68da      	ldr	r2, [r3, #12]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002658:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2220      	movs	r2, #32
 800265e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7ff fed2 	bl	800240c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b08c      	sub	sp, #48	; 0x30
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b22      	cmp	r3, #34	; 0x22
 8002684:	f040 80ae 	bne.w	80027e4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002690:	d117      	bne.n	80026c2 <UART_Receive_IT+0x50>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d113      	bne.n	80026c2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800269a:	2300      	movs	r3, #0
 800269c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026a2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026b0:	b29a      	uxth	r2, r3
 80026b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ba:	1c9a      	adds	r2, r3, #2
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	629a      	str	r2, [r3, #40]	; 0x28
 80026c0:	e026      	b.n	8002710 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026d4:	d007      	beq.n	80026e6 <UART_Receive_IT+0x74>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10a      	bne.n	80026f4 <UART_Receive_IT+0x82>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d106      	bne.n	80026f4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026f0:	701a      	strb	r2, [r3, #0]
 80026f2:	e008      	b.n	8002706 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002700:	b2da      	uxtb	r2, r3
 8002702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002704:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002714:	b29b      	uxth	r3, r3
 8002716:	3b01      	subs	r3, #1
 8002718:	b29b      	uxth	r3, r3
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	4619      	mov	r1, r3
 800271e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002720:	2b00      	cmp	r3, #0
 8002722:	d15d      	bne.n	80027e0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	68da      	ldr	r2, [r3, #12]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 0220 	bic.w	r2, r2, #32
 8002732:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002742:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	695a      	ldr	r2, [r3, #20]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 0201 	bic.w	r2, r2, #1
 8002752:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2220      	movs	r2, #32
 8002758:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002766:	2b01      	cmp	r3, #1
 8002768:	d135      	bne.n	80027d6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	330c      	adds	r3, #12
 8002776:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	e853 3f00 	ldrex	r3, [r3]
 800277e:	613b      	str	r3, [r7, #16]
   return(result);
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	f023 0310 	bic.w	r3, r3, #16
 8002786:	627b      	str	r3, [r7, #36]	; 0x24
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	330c      	adds	r3, #12
 800278e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002790:	623a      	str	r2, [r7, #32]
 8002792:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002794:	69f9      	ldr	r1, [r7, #28]
 8002796:	6a3a      	ldr	r2, [r7, #32]
 8002798:	e841 2300 	strex	r3, r2, [r1]
 800279c:	61bb      	str	r3, [r7, #24]
   return(result);
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1e5      	bne.n	8002770 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0310 	and.w	r3, r3, #16
 80027ae:	2b10      	cmp	r3, #16
 80027b0:	d10a      	bne.n	80027c8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80027cc:	4619      	mov	r1, r3
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f7ff fe2e 	bl	8002430 <HAL_UARTEx_RxEventCallback>
 80027d4:	e002      	b.n	80027dc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7fd fd68 	bl	80002ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80027dc:	2300      	movs	r3, #0
 80027de:	e002      	b.n	80027e6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80027e0:	2300      	movs	r3, #0
 80027e2:	e000      	b.n	80027e6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80027e4:	2302      	movs	r3, #2
  }
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3730      	adds	r7, #48	; 0x30
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
	...

080027f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68da      	ldr	r2, [r3, #12]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	431a      	orrs	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	4313      	orrs	r3, r2
 800281e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800282a:	f023 030c 	bic.w	r3, r3, #12
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	68b9      	ldr	r1, [r7, #8]
 8002834:	430b      	orrs	r3, r1
 8002836:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699a      	ldr	r2, [r3, #24]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a2c      	ldr	r2, [pc, #176]	; (8002904 <UART_SetConfig+0x114>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d103      	bne.n	8002860 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002858:	f7ff f9e8 	bl	8001c2c <HAL_RCC_GetPCLK2Freq>
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	e002      	b.n	8002866 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002860:	f7ff f9d0 	bl	8001c04 <HAL_RCC_GetPCLK1Freq>
 8002864:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	009a      	lsls	r2, r3, #2
 8002870:	441a      	add	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	fbb2 f3f3 	udiv	r3, r2, r3
 800287c:	4a22      	ldr	r2, [pc, #136]	; (8002908 <UART_SetConfig+0x118>)
 800287e:	fba2 2303 	umull	r2, r3, r2, r3
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	0119      	lsls	r1, r3, #4
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	4613      	mov	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	009a      	lsls	r2, r3, #2
 8002890:	441a      	add	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	fbb2 f2f3 	udiv	r2, r2, r3
 800289c:	4b1a      	ldr	r3, [pc, #104]	; (8002908 <UART_SetConfig+0x118>)
 800289e:	fba3 0302 	umull	r0, r3, r3, r2
 80028a2:	095b      	lsrs	r3, r3, #5
 80028a4:	2064      	movs	r0, #100	; 0x64
 80028a6:	fb00 f303 	mul.w	r3, r0, r3
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	011b      	lsls	r3, r3, #4
 80028ae:	3332      	adds	r3, #50	; 0x32
 80028b0:	4a15      	ldr	r2, [pc, #84]	; (8002908 <UART_SetConfig+0x118>)
 80028b2:	fba2 2303 	umull	r2, r3, r2, r3
 80028b6:	095b      	lsrs	r3, r3, #5
 80028b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028bc:	4419      	add	r1, r3
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	4613      	mov	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	4413      	add	r3, r2
 80028c6:	009a      	lsls	r2, r3, #2
 80028c8:	441a      	add	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80028d4:	4b0c      	ldr	r3, [pc, #48]	; (8002908 <UART_SetConfig+0x118>)
 80028d6:	fba3 0302 	umull	r0, r3, r3, r2
 80028da:	095b      	lsrs	r3, r3, #5
 80028dc:	2064      	movs	r0, #100	; 0x64
 80028de:	fb00 f303 	mul.w	r3, r0, r3
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	011b      	lsls	r3, r3, #4
 80028e6:	3332      	adds	r3, #50	; 0x32
 80028e8:	4a07      	ldr	r2, [pc, #28]	; (8002908 <UART_SetConfig+0x118>)
 80028ea:	fba2 2303 	umull	r2, r3, r2, r3
 80028ee:	095b      	lsrs	r3, r3, #5
 80028f0:	f003 020f 	and.w	r2, r3, #15
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	440a      	add	r2, r1
 80028fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80028fc:	bf00      	nop
 80028fe:	3710      	adds	r7, #16
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40013800 	.word	0x40013800
 8002908:	51eb851f 	.word	0x51eb851f

0800290c <__errno>:
 800290c:	4b01      	ldr	r3, [pc, #4]	; (8002914 <__errno+0x8>)
 800290e:	6818      	ldr	r0, [r3, #0]
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	2000000c 	.word	0x2000000c

08002918 <__libc_init_array>:
 8002918:	b570      	push	{r4, r5, r6, lr}
 800291a:	2600      	movs	r6, #0
 800291c:	4d0c      	ldr	r5, [pc, #48]	; (8002950 <__libc_init_array+0x38>)
 800291e:	4c0d      	ldr	r4, [pc, #52]	; (8002954 <__libc_init_array+0x3c>)
 8002920:	1b64      	subs	r4, r4, r5
 8002922:	10a4      	asrs	r4, r4, #2
 8002924:	42a6      	cmp	r6, r4
 8002926:	d109      	bne.n	800293c <__libc_init_array+0x24>
 8002928:	f000 ff82 	bl	8003830 <_init>
 800292c:	2600      	movs	r6, #0
 800292e:	4d0a      	ldr	r5, [pc, #40]	; (8002958 <__libc_init_array+0x40>)
 8002930:	4c0a      	ldr	r4, [pc, #40]	; (800295c <__libc_init_array+0x44>)
 8002932:	1b64      	subs	r4, r4, r5
 8002934:	10a4      	asrs	r4, r4, #2
 8002936:	42a6      	cmp	r6, r4
 8002938:	d105      	bne.n	8002946 <__libc_init_array+0x2e>
 800293a:	bd70      	pop	{r4, r5, r6, pc}
 800293c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002940:	4798      	blx	r3
 8002942:	3601      	adds	r6, #1
 8002944:	e7ee      	b.n	8002924 <__libc_init_array+0xc>
 8002946:	f855 3b04 	ldr.w	r3, [r5], #4
 800294a:	4798      	blx	r3
 800294c:	3601      	adds	r6, #1
 800294e:	e7f2      	b.n	8002936 <__libc_init_array+0x1e>
 8002950:	08003918 	.word	0x08003918
 8002954:	08003918 	.word	0x08003918
 8002958:	08003918 	.word	0x08003918
 800295c:	0800391c 	.word	0x0800391c

08002960 <memset>:
 8002960:	4603      	mov	r3, r0
 8002962:	4402      	add	r2, r0
 8002964:	4293      	cmp	r3, r2
 8002966:	d100      	bne.n	800296a <memset+0xa>
 8002968:	4770      	bx	lr
 800296a:	f803 1b01 	strb.w	r1, [r3], #1
 800296e:	e7f9      	b.n	8002964 <memset+0x4>

08002970 <iprintf>:
 8002970:	b40f      	push	{r0, r1, r2, r3}
 8002972:	4b0a      	ldr	r3, [pc, #40]	; (800299c <iprintf+0x2c>)
 8002974:	b513      	push	{r0, r1, r4, lr}
 8002976:	681c      	ldr	r4, [r3, #0]
 8002978:	b124      	cbz	r4, 8002984 <iprintf+0x14>
 800297a:	69a3      	ldr	r3, [r4, #24]
 800297c:	b913      	cbnz	r3, 8002984 <iprintf+0x14>
 800297e:	4620      	mov	r0, r4
 8002980:	f000 f866 	bl	8002a50 <__sinit>
 8002984:	ab05      	add	r3, sp, #20
 8002986:	4620      	mov	r0, r4
 8002988:	9a04      	ldr	r2, [sp, #16]
 800298a:	68a1      	ldr	r1, [r4, #8]
 800298c:	9301      	str	r3, [sp, #4]
 800298e:	f000 f981 	bl	8002c94 <_vfiprintf_r>
 8002992:	b002      	add	sp, #8
 8002994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002998:	b004      	add	sp, #16
 800299a:	4770      	bx	lr
 800299c:	2000000c 	.word	0x2000000c

080029a0 <std>:
 80029a0:	2300      	movs	r3, #0
 80029a2:	b510      	push	{r4, lr}
 80029a4:	4604      	mov	r4, r0
 80029a6:	e9c0 3300 	strd	r3, r3, [r0]
 80029aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80029ae:	6083      	str	r3, [r0, #8]
 80029b0:	8181      	strh	r1, [r0, #12]
 80029b2:	6643      	str	r3, [r0, #100]	; 0x64
 80029b4:	81c2      	strh	r2, [r0, #14]
 80029b6:	6183      	str	r3, [r0, #24]
 80029b8:	4619      	mov	r1, r3
 80029ba:	2208      	movs	r2, #8
 80029bc:	305c      	adds	r0, #92	; 0x5c
 80029be:	f7ff ffcf 	bl	8002960 <memset>
 80029c2:	4b05      	ldr	r3, [pc, #20]	; (80029d8 <std+0x38>)
 80029c4:	6224      	str	r4, [r4, #32]
 80029c6:	6263      	str	r3, [r4, #36]	; 0x24
 80029c8:	4b04      	ldr	r3, [pc, #16]	; (80029dc <std+0x3c>)
 80029ca:	62a3      	str	r3, [r4, #40]	; 0x28
 80029cc:	4b04      	ldr	r3, [pc, #16]	; (80029e0 <std+0x40>)
 80029ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 80029d0:	4b04      	ldr	r3, [pc, #16]	; (80029e4 <std+0x44>)
 80029d2:	6323      	str	r3, [r4, #48]	; 0x30
 80029d4:	bd10      	pop	{r4, pc}
 80029d6:	bf00      	nop
 80029d8:	08003241 	.word	0x08003241
 80029dc:	08003263 	.word	0x08003263
 80029e0:	0800329b 	.word	0x0800329b
 80029e4:	080032bf 	.word	0x080032bf

080029e8 <_cleanup_r>:
 80029e8:	4901      	ldr	r1, [pc, #4]	; (80029f0 <_cleanup_r+0x8>)
 80029ea:	f000 b8af 	b.w	8002b4c <_fwalk_reent>
 80029ee:	bf00      	nop
 80029f0:	08003599 	.word	0x08003599

080029f4 <__sfmoreglue>:
 80029f4:	b570      	push	{r4, r5, r6, lr}
 80029f6:	2568      	movs	r5, #104	; 0x68
 80029f8:	1e4a      	subs	r2, r1, #1
 80029fa:	4355      	muls	r5, r2
 80029fc:	460e      	mov	r6, r1
 80029fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002a02:	f000 f8c5 	bl	8002b90 <_malloc_r>
 8002a06:	4604      	mov	r4, r0
 8002a08:	b140      	cbz	r0, 8002a1c <__sfmoreglue+0x28>
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	e9c0 1600 	strd	r1, r6, [r0]
 8002a10:	300c      	adds	r0, #12
 8002a12:	60a0      	str	r0, [r4, #8]
 8002a14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002a18:	f7ff ffa2 	bl	8002960 <memset>
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	bd70      	pop	{r4, r5, r6, pc}

08002a20 <__sfp_lock_acquire>:
 8002a20:	4801      	ldr	r0, [pc, #4]	; (8002a28 <__sfp_lock_acquire+0x8>)
 8002a22:	f000 b8b3 	b.w	8002b8c <__retarget_lock_acquire_recursive>
 8002a26:	bf00      	nop
 8002a28:	20000148 	.word	0x20000148

08002a2c <__sfp_lock_release>:
 8002a2c:	4801      	ldr	r0, [pc, #4]	; (8002a34 <__sfp_lock_release+0x8>)
 8002a2e:	f000 b8ae 	b.w	8002b8e <__retarget_lock_release_recursive>
 8002a32:	bf00      	nop
 8002a34:	20000148 	.word	0x20000148

08002a38 <__sinit_lock_acquire>:
 8002a38:	4801      	ldr	r0, [pc, #4]	; (8002a40 <__sinit_lock_acquire+0x8>)
 8002a3a:	f000 b8a7 	b.w	8002b8c <__retarget_lock_acquire_recursive>
 8002a3e:	bf00      	nop
 8002a40:	20000143 	.word	0x20000143

08002a44 <__sinit_lock_release>:
 8002a44:	4801      	ldr	r0, [pc, #4]	; (8002a4c <__sinit_lock_release+0x8>)
 8002a46:	f000 b8a2 	b.w	8002b8e <__retarget_lock_release_recursive>
 8002a4a:	bf00      	nop
 8002a4c:	20000143 	.word	0x20000143

08002a50 <__sinit>:
 8002a50:	b510      	push	{r4, lr}
 8002a52:	4604      	mov	r4, r0
 8002a54:	f7ff fff0 	bl	8002a38 <__sinit_lock_acquire>
 8002a58:	69a3      	ldr	r3, [r4, #24]
 8002a5a:	b11b      	cbz	r3, 8002a64 <__sinit+0x14>
 8002a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a60:	f7ff bff0 	b.w	8002a44 <__sinit_lock_release>
 8002a64:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002a68:	6523      	str	r3, [r4, #80]	; 0x50
 8002a6a:	4b13      	ldr	r3, [pc, #76]	; (8002ab8 <__sinit+0x68>)
 8002a6c:	4a13      	ldr	r2, [pc, #76]	; (8002abc <__sinit+0x6c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	62a2      	str	r2, [r4, #40]	; 0x28
 8002a72:	42a3      	cmp	r3, r4
 8002a74:	bf08      	it	eq
 8002a76:	2301      	moveq	r3, #1
 8002a78:	4620      	mov	r0, r4
 8002a7a:	bf08      	it	eq
 8002a7c:	61a3      	streq	r3, [r4, #24]
 8002a7e:	f000 f81f 	bl	8002ac0 <__sfp>
 8002a82:	6060      	str	r0, [r4, #4]
 8002a84:	4620      	mov	r0, r4
 8002a86:	f000 f81b 	bl	8002ac0 <__sfp>
 8002a8a:	60a0      	str	r0, [r4, #8]
 8002a8c:	4620      	mov	r0, r4
 8002a8e:	f000 f817 	bl	8002ac0 <__sfp>
 8002a92:	2200      	movs	r2, #0
 8002a94:	2104      	movs	r1, #4
 8002a96:	60e0      	str	r0, [r4, #12]
 8002a98:	6860      	ldr	r0, [r4, #4]
 8002a9a:	f7ff ff81 	bl	80029a0 <std>
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	2109      	movs	r1, #9
 8002aa2:	68a0      	ldr	r0, [r4, #8]
 8002aa4:	f7ff ff7c 	bl	80029a0 <std>
 8002aa8:	2202      	movs	r2, #2
 8002aaa:	2112      	movs	r1, #18
 8002aac:	68e0      	ldr	r0, [r4, #12]
 8002aae:	f7ff ff77 	bl	80029a0 <std>
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	61a3      	str	r3, [r4, #24]
 8002ab6:	e7d1      	b.n	8002a5c <__sinit+0xc>
 8002ab8:	08003880 	.word	0x08003880
 8002abc:	080029e9 	.word	0x080029e9

08002ac0 <__sfp>:
 8002ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ac2:	4607      	mov	r7, r0
 8002ac4:	f7ff ffac 	bl	8002a20 <__sfp_lock_acquire>
 8002ac8:	4b1e      	ldr	r3, [pc, #120]	; (8002b44 <__sfp+0x84>)
 8002aca:	681e      	ldr	r6, [r3, #0]
 8002acc:	69b3      	ldr	r3, [r6, #24]
 8002ace:	b913      	cbnz	r3, 8002ad6 <__sfp+0x16>
 8002ad0:	4630      	mov	r0, r6
 8002ad2:	f7ff ffbd 	bl	8002a50 <__sinit>
 8002ad6:	3648      	adds	r6, #72	; 0x48
 8002ad8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002adc:	3b01      	subs	r3, #1
 8002ade:	d503      	bpl.n	8002ae8 <__sfp+0x28>
 8002ae0:	6833      	ldr	r3, [r6, #0]
 8002ae2:	b30b      	cbz	r3, 8002b28 <__sfp+0x68>
 8002ae4:	6836      	ldr	r6, [r6, #0]
 8002ae6:	e7f7      	b.n	8002ad8 <__sfp+0x18>
 8002ae8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002aec:	b9d5      	cbnz	r5, 8002b24 <__sfp+0x64>
 8002aee:	4b16      	ldr	r3, [pc, #88]	; (8002b48 <__sfp+0x88>)
 8002af0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002af4:	60e3      	str	r3, [r4, #12]
 8002af6:	6665      	str	r5, [r4, #100]	; 0x64
 8002af8:	f000 f847 	bl	8002b8a <__retarget_lock_init_recursive>
 8002afc:	f7ff ff96 	bl	8002a2c <__sfp_lock_release>
 8002b00:	2208      	movs	r2, #8
 8002b02:	4629      	mov	r1, r5
 8002b04:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002b08:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002b0c:	6025      	str	r5, [r4, #0]
 8002b0e:	61a5      	str	r5, [r4, #24]
 8002b10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002b14:	f7ff ff24 	bl	8002960 <memset>
 8002b18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002b1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002b20:	4620      	mov	r0, r4
 8002b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b24:	3468      	adds	r4, #104	; 0x68
 8002b26:	e7d9      	b.n	8002adc <__sfp+0x1c>
 8002b28:	2104      	movs	r1, #4
 8002b2a:	4638      	mov	r0, r7
 8002b2c:	f7ff ff62 	bl	80029f4 <__sfmoreglue>
 8002b30:	4604      	mov	r4, r0
 8002b32:	6030      	str	r0, [r6, #0]
 8002b34:	2800      	cmp	r0, #0
 8002b36:	d1d5      	bne.n	8002ae4 <__sfp+0x24>
 8002b38:	f7ff ff78 	bl	8002a2c <__sfp_lock_release>
 8002b3c:	230c      	movs	r3, #12
 8002b3e:	603b      	str	r3, [r7, #0]
 8002b40:	e7ee      	b.n	8002b20 <__sfp+0x60>
 8002b42:	bf00      	nop
 8002b44:	08003880 	.word	0x08003880
 8002b48:	ffff0001 	.word	0xffff0001

08002b4c <_fwalk_reent>:
 8002b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b50:	4606      	mov	r6, r0
 8002b52:	4688      	mov	r8, r1
 8002b54:	2700      	movs	r7, #0
 8002b56:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002b5a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002b5e:	f1b9 0901 	subs.w	r9, r9, #1
 8002b62:	d505      	bpl.n	8002b70 <_fwalk_reent+0x24>
 8002b64:	6824      	ldr	r4, [r4, #0]
 8002b66:	2c00      	cmp	r4, #0
 8002b68:	d1f7      	bne.n	8002b5a <_fwalk_reent+0xe>
 8002b6a:	4638      	mov	r0, r7
 8002b6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b70:	89ab      	ldrh	r3, [r5, #12]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d907      	bls.n	8002b86 <_fwalk_reent+0x3a>
 8002b76:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	d003      	beq.n	8002b86 <_fwalk_reent+0x3a>
 8002b7e:	4629      	mov	r1, r5
 8002b80:	4630      	mov	r0, r6
 8002b82:	47c0      	blx	r8
 8002b84:	4307      	orrs	r7, r0
 8002b86:	3568      	adds	r5, #104	; 0x68
 8002b88:	e7e9      	b.n	8002b5e <_fwalk_reent+0x12>

08002b8a <__retarget_lock_init_recursive>:
 8002b8a:	4770      	bx	lr

08002b8c <__retarget_lock_acquire_recursive>:
 8002b8c:	4770      	bx	lr

08002b8e <__retarget_lock_release_recursive>:
 8002b8e:	4770      	bx	lr

08002b90 <_malloc_r>:
 8002b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b92:	1ccd      	adds	r5, r1, #3
 8002b94:	f025 0503 	bic.w	r5, r5, #3
 8002b98:	3508      	adds	r5, #8
 8002b9a:	2d0c      	cmp	r5, #12
 8002b9c:	bf38      	it	cc
 8002b9e:	250c      	movcc	r5, #12
 8002ba0:	2d00      	cmp	r5, #0
 8002ba2:	4606      	mov	r6, r0
 8002ba4:	db01      	blt.n	8002baa <_malloc_r+0x1a>
 8002ba6:	42a9      	cmp	r1, r5
 8002ba8:	d903      	bls.n	8002bb2 <_malloc_r+0x22>
 8002baa:	230c      	movs	r3, #12
 8002bac:	6033      	str	r3, [r6, #0]
 8002bae:	2000      	movs	r0, #0
 8002bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bb2:	f000 fdb1 	bl	8003718 <__malloc_lock>
 8002bb6:	4921      	ldr	r1, [pc, #132]	; (8002c3c <_malloc_r+0xac>)
 8002bb8:	680a      	ldr	r2, [r1, #0]
 8002bba:	4614      	mov	r4, r2
 8002bbc:	b99c      	cbnz	r4, 8002be6 <_malloc_r+0x56>
 8002bbe:	4f20      	ldr	r7, [pc, #128]	; (8002c40 <_malloc_r+0xb0>)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	b923      	cbnz	r3, 8002bce <_malloc_r+0x3e>
 8002bc4:	4621      	mov	r1, r4
 8002bc6:	4630      	mov	r0, r6
 8002bc8:	f000 fb2a 	bl	8003220 <_sbrk_r>
 8002bcc:	6038      	str	r0, [r7, #0]
 8002bce:	4629      	mov	r1, r5
 8002bd0:	4630      	mov	r0, r6
 8002bd2:	f000 fb25 	bl	8003220 <_sbrk_r>
 8002bd6:	1c43      	adds	r3, r0, #1
 8002bd8:	d123      	bne.n	8002c22 <_malloc_r+0x92>
 8002bda:	230c      	movs	r3, #12
 8002bdc:	4630      	mov	r0, r6
 8002bde:	6033      	str	r3, [r6, #0]
 8002be0:	f000 fda0 	bl	8003724 <__malloc_unlock>
 8002be4:	e7e3      	b.n	8002bae <_malloc_r+0x1e>
 8002be6:	6823      	ldr	r3, [r4, #0]
 8002be8:	1b5b      	subs	r3, r3, r5
 8002bea:	d417      	bmi.n	8002c1c <_malloc_r+0x8c>
 8002bec:	2b0b      	cmp	r3, #11
 8002bee:	d903      	bls.n	8002bf8 <_malloc_r+0x68>
 8002bf0:	6023      	str	r3, [r4, #0]
 8002bf2:	441c      	add	r4, r3
 8002bf4:	6025      	str	r5, [r4, #0]
 8002bf6:	e004      	b.n	8002c02 <_malloc_r+0x72>
 8002bf8:	6863      	ldr	r3, [r4, #4]
 8002bfa:	42a2      	cmp	r2, r4
 8002bfc:	bf0c      	ite	eq
 8002bfe:	600b      	streq	r3, [r1, #0]
 8002c00:	6053      	strne	r3, [r2, #4]
 8002c02:	4630      	mov	r0, r6
 8002c04:	f000 fd8e 	bl	8003724 <__malloc_unlock>
 8002c08:	f104 000b 	add.w	r0, r4, #11
 8002c0c:	1d23      	adds	r3, r4, #4
 8002c0e:	f020 0007 	bic.w	r0, r0, #7
 8002c12:	1ac2      	subs	r2, r0, r3
 8002c14:	d0cc      	beq.n	8002bb0 <_malloc_r+0x20>
 8002c16:	1a1b      	subs	r3, r3, r0
 8002c18:	50a3      	str	r3, [r4, r2]
 8002c1a:	e7c9      	b.n	8002bb0 <_malloc_r+0x20>
 8002c1c:	4622      	mov	r2, r4
 8002c1e:	6864      	ldr	r4, [r4, #4]
 8002c20:	e7cc      	b.n	8002bbc <_malloc_r+0x2c>
 8002c22:	1cc4      	adds	r4, r0, #3
 8002c24:	f024 0403 	bic.w	r4, r4, #3
 8002c28:	42a0      	cmp	r0, r4
 8002c2a:	d0e3      	beq.n	8002bf4 <_malloc_r+0x64>
 8002c2c:	1a21      	subs	r1, r4, r0
 8002c2e:	4630      	mov	r0, r6
 8002c30:	f000 faf6 	bl	8003220 <_sbrk_r>
 8002c34:	3001      	adds	r0, #1
 8002c36:	d1dd      	bne.n	8002bf4 <_malloc_r+0x64>
 8002c38:	e7cf      	b.n	8002bda <_malloc_r+0x4a>
 8002c3a:	bf00      	nop
 8002c3c:	2000009c 	.word	0x2000009c
 8002c40:	200000a0 	.word	0x200000a0

08002c44 <__sfputc_r>:
 8002c44:	6893      	ldr	r3, [r2, #8]
 8002c46:	b410      	push	{r4}
 8002c48:	3b01      	subs	r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	6093      	str	r3, [r2, #8]
 8002c4e:	da07      	bge.n	8002c60 <__sfputc_r+0x1c>
 8002c50:	6994      	ldr	r4, [r2, #24]
 8002c52:	42a3      	cmp	r3, r4
 8002c54:	db01      	blt.n	8002c5a <__sfputc_r+0x16>
 8002c56:	290a      	cmp	r1, #10
 8002c58:	d102      	bne.n	8002c60 <__sfputc_r+0x1c>
 8002c5a:	bc10      	pop	{r4}
 8002c5c:	f000 bb34 	b.w	80032c8 <__swbuf_r>
 8002c60:	6813      	ldr	r3, [r2, #0]
 8002c62:	1c58      	adds	r0, r3, #1
 8002c64:	6010      	str	r0, [r2, #0]
 8002c66:	7019      	strb	r1, [r3, #0]
 8002c68:	4608      	mov	r0, r1
 8002c6a:	bc10      	pop	{r4}
 8002c6c:	4770      	bx	lr

08002c6e <__sfputs_r>:
 8002c6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c70:	4606      	mov	r6, r0
 8002c72:	460f      	mov	r7, r1
 8002c74:	4614      	mov	r4, r2
 8002c76:	18d5      	adds	r5, r2, r3
 8002c78:	42ac      	cmp	r4, r5
 8002c7a:	d101      	bne.n	8002c80 <__sfputs_r+0x12>
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	e007      	b.n	8002c90 <__sfputs_r+0x22>
 8002c80:	463a      	mov	r2, r7
 8002c82:	4630      	mov	r0, r6
 8002c84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c88:	f7ff ffdc 	bl	8002c44 <__sfputc_r>
 8002c8c:	1c43      	adds	r3, r0, #1
 8002c8e:	d1f3      	bne.n	8002c78 <__sfputs_r+0xa>
 8002c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c94 <_vfiprintf_r>:
 8002c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c98:	460d      	mov	r5, r1
 8002c9a:	4614      	mov	r4, r2
 8002c9c:	4698      	mov	r8, r3
 8002c9e:	4606      	mov	r6, r0
 8002ca0:	b09d      	sub	sp, #116	; 0x74
 8002ca2:	b118      	cbz	r0, 8002cac <_vfiprintf_r+0x18>
 8002ca4:	6983      	ldr	r3, [r0, #24]
 8002ca6:	b90b      	cbnz	r3, 8002cac <_vfiprintf_r+0x18>
 8002ca8:	f7ff fed2 	bl	8002a50 <__sinit>
 8002cac:	4b89      	ldr	r3, [pc, #548]	; (8002ed4 <_vfiprintf_r+0x240>)
 8002cae:	429d      	cmp	r5, r3
 8002cb0:	d11b      	bne.n	8002cea <_vfiprintf_r+0x56>
 8002cb2:	6875      	ldr	r5, [r6, #4]
 8002cb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002cb6:	07d9      	lsls	r1, r3, #31
 8002cb8:	d405      	bmi.n	8002cc6 <_vfiprintf_r+0x32>
 8002cba:	89ab      	ldrh	r3, [r5, #12]
 8002cbc:	059a      	lsls	r2, r3, #22
 8002cbe:	d402      	bmi.n	8002cc6 <_vfiprintf_r+0x32>
 8002cc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002cc2:	f7ff ff63 	bl	8002b8c <__retarget_lock_acquire_recursive>
 8002cc6:	89ab      	ldrh	r3, [r5, #12]
 8002cc8:	071b      	lsls	r3, r3, #28
 8002cca:	d501      	bpl.n	8002cd0 <_vfiprintf_r+0x3c>
 8002ccc:	692b      	ldr	r3, [r5, #16]
 8002cce:	b9eb      	cbnz	r3, 8002d0c <_vfiprintf_r+0x78>
 8002cd0:	4629      	mov	r1, r5
 8002cd2:	4630      	mov	r0, r6
 8002cd4:	f000 fb5c 	bl	8003390 <__swsetup_r>
 8002cd8:	b1c0      	cbz	r0, 8002d0c <_vfiprintf_r+0x78>
 8002cda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002cdc:	07dc      	lsls	r4, r3, #31
 8002cde:	d50e      	bpl.n	8002cfe <_vfiprintf_r+0x6a>
 8002ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce4:	b01d      	add	sp, #116	; 0x74
 8002ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cea:	4b7b      	ldr	r3, [pc, #492]	; (8002ed8 <_vfiprintf_r+0x244>)
 8002cec:	429d      	cmp	r5, r3
 8002cee:	d101      	bne.n	8002cf4 <_vfiprintf_r+0x60>
 8002cf0:	68b5      	ldr	r5, [r6, #8]
 8002cf2:	e7df      	b.n	8002cb4 <_vfiprintf_r+0x20>
 8002cf4:	4b79      	ldr	r3, [pc, #484]	; (8002edc <_vfiprintf_r+0x248>)
 8002cf6:	429d      	cmp	r5, r3
 8002cf8:	bf08      	it	eq
 8002cfa:	68f5      	ldreq	r5, [r6, #12]
 8002cfc:	e7da      	b.n	8002cb4 <_vfiprintf_r+0x20>
 8002cfe:	89ab      	ldrh	r3, [r5, #12]
 8002d00:	0598      	lsls	r0, r3, #22
 8002d02:	d4ed      	bmi.n	8002ce0 <_vfiprintf_r+0x4c>
 8002d04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002d06:	f7ff ff42 	bl	8002b8e <__retarget_lock_release_recursive>
 8002d0a:	e7e9      	b.n	8002ce0 <_vfiprintf_r+0x4c>
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	9309      	str	r3, [sp, #36]	; 0x24
 8002d10:	2320      	movs	r3, #32
 8002d12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002d16:	2330      	movs	r3, #48	; 0x30
 8002d18:	f04f 0901 	mov.w	r9, #1
 8002d1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d20:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002ee0 <_vfiprintf_r+0x24c>
 8002d24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002d28:	4623      	mov	r3, r4
 8002d2a:	469a      	mov	sl, r3
 8002d2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d30:	b10a      	cbz	r2, 8002d36 <_vfiprintf_r+0xa2>
 8002d32:	2a25      	cmp	r2, #37	; 0x25
 8002d34:	d1f9      	bne.n	8002d2a <_vfiprintf_r+0x96>
 8002d36:	ebba 0b04 	subs.w	fp, sl, r4
 8002d3a:	d00b      	beq.n	8002d54 <_vfiprintf_r+0xc0>
 8002d3c:	465b      	mov	r3, fp
 8002d3e:	4622      	mov	r2, r4
 8002d40:	4629      	mov	r1, r5
 8002d42:	4630      	mov	r0, r6
 8002d44:	f7ff ff93 	bl	8002c6e <__sfputs_r>
 8002d48:	3001      	adds	r0, #1
 8002d4a:	f000 80aa 	beq.w	8002ea2 <_vfiprintf_r+0x20e>
 8002d4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002d50:	445a      	add	r2, fp
 8002d52:	9209      	str	r2, [sp, #36]	; 0x24
 8002d54:	f89a 3000 	ldrb.w	r3, [sl]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f000 80a2 	beq.w	8002ea2 <_vfiprintf_r+0x20e>
 8002d5e:	2300      	movs	r3, #0
 8002d60:	f04f 32ff 	mov.w	r2, #4294967295
 8002d64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d68:	f10a 0a01 	add.w	sl, sl, #1
 8002d6c:	9304      	str	r3, [sp, #16]
 8002d6e:	9307      	str	r3, [sp, #28]
 8002d70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002d74:	931a      	str	r3, [sp, #104]	; 0x68
 8002d76:	4654      	mov	r4, sl
 8002d78:	2205      	movs	r2, #5
 8002d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d7e:	4858      	ldr	r0, [pc, #352]	; (8002ee0 <_vfiprintf_r+0x24c>)
 8002d80:	f000 fcbc 	bl	80036fc <memchr>
 8002d84:	9a04      	ldr	r2, [sp, #16]
 8002d86:	b9d8      	cbnz	r0, 8002dc0 <_vfiprintf_r+0x12c>
 8002d88:	06d1      	lsls	r1, r2, #27
 8002d8a:	bf44      	itt	mi
 8002d8c:	2320      	movmi	r3, #32
 8002d8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d92:	0713      	lsls	r3, r2, #28
 8002d94:	bf44      	itt	mi
 8002d96:	232b      	movmi	r3, #43	; 0x2b
 8002d98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8002da0:	2b2a      	cmp	r3, #42	; 0x2a
 8002da2:	d015      	beq.n	8002dd0 <_vfiprintf_r+0x13c>
 8002da4:	4654      	mov	r4, sl
 8002da6:	2000      	movs	r0, #0
 8002da8:	f04f 0c0a 	mov.w	ip, #10
 8002dac:	9a07      	ldr	r2, [sp, #28]
 8002dae:	4621      	mov	r1, r4
 8002db0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002db4:	3b30      	subs	r3, #48	; 0x30
 8002db6:	2b09      	cmp	r3, #9
 8002db8:	d94e      	bls.n	8002e58 <_vfiprintf_r+0x1c4>
 8002dba:	b1b0      	cbz	r0, 8002dea <_vfiprintf_r+0x156>
 8002dbc:	9207      	str	r2, [sp, #28]
 8002dbe:	e014      	b.n	8002dea <_vfiprintf_r+0x156>
 8002dc0:	eba0 0308 	sub.w	r3, r0, r8
 8002dc4:	fa09 f303 	lsl.w	r3, r9, r3
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	46a2      	mov	sl, r4
 8002dcc:	9304      	str	r3, [sp, #16]
 8002dce:	e7d2      	b.n	8002d76 <_vfiprintf_r+0xe2>
 8002dd0:	9b03      	ldr	r3, [sp, #12]
 8002dd2:	1d19      	adds	r1, r3, #4
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	9103      	str	r1, [sp, #12]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	bfbb      	ittet	lt
 8002ddc:	425b      	neglt	r3, r3
 8002dde:	f042 0202 	orrlt.w	r2, r2, #2
 8002de2:	9307      	strge	r3, [sp, #28]
 8002de4:	9307      	strlt	r3, [sp, #28]
 8002de6:	bfb8      	it	lt
 8002de8:	9204      	strlt	r2, [sp, #16]
 8002dea:	7823      	ldrb	r3, [r4, #0]
 8002dec:	2b2e      	cmp	r3, #46	; 0x2e
 8002dee:	d10c      	bne.n	8002e0a <_vfiprintf_r+0x176>
 8002df0:	7863      	ldrb	r3, [r4, #1]
 8002df2:	2b2a      	cmp	r3, #42	; 0x2a
 8002df4:	d135      	bne.n	8002e62 <_vfiprintf_r+0x1ce>
 8002df6:	9b03      	ldr	r3, [sp, #12]
 8002df8:	3402      	adds	r4, #2
 8002dfa:	1d1a      	adds	r2, r3, #4
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	9203      	str	r2, [sp, #12]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	bfb8      	it	lt
 8002e04:	f04f 33ff 	movlt.w	r3, #4294967295
 8002e08:	9305      	str	r3, [sp, #20]
 8002e0a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002ef0 <_vfiprintf_r+0x25c>
 8002e0e:	2203      	movs	r2, #3
 8002e10:	4650      	mov	r0, sl
 8002e12:	7821      	ldrb	r1, [r4, #0]
 8002e14:	f000 fc72 	bl	80036fc <memchr>
 8002e18:	b140      	cbz	r0, 8002e2c <_vfiprintf_r+0x198>
 8002e1a:	2340      	movs	r3, #64	; 0x40
 8002e1c:	eba0 000a 	sub.w	r0, r0, sl
 8002e20:	fa03 f000 	lsl.w	r0, r3, r0
 8002e24:	9b04      	ldr	r3, [sp, #16]
 8002e26:	3401      	adds	r4, #1
 8002e28:	4303      	orrs	r3, r0
 8002e2a:	9304      	str	r3, [sp, #16]
 8002e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e30:	2206      	movs	r2, #6
 8002e32:	482c      	ldr	r0, [pc, #176]	; (8002ee4 <_vfiprintf_r+0x250>)
 8002e34:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002e38:	f000 fc60 	bl	80036fc <memchr>
 8002e3c:	2800      	cmp	r0, #0
 8002e3e:	d03f      	beq.n	8002ec0 <_vfiprintf_r+0x22c>
 8002e40:	4b29      	ldr	r3, [pc, #164]	; (8002ee8 <_vfiprintf_r+0x254>)
 8002e42:	bb1b      	cbnz	r3, 8002e8c <_vfiprintf_r+0x1f8>
 8002e44:	9b03      	ldr	r3, [sp, #12]
 8002e46:	3307      	adds	r3, #7
 8002e48:	f023 0307 	bic.w	r3, r3, #7
 8002e4c:	3308      	adds	r3, #8
 8002e4e:	9303      	str	r3, [sp, #12]
 8002e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e52:	443b      	add	r3, r7
 8002e54:	9309      	str	r3, [sp, #36]	; 0x24
 8002e56:	e767      	b.n	8002d28 <_vfiprintf_r+0x94>
 8002e58:	460c      	mov	r4, r1
 8002e5a:	2001      	movs	r0, #1
 8002e5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e60:	e7a5      	b.n	8002dae <_vfiprintf_r+0x11a>
 8002e62:	2300      	movs	r3, #0
 8002e64:	f04f 0c0a 	mov.w	ip, #10
 8002e68:	4619      	mov	r1, r3
 8002e6a:	3401      	adds	r4, #1
 8002e6c:	9305      	str	r3, [sp, #20]
 8002e6e:	4620      	mov	r0, r4
 8002e70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e74:	3a30      	subs	r2, #48	; 0x30
 8002e76:	2a09      	cmp	r2, #9
 8002e78:	d903      	bls.n	8002e82 <_vfiprintf_r+0x1ee>
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d0c5      	beq.n	8002e0a <_vfiprintf_r+0x176>
 8002e7e:	9105      	str	r1, [sp, #20]
 8002e80:	e7c3      	b.n	8002e0a <_vfiprintf_r+0x176>
 8002e82:	4604      	mov	r4, r0
 8002e84:	2301      	movs	r3, #1
 8002e86:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e8a:	e7f0      	b.n	8002e6e <_vfiprintf_r+0x1da>
 8002e8c:	ab03      	add	r3, sp, #12
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	462a      	mov	r2, r5
 8002e92:	4630      	mov	r0, r6
 8002e94:	4b15      	ldr	r3, [pc, #84]	; (8002eec <_vfiprintf_r+0x258>)
 8002e96:	a904      	add	r1, sp, #16
 8002e98:	f3af 8000 	nop.w
 8002e9c:	4607      	mov	r7, r0
 8002e9e:	1c78      	adds	r0, r7, #1
 8002ea0:	d1d6      	bne.n	8002e50 <_vfiprintf_r+0x1bc>
 8002ea2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002ea4:	07d9      	lsls	r1, r3, #31
 8002ea6:	d405      	bmi.n	8002eb4 <_vfiprintf_r+0x220>
 8002ea8:	89ab      	ldrh	r3, [r5, #12]
 8002eaa:	059a      	lsls	r2, r3, #22
 8002eac:	d402      	bmi.n	8002eb4 <_vfiprintf_r+0x220>
 8002eae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002eb0:	f7ff fe6d 	bl	8002b8e <__retarget_lock_release_recursive>
 8002eb4:	89ab      	ldrh	r3, [r5, #12]
 8002eb6:	065b      	lsls	r3, r3, #25
 8002eb8:	f53f af12 	bmi.w	8002ce0 <_vfiprintf_r+0x4c>
 8002ebc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002ebe:	e711      	b.n	8002ce4 <_vfiprintf_r+0x50>
 8002ec0:	ab03      	add	r3, sp, #12
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	462a      	mov	r2, r5
 8002ec6:	4630      	mov	r0, r6
 8002ec8:	4b08      	ldr	r3, [pc, #32]	; (8002eec <_vfiprintf_r+0x258>)
 8002eca:	a904      	add	r1, sp, #16
 8002ecc:	f000 f882 	bl	8002fd4 <_printf_i>
 8002ed0:	e7e4      	b.n	8002e9c <_vfiprintf_r+0x208>
 8002ed2:	bf00      	nop
 8002ed4:	080038a4 	.word	0x080038a4
 8002ed8:	080038c4 	.word	0x080038c4
 8002edc:	08003884 	.word	0x08003884
 8002ee0:	080038e4 	.word	0x080038e4
 8002ee4:	080038ee 	.word	0x080038ee
 8002ee8:	00000000 	.word	0x00000000
 8002eec:	08002c6f 	.word	0x08002c6f
 8002ef0:	080038ea 	.word	0x080038ea

08002ef4 <_printf_common>:
 8002ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ef8:	4616      	mov	r6, r2
 8002efa:	4699      	mov	r9, r3
 8002efc:	688a      	ldr	r2, [r1, #8]
 8002efe:	690b      	ldr	r3, [r1, #16]
 8002f00:	4607      	mov	r7, r0
 8002f02:	4293      	cmp	r3, r2
 8002f04:	bfb8      	it	lt
 8002f06:	4613      	movlt	r3, r2
 8002f08:	6033      	str	r3, [r6, #0]
 8002f0a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002f0e:	460c      	mov	r4, r1
 8002f10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002f14:	b10a      	cbz	r2, 8002f1a <_printf_common+0x26>
 8002f16:	3301      	adds	r3, #1
 8002f18:	6033      	str	r3, [r6, #0]
 8002f1a:	6823      	ldr	r3, [r4, #0]
 8002f1c:	0699      	lsls	r1, r3, #26
 8002f1e:	bf42      	ittt	mi
 8002f20:	6833      	ldrmi	r3, [r6, #0]
 8002f22:	3302      	addmi	r3, #2
 8002f24:	6033      	strmi	r3, [r6, #0]
 8002f26:	6825      	ldr	r5, [r4, #0]
 8002f28:	f015 0506 	ands.w	r5, r5, #6
 8002f2c:	d106      	bne.n	8002f3c <_printf_common+0x48>
 8002f2e:	f104 0a19 	add.w	sl, r4, #25
 8002f32:	68e3      	ldr	r3, [r4, #12]
 8002f34:	6832      	ldr	r2, [r6, #0]
 8002f36:	1a9b      	subs	r3, r3, r2
 8002f38:	42ab      	cmp	r3, r5
 8002f3a:	dc28      	bgt.n	8002f8e <_printf_common+0x9a>
 8002f3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002f40:	1e13      	subs	r3, r2, #0
 8002f42:	6822      	ldr	r2, [r4, #0]
 8002f44:	bf18      	it	ne
 8002f46:	2301      	movne	r3, #1
 8002f48:	0692      	lsls	r2, r2, #26
 8002f4a:	d42d      	bmi.n	8002fa8 <_printf_common+0xb4>
 8002f4c:	4649      	mov	r1, r9
 8002f4e:	4638      	mov	r0, r7
 8002f50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002f54:	47c0      	blx	r8
 8002f56:	3001      	adds	r0, #1
 8002f58:	d020      	beq.n	8002f9c <_printf_common+0xa8>
 8002f5a:	6823      	ldr	r3, [r4, #0]
 8002f5c:	68e5      	ldr	r5, [r4, #12]
 8002f5e:	f003 0306 	and.w	r3, r3, #6
 8002f62:	2b04      	cmp	r3, #4
 8002f64:	bf18      	it	ne
 8002f66:	2500      	movne	r5, #0
 8002f68:	6832      	ldr	r2, [r6, #0]
 8002f6a:	f04f 0600 	mov.w	r6, #0
 8002f6e:	68a3      	ldr	r3, [r4, #8]
 8002f70:	bf08      	it	eq
 8002f72:	1aad      	subeq	r5, r5, r2
 8002f74:	6922      	ldr	r2, [r4, #16]
 8002f76:	bf08      	it	eq
 8002f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	bfc4      	itt	gt
 8002f80:	1a9b      	subgt	r3, r3, r2
 8002f82:	18ed      	addgt	r5, r5, r3
 8002f84:	341a      	adds	r4, #26
 8002f86:	42b5      	cmp	r5, r6
 8002f88:	d11a      	bne.n	8002fc0 <_printf_common+0xcc>
 8002f8a:	2000      	movs	r0, #0
 8002f8c:	e008      	b.n	8002fa0 <_printf_common+0xac>
 8002f8e:	2301      	movs	r3, #1
 8002f90:	4652      	mov	r2, sl
 8002f92:	4649      	mov	r1, r9
 8002f94:	4638      	mov	r0, r7
 8002f96:	47c0      	blx	r8
 8002f98:	3001      	adds	r0, #1
 8002f9a:	d103      	bne.n	8002fa4 <_printf_common+0xb0>
 8002f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fa4:	3501      	adds	r5, #1
 8002fa6:	e7c4      	b.n	8002f32 <_printf_common+0x3e>
 8002fa8:	2030      	movs	r0, #48	; 0x30
 8002faa:	18e1      	adds	r1, r4, r3
 8002fac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002fb0:	1c5a      	adds	r2, r3, #1
 8002fb2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002fb6:	4422      	add	r2, r4
 8002fb8:	3302      	adds	r3, #2
 8002fba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002fbe:	e7c5      	b.n	8002f4c <_printf_common+0x58>
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	4622      	mov	r2, r4
 8002fc4:	4649      	mov	r1, r9
 8002fc6:	4638      	mov	r0, r7
 8002fc8:	47c0      	blx	r8
 8002fca:	3001      	adds	r0, #1
 8002fcc:	d0e6      	beq.n	8002f9c <_printf_common+0xa8>
 8002fce:	3601      	adds	r6, #1
 8002fd0:	e7d9      	b.n	8002f86 <_printf_common+0x92>
	...

08002fd4 <_printf_i>:
 8002fd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002fd8:	460c      	mov	r4, r1
 8002fda:	7e27      	ldrb	r7, [r4, #24]
 8002fdc:	4691      	mov	r9, r2
 8002fde:	2f78      	cmp	r7, #120	; 0x78
 8002fe0:	4680      	mov	r8, r0
 8002fe2:	469a      	mov	sl, r3
 8002fe4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002fe6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002fea:	d807      	bhi.n	8002ffc <_printf_i+0x28>
 8002fec:	2f62      	cmp	r7, #98	; 0x62
 8002fee:	d80a      	bhi.n	8003006 <_printf_i+0x32>
 8002ff0:	2f00      	cmp	r7, #0
 8002ff2:	f000 80d9 	beq.w	80031a8 <_printf_i+0x1d4>
 8002ff6:	2f58      	cmp	r7, #88	; 0x58
 8002ff8:	f000 80a4 	beq.w	8003144 <_printf_i+0x170>
 8002ffc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003000:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003004:	e03a      	b.n	800307c <_printf_i+0xa8>
 8003006:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800300a:	2b15      	cmp	r3, #21
 800300c:	d8f6      	bhi.n	8002ffc <_printf_i+0x28>
 800300e:	a001      	add	r0, pc, #4	; (adr r0, 8003014 <_printf_i+0x40>)
 8003010:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003014:	0800306d 	.word	0x0800306d
 8003018:	08003081 	.word	0x08003081
 800301c:	08002ffd 	.word	0x08002ffd
 8003020:	08002ffd 	.word	0x08002ffd
 8003024:	08002ffd 	.word	0x08002ffd
 8003028:	08002ffd 	.word	0x08002ffd
 800302c:	08003081 	.word	0x08003081
 8003030:	08002ffd 	.word	0x08002ffd
 8003034:	08002ffd 	.word	0x08002ffd
 8003038:	08002ffd 	.word	0x08002ffd
 800303c:	08002ffd 	.word	0x08002ffd
 8003040:	0800318f 	.word	0x0800318f
 8003044:	080030b1 	.word	0x080030b1
 8003048:	08003171 	.word	0x08003171
 800304c:	08002ffd 	.word	0x08002ffd
 8003050:	08002ffd 	.word	0x08002ffd
 8003054:	080031b1 	.word	0x080031b1
 8003058:	08002ffd 	.word	0x08002ffd
 800305c:	080030b1 	.word	0x080030b1
 8003060:	08002ffd 	.word	0x08002ffd
 8003064:	08002ffd 	.word	0x08002ffd
 8003068:	08003179 	.word	0x08003179
 800306c:	680b      	ldr	r3, [r1, #0]
 800306e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003072:	1d1a      	adds	r2, r3, #4
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	600a      	str	r2, [r1, #0]
 8003078:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800307c:	2301      	movs	r3, #1
 800307e:	e0a4      	b.n	80031ca <_printf_i+0x1f6>
 8003080:	6825      	ldr	r5, [r4, #0]
 8003082:	6808      	ldr	r0, [r1, #0]
 8003084:	062e      	lsls	r6, r5, #24
 8003086:	f100 0304 	add.w	r3, r0, #4
 800308a:	d50a      	bpl.n	80030a2 <_printf_i+0xce>
 800308c:	6805      	ldr	r5, [r0, #0]
 800308e:	600b      	str	r3, [r1, #0]
 8003090:	2d00      	cmp	r5, #0
 8003092:	da03      	bge.n	800309c <_printf_i+0xc8>
 8003094:	232d      	movs	r3, #45	; 0x2d
 8003096:	426d      	negs	r5, r5
 8003098:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800309c:	230a      	movs	r3, #10
 800309e:	485e      	ldr	r0, [pc, #376]	; (8003218 <_printf_i+0x244>)
 80030a0:	e019      	b.n	80030d6 <_printf_i+0x102>
 80030a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80030a6:	6805      	ldr	r5, [r0, #0]
 80030a8:	600b      	str	r3, [r1, #0]
 80030aa:	bf18      	it	ne
 80030ac:	b22d      	sxthne	r5, r5
 80030ae:	e7ef      	b.n	8003090 <_printf_i+0xbc>
 80030b0:	680b      	ldr	r3, [r1, #0]
 80030b2:	6825      	ldr	r5, [r4, #0]
 80030b4:	1d18      	adds	r0, r3, #4
 80030b6:	6008      	str	r0, [r1, #0]
 80030b8:	0628      	lsls	r0, r5, #24
 80030ba:	d501      	bpl.n	80030c0 <_printf_i+0xec>
 80030bc:	681d      	ldr	r5, [r3, #0]
 80030be:	e002      	b.n	80030c6 <_printf_i+0xf2>
 80030c0:	0669      	lsls	r1, r5, #25
 80030c2:	d5fb      	bpl.n	80030bc <_printf_i+0xe8>
 80030c4:	881d      	ldrh	r5, [r3, #0]
 80030c6:	2f6f      	cmp	r7, #111	; 0x6f
 80030c8:	bf0c      	ite	eq
 80030ca:	2308      	moveq	r3, #8
 80030cc:	230a      	movne	r3, #10
 80030ce:	4852      	ldr	r0, [pc, #328]	; (8003218 <_printf_i+0x244>)
 80030d0:	2100      	movs	r1, #0
 80030d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80030d6:	6866      	ldr	r6, [r4, #4]
 80030d8:	2e00      	cmp	r6, #0
 80030da:	bfa8      	it	ge
 80030dc:	6821      	ldrge	r1, [r4, #0]
 80030de:	60a6      	str	r6, [r4, #8]
 80030e0:	bfa4      	itt	ge
 80030e2:	f021 0104 	bicge.w	r1, r1, #4
 80030e6:	6021      	strge	r1, [r4, #0]
 80030e8:	b90d      	cbnz	r5, 80030ee <_printf_i+0x11a>
 80030ea:	2e00      	cmp	r6, #0
 80030ec:	d04d      	beq.n	800318a <_printf_i+0x1b6>
 80030ee:	4616      	mov	r6, r2
 80030f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80030f4:	fb03 5711 	mls	r7, r3, r1, r5
 80030f8:	5dc7      	ldrb	r7, [r0, r7]
 80030fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80030fe:	462f      	mov	r7, r5
 8003100:	42bb      	cmp	r3, r7
 8003102:	460d      	mov	r5, r1
 8003104:	d9f4      	bls.n	80030f0 <_printf_i+0x11c>
 8003106:	2b08      	cmp	r3, #8
 8003108:	d10b      	bne.n	8003122 <_printf_i+0x14e>
 800310a:	6823      	ldr	r3, [r4, #0]
 800310c:	07df      	lsls	r7, r3, #31
 800310e:	d508      	bpl.n	8003122 <_printf_i+0x14e>
 8003110:	6923      	ldr	r3, [r4, #16]
 8003112:	6861      	ldr	r1, [r4, #4]
 8003114:	4299      	cmp	r1, r3
 8003116:	bfde      	ittt	le
 8003118:	2330      	movle	r3, #48	; 0x30
 800311a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800311e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003122:	1b92      	subs	r2, r2, r6
 8003124:	6122      	str	r2, [r4, #16]
 8003126:	464b      	mov	r3, r9
 8003128:	4621      	mov	r1, r4
 800312a:	4640      	mov	r0, r8
 800312c:	f8cd a000 	str.w	sl, [sp]
 8003130:	aa03      	add	r2, sp, #12
 8003132:	f7ff fedf 	bl	8002ef4 <_printf_common>
 8003136:	3001      	adds	r0, #1
 8003138:	d14c      	bne.n	80031d4 <_printf_i+0x200>
 800313a:	f04f 30ff 	mov.w	r0, #4294967295
 800313e:	b004      	add	sp, #16
 8003140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003144:	4834      	ldr	r0, [pc, #208]	; (8003218 <_printf_i+0x244>)
 8003146:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800314a:	680e      	ldr	r6, [r1, #0]
 800314c:	6823      	ldr	r3, [r4, #0]
 800314e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003152:	061f      	lsls	r7, r3, #24
 8003154:	600e      	str	r6, [r1, #0]
 8003156:	d514      	bpl.n	8003182 <_printf_i+0x1ae>
 8003158:	07d9      	lsls	r1, r3, #31
 800315a:	bf44      	itt	mi
 800315c:	f043 0320 	orrmi.w	r3, r3, #32
 8003160:	6023      	strmi	r3, [r4, #0]
 8003162:	b91d      	cbnz	r5, 800316c <_printf_i+0x198>
 8003164:	6823      	ldr	r3, [r4, #0]
 8003166:	f023 0320 	bic.w	r3, r3, #32
 800316a:	6023      	str	r3, [r4, #0]
 800316c:	2310      	movs	r3, #16
 800316e:	e7af      	b.n	80030d0 <_printf_i+0xfc>
 8003170:	6823      	ldr	r3, [r4, #0]
 8003172:	f043 0320 	orr.w	r3, r3, #32
 8003176:	6023      	str	r3, [r4, #0]
 8003178:	2378      	movs	r3, #120	; 0x78
 800317a:	4828      	ldr	r0, [pc, #160]	; (800321c <_printf_i+0x248>)
 800317c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003180:	e7e3      	b.n	800314a <_printf_i+0x176>
 8003182:	065e      	lsls	r6, r3, #25
 8003184:	bf48      	it	mi
 8003186:	b2ad      	uxthmi	r5, r5
 8003188:	e7e6      	b.n	8003158 <_printf_i+0x184>
 800318a:	4616      	mov	r6, r2
 800318c:	e7bb      	b.n	8003106 <_printf_i+0x132>
 800318e:	680b      	ldr	r3, [r1, #0]
 8003190:	6826      	ldr	r6, [r4, #0]
 8003192:	1d1d      	adds	r5, r3, #4
 8003194:	6960      	ldr	r0, [r4, #20]
 8003196:	600d      	str	r5, [r1, #0]
 8003198:	0635      	lsls	r5, r6, #24
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	d501      	bpl.n	80031a2 <_printf_i+0x1ce>
 800319e:	6018      	str	r0, [r3, #0]
 80031a0:	e002      	b.n	80031a8 <_printf_i+0x1d4>
 80031a2:	0671      	lsls	r1, r6, #25
 80031a4:	d5fb      	bpl.n	800319e <_printf_i+0x1ca>
 80031a6:	8018      	strh	r0, [r3, #0]
 80031a8:	2300      	movs	r3, #0
 80031aa:	4616      	mov	r6, r2
 80031ac:	6123      	str	r3, [r4, #16]
 80031ae:	e7ba      	b.n	8003126 <_printf_i+0x152>
 80031b0:	680b      	ldr	r3, [r1, #0]
 80031b2:	1d1a      	adds	r2, r3, #4
 80031b4:	600a      	str	r2, [r1, #0]
 80031b6:	681e      	ldr	r6, [r3, #0]
 80031b8:	2100      	movs	r1, #0
 80031ba:	4630      	mov	r0, r6
 80031bc:	6862      	ldr	r2, [r4, #4]
 80031be:	f000 fa9d 	bl	80036fc <memchr>
 80031c2:	b108      	cbz	r0, 80031c8 <_printf_i+0x1f4>
 80031c4:	1b80      	subs	r0, r0, r6
 80031c6:	6060      	str	r0, [r4, #4]
 80031c8:	6863      	ldr	r3, [r4, #4]
 80031ca:	6123      	str	r3, [r4, #16]
 80031cc:	2300      	movs	r3, #0
 80031ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031d2:	e7a8      	b.n	8003126 <_printf_i+0x152>
 80031d4:	4632      	mov	r2, r6
 80031d6:	4649      	mov	r1, r9
 80031d8:	4640      	mov	r0, r8
 80031da:	6923      	ldr	r3, [r4, #16]
 80031dc:	47d0      	blx	sl
 80031de:	3001      	adds	r0, #1
 80031e0:	d0ab      	beq.n	800313a <_printf_i+0x166>
 80031e2:	6823      	ldr	r3, [r4, #0]
 80031e4:	079b      	lsls	r3, r3, #30
 80031e6:	d413      	bmi.n	8003210 <_printf_i+0x23c>
 80031e8:	68e0      	ldr	r0, [r4, #12]
 80031ea:	9b03      	ldr	r3, [sp, #12]
 80031ec:	4298      	cmp	r0, r3
 80031ee:	bfb8      	it	lt
 80031f0:	4618      	movlt	r0, r3
 80031f2:	e7a4      	b.n	800313e <_printf_i+0x16a>
 80031f4:	2301      	movs	r3, #1
 80031f6:	4632      	mov	r2, r6
 80031f8:	4649      	mov	r1, r9
 80031fa:	4640      	mov	r0, r8
 80031fc:	47d0      	blx	sl
 80031fe:	3001      	adds	r0, #1
 8003200:	d09b      	beq.n	800313a <_printf_i+0x166>
 8003202:	3501      	adds	r5, #1
 8003204:	68e3      	ldr	r3, [r4, #12]
 8003206:	9903      	ldr	r1, [sp, #12]
 8003208:	1a5b      	subs	r3, r3, r1
 800320a:	42ab      	cmp	r3, r5
 800320c:	dcf2      	bgt.n	80031f4 <_printf_i+0x220>
 800320e:	e7eb      	b.n	80031e8 <_printf_i+0x214>
 8003210:	2500      	movs	r5, #0
 8003212:	f104 0619 	add.w	r6, r4, #25
 8003216:	e7f5      	b.n	8003204 <_printf_i+0x230>
 8003218:	080038f5 	.word	0x080038f5
 800321c:	08003906 	.word	0x08003906

08003220 <_sbrk_r>:
 8003220:	b538      	push	{r3, r4, r5, lr}
 8003222:	2300      	movs	r3, #0
 8003224:	4d05      	ldr	r5, [pc, #20]	; (800323c <_sbrk_r+0x1c>)
 8003226:	4604      	mov	r4, r0
 8003228:	4608      	mov	r0, r1
 800322a:	602b      	str	r3, [r5, #0]
 800322c:	f7fd faee 	bl	800080c <_sbrk>
 8003230:	1c43      	adds	r3, r0, #1
 8003232:	d102      	bne.n	800323a <_sbrk_r+0x1a>
 8003234:	682b      	ldr	r3, [r5, #0]
 8003236:	b103      	cbz	r3, 800323a <_sbrk_r+0x1a>
 8003238:	6023      	str	r3, [r4, #0]
 800323a:	bd38      	pop	{r3, r4, r5, pc}
 800323c:	2000014c 	.word	0x2000014c

08003240 <__sread>:
 8003240:	b510      	push	{r4, lr}
 8003242:	460c      	mov	r4, r1
 8003244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003248:	f000 fabe 	bl	80037c8 <_read_r>
 800324c:	2800      	cmp	r0, #0
 800324e:	bfab      	itete	ge
 8003250:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003252:	89a3      	ldrhlt	r3, [r4, #12]
 8003254:	181b      	addge	r3, r3, r0
 8003256:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800325a:	bfac      	ite	ge
 800325c:	6563      	strge	r3, [r4, #84]	; 0x54
 800325e:	81a3      	strhlt	r3, [r4, #12]
 8003260:	bd10      	pop	{r4, pc}

08003262 <__swrite>:
 8003262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003266:	461f      	mov	r7, r3
 8003268:	898b      	ldrh	r3, [r1, #12]
 800326a:	4605      	mov	r5, r0
 800326c:	05db      	lsls	r3, r3, #23
 800326e:	460c      	mov	r4, r1
 8003270:	4616      	mov	r6, r2
 8003272:	d505      	bpl.n	8003280 <__swrite+0x1e>
 8003274:	2302      	movs	r3, #2
 8003276:	2200      	movs	r2, #0
 8003278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800327c:	f000 f9c8 	bl	8003610 <_lseek_r>
 8003280:	89a3      	ldrh	r3, [r4, #12]
 8003282:	4632      	mov	r2, r6
 8003284:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003288:	81a3      	strh	r3, [r4, #12]
 800328a:	4628      	mov	r0, r5
 800328c:	463b      	mov	r3, r7
 800328e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003296:	f000 b869 	b.w	800336c <_write_r>

0800329a <__sseek>:
 800329a:	b510      	push	{r4, lr}
 800329c:	460c      	mov	r4, r1
 800329e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032a2:	f000 f9b5 	bl	8003610 <_lseek_r>
 80032a6:	1c43      	adds	r3, r0, #1
 80032a8:	89a3      	ldrh	r3, [r4, #12]
 80032aa:	bf15      	itete	ne
 80032ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80032ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80032b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80032b6:	81a3      	strheq	r3, [r4, #12]
 80032b8:	bf18      	it	ne
 80032ba:	81a3      	strhne	r3, [r4, #12]
 80032bc:	bd10      	pop	{r4, pc}

080032be <__sclose>:
 80032be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032c2:	f000 b8d3 	b.w	800346c <_close_r>
	...

080032c8 <__swbuf_r>:
 80032c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ca:	460e      	mov	r6, r1
 80032cc:	4614      	mov	r4, r2
 80032ce:	4605      	mov	r5, r0
 80032d0:	b118      	cbz	r0, 80032da <__swbuf_r+0x12>
 80032d2:	6983      	ldr	r3, [r0, #24]
 80032d4:	b90b      	cbnz	r3, 80032da <__swbuf_r+0x12>
 80032d6:	f7ff fbbb 	bl	8002a50 <__sinit>
 80032da:	4b21      	ldr	r3, [pc, #132]	; (8003360 <__swbuf_r+0x98>)
 80032dc:	429c      	cmp	r4, r3
 80032de:	d12b      	bne.n	8003338 <__swbuf_r+0x70>
 80032e0:	686c      	ldr	r4, [r5, #4]
 80032e2:	69a3      	ldr	r3, [r4, #24]
 80032e4:	60a3      	str	r3, [r4, #8]
 80032e6:	89a3      	ldrh	r3, [r4, #12]
 80032e8:	071a      	lsls	r2, r3, #28
 80032ea:	d52f      	bpl.n	800334c <__swbuf_r+0x84>
 80032ec:	6923      	ldr	r3, [r4, #16]
 80032ee:	b36b      	cbz	r3, 800334c <__swbuf_r+0x84>
 80032f0:	6923      	ldr	r3, [r4, #16]
 80032f2:	6820      	ldr	r0, [r4, #0]
 80032f4:	b2f6      	uxtb	r6, r6
 80032f6:	1ac0      	subs	r0, r0, r3
 80032f8:	6963      	ldr	r3, [r4, #20]
 80032fa:	4637      	mov	r7, r6
 80032fc:	4283      	cmp	r3, r0
 80032fe:	dc04      	bgt.n	800330a <__swbuf_r+0x42>
 8003300:	4621      	mov	r1, r4
 8003302:	4628      	mov	r0, r5
 8003304:	f000 f948 	bl	8003598 <_fflush_r>
 8003308:	bb30      	cbnz	r0, 8003358 <__swbuf_r+0x90>
 800330a:	68a3      	ldr	r3, [r4, #8]
 800330c:	3001      	adds	r0, #1
 800330e:	3b01      	subs	r3, #1
 8003310:	60a3      	str	r3, [r4, #8]
 8003312:	6823      	ldr	r3, [r4, #0]
 8003314:	1c5a      	adds	r2, r3, #1
 8003316:	6022      	str	r2, [r4, #0]
 8003318:	701e      	strb	r6, [r3, #0]
 800331a:	6963      	ldr	r3, [r4, #20]
 800331c:	4283      	cmp	r3, r0
 800331e:	d004      	beq.n	800332a <__swbuf_r+0x62>
 8003320:	89a3      	ldrh	r3, [r4, #12]
 8003322:	07db      	lsls	r3, r3, #31
 8003324:	d506      	bpl.n	8003334 <__swbuf_r+0x6c>
 8003326:	2e0a      	cmp	r6, #10
 8003328:	d104      	bne.n	8003334 <__swbuf_r+0x6c>
 800332a:	4621      	mov	r1, r4
 800332c:	4628      	mov	r0, r5
 800332e:	f000 f933 	bl	8003598 <_fflush_r>
 8003332:	b988      	cbnz	r0, 8003358 <__swbuf_r+0x90>
 8003334:	4638      	mov	r0, r7
 8003336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003338:	4b0a      	ldr	r3, [pc, #40]	; (8003364 <__swbuf_r+0x9c>)
 800333a:	429c      	cmp	r4, r3
 800333c:	d101      	bne.n	8003342 <__swbuf_r+0x7a>
 800333e:	68ac      	ldr	r4, [r5, #8]
 8003340:	e7cf      	b.n	80032e2 <__swbuf_r+0x1a>
 8003342:	4b09      	ldr	r3, [pc, #36]	; (8003368 <__swbuf_r+0xa0>)
 8003344:	429c      	cmp	r4, r3
 8003346:	bf08      	it	eq
 8003348:	68ec      	ldreq	r4, [r5, #12]
 800334a:	e7ca      	b.n	80032e2 <__swbuf_r+0x1a>
 800334c:	4621      	mov	r1, r4
 800334e:	4628      	mov	r0, r5
 8003350:	f000 f81e 	bl	8003390 <__swsetup_r>
 8003354:	2800      	cmp	r0, #0
 8003356:	d0cb      	beq.n	80032f0 <__swbuf_r+0x28>
 8003358:	f04f 37ff 	mov.w	r7, #4294967295
 800335c:	e7ea      	b.n	8003334 <__swbuf_r+0x6c>
 800335e:	bf00      	nop
 8003360:	080038a4 	.word	0x080038a4
 8003364:	080038c4 	.word	0x080038c4
 8003368:	08003884 	.word	0x08003884

0800336c <_write_r>:
 800336c:	b538      	push	{r3, r4, r5, lr}
 800336e:	4604      	mov	r4, r0
 8003370:	4608      	mov	r0, r1
 8003372:	4611      	mov	r1, r2
 8003374:	2200      	movs	r2, #0
 8003376:	4d05      	ldr	r5, [pc, #20]	; (800338c <_write_r+0x20>)
 8003378:	602a      	str	r2, [r5, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	f7fd f9f9 	bl	8000772 <_write>
 8003380:	1c43      	adds	r3, r0, #1
 8003382:	d102      	bne.n	800338a <_write_r+0x1e>
 8003384:	682b      	ldr	r3, [r5, #0]
 8003386:	b103      	cbz	r3, 800338a <_write_r+0x1e>
 8003388:	6023      	str	r3, [r4, #0]
 800338a:	bd38      	pop	{r3, r4, r5, pc}
 800338c:	2000014c 	.word	0x2000014c

08003390 <__swsetup_r>:
 8003390:	4b32      	ldr	r3, [pc, #200]	; (800345c <__swsetup_r+0xcc>)
 8003392:	b570      	push	{r4, r5, r6, lr}
 8003394:	681d      	ldr	r5, [r3, #0]
 8003396:	4606      	mov	r6, r0
 8003398:	460c      	mov	r4, r1
 800339a:	b125      	cbz	r5, 80033a6 <__swsetup_r+0x16>
 800339c:	69ab      	ldr	r3, [r5, #24]
 800339e:	b913      	cbnz	r3, 80033a6 <__swsetup_r+0x16>
 80033a0:	4628      	mov	r0, r5
 80033a2:	f7ff fb55 	bl	8002a50 <__sinit>
 80033a6:	4b2e      	ldr	r3, [pc, #184]	; (8003460 <__swsetup_r+0xd0>)
 80033a8:	429c      	cmp	r4, r3
 80033aa:	d10f      	bne.n	80033cc <__swsetup_r+0x3c>
 80033ac:	686c      	ldr	r4, [r5, #4]
 80033ae:	89a3      	ldrh	r3, [r4, #12]
 80033b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80033b4:	0719      	lsls	r1, r3, #28
 80033b6:	d42c      	bmi.n	8003412 <__swsetup_r+0x82>
 80033b8:	06dd      	lsls	r5, r3, #27
 80033ba:	d411      	bmi.n	80033e0 <__swsetup_r+0x50>
 80033bc:	2309      	movs	r3, #9
 80033be:	6033      	str	r3, [r6, #0]
 80033c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80033c4:	f04f 30ff 	mov.w	r0, #4294967295
 80033c8:	81a3      	strh	r3, [r4, #12]
 80033ca:	e03e      	b.n	800344a <__swsetup_r+0xba>
 80033cc:	4b25      	ldr	r3, [pc, #148]	; (8003464 <__swsetup_r+0xd4>)
 80033ce:	429c      	cmp	r4, r3
 80033d0:	d101      	bne.n	80033d6 <__swsetup_r+0x46>
 80033d2:	68ac      	ldr	r4, [r5, #8]
 80033d4:	e7eb      	b.n	80033ae <__swsetup_r+0x1e>
 80033d6:	4b24      	ldr	r3, [pc, #144]	; (8003468 <__swsetup_r+0xd8>)
 80033d8:	429c      	cmp	r4, r3
 80033da:	bf08      	it	eq
 80033dc:	68ec      	ldreq	r4, [r5, #12]
 80033de:	e7e6      	b.n	80033ae <__swsetup_r+0x1e>
 80033e0:	0758      	lsls	r0, r3, #29
 80033e2:	d512      	bpl.n	800340a <__swsetup_r+0x7a>
 80033e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80033e6:	b141      	cbz	r1, 80033fa <__swsetup_r+0x6a>
 80033e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80033ec:	4299      	cmp	r1, r3
 80033ee:	d002      	beq.n	80033f6 <__swsetup_r+0x66>
 80033f0:	4630      	mov	r0, r6
 80033f2:	f000 f99d 	bl	8003730 <_free_r>
 80033f6:	2300      	movs	r3, #0
 80033f8:	6363      	str	r3, [r4, #52]	; 0x34
 80033fa:	89a3      	ldrh	r3, [r4, #12]
 80033fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003400:	81a3      	strh	r3, [r4, #12]
 8003402:	2300      	movs	r3, #0
 8003404:	6063      	str	r3, [r4, #4]
 8003406:	6923      	ldr	r3, [r4, #16]
 8003408:	6023      	str	r3, [r4, #0]
 800340a:	89a3      	ldrh	r3, [r4, #12]
 800340c:	f043 0308 	orr.w	r3, r3, #8
 8003410:	81a3      	strh	r3, [r4, #12]
 8003412:	6923      	ldr	r3, [r4, #16]
 8003414:	b94b      	cbnz	r3, 800342a <__swsetup_r+0x9a>
 8003416:	89a3      	ldrh	r3, [r4, #12]
 8003418:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800341c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003420:	d003      	beq.n	800342a <__swsetup_r+0x9a>
 8003422:	4621      	mov	r1, r4
 8003424:	4630      	mov	r0, r6
 8003426:	f000 f929 	bl	800367c <__smakebuf_r>
 800342a:	89a0      	ldrh	r0, [r4, #12]
 800342c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003430:	f010 0301 	ands.w	r3, r0, #1
 8003434:	d00a      	beq.n	800344c <__swsetup_r+0xbc>
 8003436:	2300      	movs	r3, #0
 8003438:	60a3      	str	r3, [r4, #8]
 800343a:	6963      	ldr	r3, [r4, #20]
 800343c:	425b      	negs	r3, r3
 800343e:	61a3      	str	r3, [r4, #24]
 8003440:	6923      	ldr	r3, [r4, #16]
 8003442:	b943      	cbnz	r3, 8003456 <__swsetup_r+0xc6>
 8003444:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003448:	d1ba      	bne.n	80033c0 <__swsetup_r+0x30>
 800344a:	bd70      	pop	{r4, r5, r6, pc}
 800344c:	0781      	lsls	r1, r0, #30
 800344e:	bf58      	it	pl
 8003450:	6963      	ldrpl	r3, [r4, #20]
 8003452:	60a3      	str	r3, [r4, #8]
 8003454:	e7f4      	b.n	8003440 <__swsetup_r+0xb0>
 8003456:	2000      	movs	r0, #0
 8003458:	e7f7      	b.n	800344a <__swsetup_r+0xba>
 800345a:	bf00      	nop
 800345c:	2000000c 	.word	0x2000000c
 8003460:	080038a4 	.word	0x080038a4
 8003464:	080038c4 	.word	0x080038c4
 8003468:	08003884 	.word	0x08003884

0800346c <_close_r>:
 800346c:	b538      	push	{r3, r4, r5, lr}
 800346e:	2300      	movs	r3, #0
 8003470:	4d05      	ldr	r5, [pc, #20]	; (8003488 <_close_r+0x1c>)
 8003472:	4604      	mov	r4, r0
 8003474:	4608      	mov	r0, r1
 8003476:	602b      	str	r3, [r5, #0]
 8003478:	f7fd f997 	bl	80007aa <_close>
 800347c:	1c43      	adds	r3, r0, #1
 800347e:	d102      	bne.n	8003486 <_close_r+0x1a>
 8003480:	682b      	ldr	r3, [r5, #0]
 8003482:	b103      	cbz	r3, 8003486 <_close_r+0x1a>
 8003484:	6023      	str	r3, [r4, #0]
 8003486:	bd38      	pop	{r3, r4, r5, pc}
 8003488:	2000014c 	.word	0x2000014c

0800348c <__sflush_r>:
 800348c:	898a      	ldrh	r2, [r1, #12]
 800348e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003492:	4605      	mov	r5, r0
 8003494:	0710      	lsls	r0, r2, #28
 8003496:	460c      	mov	r4, r1
 8003498:	d458      	bmi.n	800354c <__sflush_r+0xc0>
 800349a:	684b      	ldr	r3, [r1, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	dc05      	bgt.n	80034ac <__sflush_r+0x20>
 80034a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	dc02      	bgt.n	80034ac <__sflush_r+0x20>
 80034a6:	2000      	movs	r0, #0
 80034a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80034ae:	2e00      	cmp	r6, #0
 80034b0:	d0f9      	beq.n	80034a6 <__sflush_r+0x1a>
 80034b2:	2300      	movs	r3, #0
 80034b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80034b8:	682f      	ldr	r7, [r5, #0]
 80034ba:	602b      	str	r3, [r5, #0]
 80034bc:	d032      	beq.n	8003524 <__sflush_r+0x98>
 80034be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80034c0:	89a3      	ldrh	r3, [r4, #12]
 80034c2:	075a      	lsls	r2, r3, #29
 80034c4:	d505      	bpl.n	80034d2 <__sflush_r+0x46>
 80034c6:	6863      	ldr	r3, [r4, #4]
 80034c8:	1ac0      	subs	r0, r0, r3
 80034ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80034cc:	b10b      	cbz	r3, 80034d2 <__sflush_r+0x46>
 80034ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034d0:	1ac0      	subs	r0, r0, r3
 80034d2:	2300      	movs	r3, #0
 80034d4:	4602      	mov	r2, r0
 80034d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80034d8:	4628      	mov	r0, r5
 80034da:	6a21      	ldr	r1, [r4, #32]
 80034dc:	47b0      	blx	r6
 80034de:	1c43      	adds	r3, r0, #1
 80034e0:	89a3      	ldrh	r3, [r4, #12]
 80034e2:	d106      	bne.n	80034f2 <__sflush_r+0x66>
 80034e4:	6829      	ldr	r1, [r5, #0]
 80034e6:	291d      	cmp	r1, #29
 80034e8:	d82c      	bhi.n	8003544 <__sflush_r+0xb8>
 80034ea:	4a2a      	ldr	r2, [pc, #168]	; (8003594 <__sflush_r+0x108>)
 80034ec:	40ca      	lsrs	r2, r1
 80034ee:	07d6      	lsls	r6, r2, #31
 80034f0:	d528      	bpl.n	8003544 <__sflush_r+0xb8>
 80034f2:	2200      	movs	r2, #0
 80034f4:	6062      	str	r2, [r4, #4]
 80034f6:	6922      	ldr	r2, [r4, #16]
 80034f8:	04d9      	lsls	r1, r3, #19
 80034fa:	6022      	str	r2, [r4, #0]
 80034fc:	d504      	bpl.n	8003508 <__sflush_r+0x7c>
 80034fe:	1c42      	adds	r2, r0, #1
 8003500:	d101      	bne.n	8003506 <__sflush_r+0x7a>
 8003502:	682b      	ldr	r3, [r5, #0]
 8003504:	b903      	cbnz	r3, 8003508 <__sflush_r+0x7c>
 8003506:	6560      	str	r0, [r4, #84]	; 0x54
 8003508:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800350a:	602f      	str	r7, [r5, #0]
 800350c:	2900      	cmp	r1, #0
 800350e:	d0ca      	beq.n	80034a6 <__sflush_r+0x1a>
 8003510:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003514:	4299      	cmp	r1, r3
 8003516:	d002      	beq.n	800351e <__sflush_r+0x92>
 8003518:	4628      	mov	r0, r5
 800351a:	f000 f909 	bl	8003730 <_free_r>
 800351e:	2000      	movs	r0, #0
 8003520:	6360      	str	r0, [r4, #52]	; 0x34
 8003522:	e7c1      	b.n	80034a8 <__sflush_r+0x1c>
 8003524:	6a21      	ldr	r1, [r4, #32]
 8003526:	2301      	movs	r3, #1
 8003528:	4628      	mov	r0, r5
 800352a:	47b0      	blx	r6
 800352c:	1c41      	adds	r1, r0, #1
 800352e:	d1c7      	bne.n	80034c0 <__sflush_r+0x34>
 8003530:	682b      	ldr	r3, [r5, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d0c4      	beq.n	80034c0 <__sflush_r+0x34>
 8003536:	2b1d      	cmp	r3, #29
 8003538:	d001      	beq.n	800353e <__sflush_r+0xb2>
 800353a:	2b16      	cmp	r3, #22
 800353c:	d101      	bne.n	8003542 <__sflush_r+0xb6>
 800353e:	602f      	str	r7, [r5, #0]
 8003540:	e7b1      	b.n	80034a6 <__sflush_r+0x1a>
 8003542:	89a3      	ldrh	r3, [r4, #12]
 8003544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003548:	81a3      	strh	r3, [r4, #12]
 800354a:	e7ad      	b.n	80034a8 <__sflush_r+0x1c>
 800354c:	690f      	ldr	r7, [r1, #16]
 800354e:	2f00      	cmp	r7, #0
 8003550:	d0a9      	beq.n	80034a6 <__sflush_r+0x1a>
 8003552:	0793      	lsls	r3, r2, #30
 8003554:	bf18      	it	ne
 8003556:	2300      	movne	r3, #0
 8003558:	680e      	ldr	r6, [r1, #0]
 800355a:	bf08      	it	eq
 800355c:	694b      	ldreq	r3, [r1, #20]
 800355e:	eba6 0807 	sub.w	r8, r6, r7
 8003562:	600f      	str	r7, [r1, #0]
 8003564:	608b      	str	r3, [r1, #8]
 8003566:	f1b8 0f00 	cmp.w	r8, #0
 800356a:	dd9c      	ble.n	80034a6 <__sflush_r+0x1a>
 800356c:	4643      	mov	r3, r8
 800356e:	463a      	mov	r2, r7
 8003570:	4628      	mov	r0, r5
 8003572:	6a21      	ldr	r1, [r4, #32]
 8003574:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003576:	47b0      	blx	r6
 8003578:	2800      	cmp	r0, #0
 800357a:	dc06      	bgt.n	800358a <__sflush_r+0xfe>
 800357c:	89a3      	ldrh	r3, [r4, #12]
 800357e:	f04f 30ff 	mov.w	r0, #4294967295
 8003582:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003586:	81a3      	strh	r3, [r4, #12]
 8003588:	e78e      	b.n	80034a8 <__sflush_r+0x1c>
 800358a:	4407      	add	r7, r0
 800358c:	eba8 0800 	sub.w	r8, r8, r0
 8003590:	e7e9      	b.n	8003566 <__sflush_r+0xda>
 8003592:	bf00      	nop
 8003594:	20400001 	.word	0x20400001

08003598 <_fflush_r>:
 8003598:	b538      	push	{r3, r4, r5, lr}
 800359a:	690b      	ldr	r3, [r1, #16]
 800359c:	4605      	mov	r5, r0
 800359e:	460c      	mov	r4, r1
 80035a0:	b913      	cbnz	r3, 80035a8 <_fflush_r+0x10>
 80035a2:	2500      	movs	r5, #0
 80035a4:	4628      	mov	r0, r5
 80035a6:	bd38      	pop	{r3, r4, r5, pc}
 80035a8:	b118      	cbz	r0, 80035b2 <_fflush_r+0x1a>
 80035aa:	6983      	ldr	r3, [r0, #24]
 80035ac:	b90b      	cbnz	r3, 80035b2 <_fflush_r+0x1a>
 80035ae:	f7ff fa4f 	bl	8002a50 <__sinit>
 80035b2:	4b14      	ldr	r3, [pc, #80]	; (8003604 <_fflush_r+0x6c>)
 80035b4:	429c      	cmp	r4, r3
 80035b6:	d11b      	bne.n	80035f0 <_fflush_r+0x58>
 80035b8:	686c      	ldr	r4, [r5, #4]
 80035ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d0ef      	beq.n	80035a2 <_fflush_r+0xa>
 80035c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80035c4:	07d0      	lsls	r0, r2, #31
 80035c6:	d404      	bmi.n	80035d2 <_fflush_r+0x3a>
 80035c8:	0599      	lsls	r1, r3, #22
 80035ca:	d402      	bmi.n	80035d2 <_fflush_r+0x3a>
 80035cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035ce:	f7ff fadd 	bl	8002b8c <__retarget_lock_acquire_recursive>
 80035d2:	4628      	mov	r0, r5
 80035d4:	4621      	mov	r1, r4
 80035d6:	f7ff ff59 	bl	800348c <__sflush_r>
 80035da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80035dc:	4605      	mov	r5, r0
 80035de:	07da      	lsls	r2, r3, #31
 80035e0:	d4e0      	bmi.n	80035a4 <_fflush_r+0xc>
 80035e2:	89a3      	ldrh	r3, [r4, #12]
 80035e4:	059b      	lsls	r3, r3, #22
 80035e6:	d4dd      	bmi.n	80035a4 <_fflush_r+0xc>
 80035e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035ea:	f7ff fad0 	bl	8002b8e <__retarget_lock_release_recursive>
 80035ee:	e7d9      	b.n	80035a4 <_fflush_r+0xc>
 80035f0:	4b05      	ldr	r3, [pc, #20]	; (8003608 <_fflush_r+0x70>)
 80035f2:	429c      	cmp	r4, r3
 80035f4:	d101      	bne.n	80035fa <_fflush_r+0x62>
 80035f6:	68ac      	ldr	r4, [r5, #8]
 80035f8:	e7df      	b.n	80035ba <_fflush_r+0x22>
 80035fa:	4b04      	ldr	r3, [pc, #16]	; (800360c <_fflush_r+0x74>)
 80035fc:	429c      	cmp	r4, r3
 80035fe:	bf08      	it	eq
 8003600:	68ec      	ldreq	r4, [r5, #12]
 8003602:	e7da      	b.n	80035ba <_fflush_r+0x22>
 8003604:	080038a4 	.word	0x080038a4
 8003608:	080038c4 	.word	0x080038c4
 800360c:	08003884 	.word	0x08003884

08003610 <_lseek_r>:
 8003610:	b538      	push	{r3, r4, r5, lr}
 8003612:	4604      	mov	r4, r0
 8003614:	4608      	mov	r0, r1
 8003616:	4611      	mov	r1, r2
 8003618:	2200      	movs	r2, #0
 800361a:	4d05      	ldr	r5, [pc, #20]	; (8003630 <_lseek_r+0x20>)
 800361c:	602a      	str	r2, [r5, #0]
 800361e:	461a      	mov	r2, r3
 8003620:	f7fd f8e7 	bl	80007f2 <_lseek>
 8003624:	1c43      	adds	r3, r0, #1
 8003626:	d102      	bne.n	800362e <_lseek_r+0x1e>
 8003628:	682b      	ldr	r3, [r5, #0]
 800362a:	b103      	cbz	r3, 800362e <_lseek_r+0x1e>
 800362c:	6023      	str	r3, [r4, #0]
 800362e:	bd38      	pop	{r3, r4, r5, pc}
 8003630:	2000014c 	.word	0x2000014c

08003634 <__swhatbuf_r>:
 8003634:	b570      	push	{r4, r5, r6, lr}
 8003636:	460e      	mov	r6, r1
 8003638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800363c:	4614      	mov	r4, r2
 800363e:	2900      	cmp	r1, #0
 8003640:	461d      	mov	r5, r3
 8003642:	b096      	sub	sp, #88	; 0x58
 8003644:	da07      	bge.n	8003656 <__swhatbuf_r+0x22>
 8003646:	2300      	movs	r3, #0
 8003648:	602b      	str	r3, [r5, #0]
 800364a:	89b3      	ldrh	r3, [r6, #12]
 800364c:	061a      	lsls	r2, r3, #24
 800364e:	d410      	bmi.n	8003672 <__swhatbuf_r+0x3e>
 8003650:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003654:	e00e      	b.n	8003674 <__swhatbuf_r+0x40>
 8003656:	466a      	mov	r2, sp
 8003658:	f000 f8c8 	bl	80037ec <_fstat_r>
 800365c:	2800      	cmp	r0, #0
 800365e:	dbf2      	blt.n	8003646 <__swhatbuf_r+0x12>
 8003660:	9a01      	ldr	r2, [sp, #4]
 8003662:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003666:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800366a:	425a      	negs	r2, r3
 800366c:	415a      	adcs	r2, r3
 800366e:	602a      	str	r2, [r5, #0]
 8003670:	e7ee      	b.n	8003650 <__swhatbuf_r+0x1c>
 8003672:	2340      	movs	r3, #64	; 0x40
 8003674:	2000      	movs	r0, #0
 8003676:	6023      	str	r3, [r4, #0]
 8003678:	b016      	add	sp, #88	; 0x58
 800367a:	bd70      	pop	{r4, r5, r6, pc}

0800367c <__smakebuf_r>:
 800367c:	898b      	ldrh	r3, [r1, #12]
 800367e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003680:	079d      	lsls	r5, r3, #30
 8003682:	4606      	mov	r6, r0
 8003684:	460c      	mov	r4, r1
 8003686:	d507      	bpl.n	8003698 <__smakebuf_r+0x1c>
 8003688:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800368c:	6023      	str	r3, [r4, #0]
 800368e:	6123      	str	r3, [r4, #16]
 8003690:	2301      	movs	r3, #1
 8003692:	6163      	str	r3, [r4, #20]
 8003694:	b002      	add	sp, #8
 8003696:	bd70      	pop	{r4, r5, r6, pc}
 8003698:	466a      	mov	r2, sp
 800369a:	ab01      	add	r3, sp, #4
 800369c:	f7ff ffca 	bl	8003634 <__swhatbuf_r>
 80036a0:	9900      	ldr	r1, [sp, #0]
 80036a2:	4605      	mov	r5, r0
 80036a4:	4630      	mov	r0, r6
 80036a6:	f7ff fa73 	bl	8002b90 <_malloc_r>
 80036aa:	b948      	cbnz	r0, 80036c0 <__smakebuf_r+0x44>
 80036ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036b0:	059a      	lsls	r2, r3, #22
 80036b2:	d4ef      	bmi.n	8003694 <__smakebuf_r+0x18>
 80036b4:	f023 0303 	bic.w	r3, r3, #3
 80036b8:	f043 0302 	orr.w	r3, r3, #2
 80036bc:	81a3      	strh	r3, [r4, #12]
 80036be:	e7e3      	b.n	8003688 <__smakebuf_r+0xc>
 80036c0:	4b0d      	ldr	r3, [pc, #52]	; (80036f8 <__smakebuf_r+0x7c>)
 80036c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80036c4:	89a3      	ldrh	r3, [r4, #12]
 80036c6:	6020      	str	r0, [r4, #0]
 80036c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036cc:	81a3      	strh	r3, [r4, #12]
 80036ce:	9b00      	ldr	r3, [sp, #0]
 80036d0:	6120      	str	r0, [r4, #16]
 80036d2:	6163      	str	r3, [r4, #20]
 80036d4:	9b01      	ldr	r3, [sp, #4]
 80036d6:	b15b      	cbz	r3, 80036f0 <__smakebuf_r+0x74>
 80036d8:	4630      	mov	r0, r6
 80036da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036de:	f000 f897 	bl	8003810 <_isatty_r>
 80036e2:	b128      	cbz	r0, 80036f0 <__smakebuf_r+0x74>
 80036e4:	89a3      	ldrh	r3, [r4, #12]
 80036e6:	f023 0303 	bic.w	r3, r3, #3
 80036ea:	f043 0301 	orr.w	r3, r3, #1
 80036ee:	81a3      	strh	r3, [r4, #12]
 80036f0:	89a0      	ldrh	r0, [r4, #12]
 80036f2:	4305      	orrs	r5, r0
 80036f4:	81a5      	strh	r5, [r4, #12]
 80036f6:	e7cd      	b.n	8003694 <__smakebuf_r+0x18>
 80036f8:	080029e9 	.word	0x080029e9

080036fc <memchr>:
 80036fc:	4603      	mov	r3, r0
 80036fe:	b510      	push	{r4, lr}
 8003700:	b2c9      	uxtb	r1, r1
 8003702:	4402      	add	r2, r0
 8003704:	4293      	cmp	r3, r2
 8003706:	4618      	mov	r0, r3
 8003708:	d101      	bne.n	800370e <memchr+0x12>
 800370a:	2000      	movs	r0, #0
 800370c:	e003      	b.n	8003716 <memchr+0x1a>
 800370e:	7804      	ldrb	r4, [r0, #0]
 8003710:	3301      	adds	r3, #1
 8003712:	428c      	cmp	r4, r1
 8003714:	d1f6      	bne.n	8003704 <memchr+0x8>
 8003716:	bd10      	pop	{r4, pc}

08003718 <__malloc_lock>:
 8003718:	4801      	ldr	r0, [pc, #4]	; (8003720 <__malloc_lock+0x8>)
 800371a:	f7ff ba37 	b.w	8002b8c <__retarget_lock_acquire_recursive>
 800371e:	bf00      	nop
 8003720:	20000144 	.word	0x20000144

08003724 <__malloc_unlock>:
 8003724:	4801      	ldr	r0, [pc, #4]	; (800372c <__malloc_unlock+0x8>)
 8003726:	f7ff ba32 	b.w	8002b8e <__retarget_lock_release_recursive>
 800372a:	bf00      	nop
 800372c:	20000144 	.word	0x20000144

08003730 <_free_r>:
 8003730:	b538      	push	{r3, r4, r5, lr}
 8003732:	4605      	mov	r5, r0
 8003734:	2900      	cmp	r1, #0
 8003736:	d043      	beq.n	80037c0 <_free_r+0x90>
 8003738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800373c:	1f0c      	subs	r4, r1, #4
 800373e:	2b00      	cmp	r3, #0
 8003740:	bfb8      	it	lt
 8003742:	18e4      	addlt	r4, r4, r3
 8003744:	f7ff ffe8 	bl	8003718 <__malloc_lock>
 8003748:	4a1e      	ldr	r2, [pc, #120]	; (80037c4 <_free_r+0x94>)
 800374a:	6813      	ldr	r3, [r2, #0]
 800374c:	4610      	mov	r0, r2
 800374e:	b933      	cbnz	r3, 800375e <_free_r+0x2e>
 8003750:	6063      	str	r3, [r4, #4]
 8003752:	6014      	str	r4, [r2, #0]
 8003754:	4628      	mov	r0, r5
 8003756:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800375a:	f7ff bfe3 	b.w	8003724 <__malloc_unlock>
 800375e:	42a3      	cmp	r3, r4
 8003760:	d90a      	bls.n	8003778 <_free_r+0x48>
 8003762:	6821      	ldr	r1, [r4, #0]
 8003764:	1862      	adds	r2, r4, r1
 8003766:	4293      	cmp	r3, r2
 8003768:	bf01      	itttt	eq
 800376a:	681a      	ldreq	r2, [r3, #0]
 800376c:	685b      	ldreq	r3, [r3, #4]
 800376e:	1852      	addeq	r2, r2, r1
 8003770:	6022      	streq	r2, [r4, #0]
 8003772:	6063      	str	r3, [r4, #4]
 8003774:	6004      	str	r4, [r0, #0]
 8003776:	e7ed      	b.n	8003754 <_free_r+0x24>
 8003778:	461a      	mov	r2, r3
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	b10b      	cbz	r3, 8003782 <_free_r+0x52>
 800377e:	42a3      	cmp	r3, r4
 8003780:	d9fa      	bls.n	8003778 <_free_r+0x48>
 8003782:	6811      	ldr	r1, [r2, #0]
 8003784:	1850      	adds	r0, r2, r1
 8003786:	42a0      	cmp	r0, r4
 8003788:	d10b      	bne.n	80037a2 <_free_r+0x72>
 800378a:	6820      	ldr	r0, [r4, #0]
 800378c:	4401      	add	r1, r0
 800378e:	1850      	adds	r0, r2, r1
 8003790:	4283      	cmp	r3, r0
 8003792:	6011      	str	r1, [r2, #0]
 8003794:	d1de      	bne.n	8003754 <_free_r+0x24>
 8003796:	6818      	ldr	r0, [r3, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	4401      	add	r1, r0
 800379c:	6011      	str	r1, [r2, #0]
 800379e:	6053      	str	r3, [r2, #4]
 80037a0:	e7d8      	b.n	8003754 <_free_r+0x24>
 80037a2:	d902      	bls.n	80037aa <_free_r+0x7a>
 80037a4:	230c      	movs	r3, #12
 80037a6:	602b      	str	r3, [r5, #0]
 80037a8:	e7d4      	b.n	8003754 <_free_r+0x24>
 80037aa:	6820      	ldr	r0, [r4, #0]
 80037ac:	1821      	adds	r1, r4, r0
 80037ae:	428b      	cmp	r3, r1
 80037b0:	bf01      	itttt	eq
 80037b2:	6819      	ldreq	r1, [r3, #0]
 80037b4:	685b      	ldreq	r3, [r3, #4]
 80037b6:	1809      	addeq	r1, r1, r0
 80037b8:	6021      	streq	r1, [r4, #0]
 80037ba:	6063      	str	r3, [r4, #4]
 80037bc:	6054      	str	r4, [r2, #4]
 80037be:	e7c9      	b.n	8003754 <_free_r+0x24>
 80037c0:	bd38      	pop	{r3, r4, r5, pc}
 80037c2:	bf00      	nop
 80037c4:	2000009c 	.word	0x2000009c

080037c8 <_read_r>:
 80037c8:	b538      	push	{r3, r4, r5, lr}
 80037ca:	4604      	mov	r4, r0
 80037cc:	4608      	mov	r0, r1
 80037ce:	4611      	mov	r1, r2
 80037d0:	2200      	movs	r2, #0
 80037d2:	4d05      	ldr	r5, [pc, #20]	; (80037e8 <_read_r+0x20>)
 80037d4:	602a      	str	r2, [r5, #0]
 80037d6:	461a      	mov	r2, r3
 80037d8:	f7fc ffae 	bl	8000738 <_read>
 80037dc:	1c43      	adds	r3, r0, #1
 80037de:	d102      	bne.n	80037e6 <_read_r+0x1e>
 80037e0:	682b      	ldr	r3, [r5, #0]
 80037e2:	b103      	cbz	r3, 80037e6 <_read_r+0x1e>
 80037e4:	6023      	str	r3, [r4, #0]
 80037e6:	bd38      	pop	{r3, r4, r5, pc}
 80037e8:	2000014c 	.word	0x2000014c

080037ec <_fstat_r>:
 80037ec:	b538      	push	{r3, r4, r5, lr}
 80037ee:	2300      	movs	r3, #0
 80037f0:	4d06      	ldr	r5, [pc, #24]	; (800380c <_fstat_r+0x20>)
 80037f2:	4604      	mov	r4, r0
 80037f4:	4608      	mov	r0, r1
 80037f6:	4611      	mov	r1, r2
 80037f8:	602b      	str	r3, [r5, #0]
 80037fa:	f7fc ffe1 	bl	80007c0 <_fstat>
 80037fe:	1c43      	adds	r3, r0, #1
 8003800:	d102      	bne.n	8003808 <_fstat_r+0x1c>
 8003802:	682b      	ldr	r3, [r5, #0]
 8003804:	b103      	cbz	r3, 8003808 <_fstat_r+0x1c>
 8003806:	6023      	str	r3, [r4, #0]
 8003808:	bd38      	pop	{r3, r4, r5, pc}
 800380a:	bf00      	nop
 800380c:	2000014c 	.word	0x2000014c

08003810 <_isatty_r>:
 8003810:	b538      	push	{r3, r4, r5, lr}
 8003812:	2300      	movs	r3, #0
 8003814:	4d05      	ldr	r5, [pc, #20]	; (800382c <_isatty_r+0x1c>)
 8003816:	4604      	mov	r4, r0
 8003818:	4608      	mov	r0, r1
 800381a:	602b      	str	r3, [r5, #0]
 800381c:	f7fc ffdf 	bl	80007de <_isatty>
 8003820:	1c43      	adds	r3, r0, #1
 8003822:	d102      	bne.n	800382a <_isatty_r+0x1a>
 8003824:	682b      	ldr	r3, [r5, #0]
 8003826:	b103      	cbz	r3, 800382a <_isatty_r+0x1a>
 8003828:	6023      	str	r3, [r4, #0]
 800382a:	bd38      	pop	{r3, r4, r5, pc}
 800382c:	2000014c 	.word	0x2000014c

08003830 <_init>:
 8003830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003832:	bf00      	nop
 8003834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003836:	bc08      	pop	{r3}
 8003838:	469e      	mov	lr, r3
 800383a:	4770      	bx	lr

0800383c <_fini>:
 800383c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800383e:	bf00      	nop
 8003840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003842:	bc08      	pop	{r3}
 8003844:	469e      	mov	lr, r3
 8003846:	4770      	bx	lr
