MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  135.40ps 135.40ps 135.40ps 135.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  116.90ps 116.90ps 116.90ps 116.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  130.10ps 130.10ps 130.10ps 130.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  109.90ps 109.90ps 109.90ps 109.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  142.10ps 142.10ps 142.10ps 142.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  136.80ps 136.80ps 136.80ps 136.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  136.90ps 136.90ps 136.90ps 136.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  136.00ps 136.00ps 136.00ps 136.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  134.00ps 134.00ps 134.00ps 134.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  133.30ps 133.30ps 133.30ps 133.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  142.10ps 142.10ps 142.10ps 142.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  127.10ps 127.10ps 127.10ps 127.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  141.60ps 141.60ps 141.60ps 141.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  126.50ps 126.50ps 126.50ps 126.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  132.20ps 132.20ps 132.20ps 132.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  139.60ps 139.60ps 139.60ps 139.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  105.00ps 105.00ps 105.00ps 105.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  107.00ps 107.00ps 107.00ps 107.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  128.10ps 128.10ps 128.10ps 128.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  114.10ps 114.10ps 114.10ps 114.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  145.10ps 145.10ps 145.10ps 145.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  119.00ps 119.00ps 119.00ps 119.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  112.00ps 112.00ps 112.00ps 112.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  141.90ps 141.90ps 141.90ps 141.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  116.60ps 116.60ps 116.60ps 116.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  120.80ps 120.80ps 120.80ps 120.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  111.90ps 111.90ps 111.90ps 111.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  112.40ps 112.40ps 112.40ps 112.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  111.70ps 111.70ps 111.70ps 111.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  121.90ps 121.90ps 121.90ps 121.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  118.90ps 118.90ps 118.90ps 118.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  110.70ps 110.70ps 110.70ps 110.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  113.00ps 113.00ps 113.00ps 113.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  126.80ps 126.80ps 126.80ps 126.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  107.00ps 107.00ps 107.00ps 107.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  133.40ps 133.40ps 133.40ps 133.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  125.30ps 125.30ps 125.30ps 125.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  115.20ps 115.20ps 115.20ps 115.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  104.10ps 104.10ps 104.10ps 104.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  112.20ps 112.20ps 112.20ps 112.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  127.70ps 127.70ps 127.70ps 127.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  126.50ps 126.50ps 126.50ps 126.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  108.00ps 108.00ps 108.00ps 108.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  105.90ps 105.90ps 105.90ps 105.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  128.00ps 128.00ps 128.00ps 128.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  109.80ps 109.80ps 109.80ps 109.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  108.60ps 108.60ps 108.60ps 108.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  119.50ps 119.50ps 119.50ps 119.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  128.70ps 128.70ps 128.70ps 128.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  103.70ps 103.70ps 103.70ps 103.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  108.80ps 108.80ps 108.80ps 108.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  115.80ps 115.80ps 115.80ps 115.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  119.00ps 119.00ps 119.00ps 119.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  50.10ps 50.10ps 50.10ps 50.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  106.10ps 106.10ps 106.10ps 106.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  115.20ps 115.20ps 115.20ps 115.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  112.30ps 112.30ps 112.30ps 112.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  114.40ps 114.40ps 114.40ps 114.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  122.90ps 122.90ps 122.90ps 122.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  143.30ps 143.30ps 143.30ps 143.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  100.80ps 100.80ps 100.80ps 100.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  105.00ps 105.00ps 105.00ps 105.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  109.40ps 109.40ps 109.40ps 109.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  101.80ps 101.80ps 101.80ps 101.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  119.10ps 119.10ps 119.10ps 119.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  116.50ps 116.50ps 116.50ps 116.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  106.90ps 106.90ps 106.90ps 106.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  102.80ps 102.80ps 102.80ps 102.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  112.70ps 112.70ps 112.70ps 112.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  117.50ps 117.50ps 117.50ps 117.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  106.90ps 106.90ps 106.90ps 106.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  98.80ps 98.80ps 98.80ps 98.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  98.60ps 98.60ps 98.60ps 98.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  149.40ps 149.40ps 149.40ps 149.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  73.20ps 73.20ps 73.20ps 73.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  94.80ps 94.80ps 94.80ps 94.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  94.40ps 94.40ps 94.40ps 94.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  102.60ps 102.60ps 102.60ps 102.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  95.30ps 95.30ps 95.30ps 95.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  138.70ps 138.70ps 138.70ps 138.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  123.90ps 123.90ps 123.90ps 123.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  138.10ps 138.10ps 138.10ps 138.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  91.50ps 91.50ps 91.50ps 91.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  33.60ps 33.60ps 33.60ps 33.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  95.90ps 95.90ps 95.90ps 95.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  11.00ps 11.00ps 11.00ps 11.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  98.20ps 98.20ps 98.20ps 98.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  16.00ps 16.00ps 16.00ps 16.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  134.00ps 134.00ps 134.00ps 134.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  88.60ps 88.60ps 88.60ps 88.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  15.10ps 15.10ps 15.10ps 15.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  118.80ps 118.80ps 118.80ps 118.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  23.40ps 23.40ps 23.40ps 23.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  118.20ps 118.20ps 118.20ps 118.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  104.20ps 104.20ps 104.20ps 104.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  75.70ps 75.70ps 75.70ps 75.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  117.00ps 117.00ps 117.00ps 117.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  38.40ps 38.40ps 38.40ps 38.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][27]/CLK  69.30ps 69.30ps 69.30ps 69.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  57.20ps 57.20ps 57.20ps 57.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  19.20ps 19.20ps 19.20ps 19.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  36.90ps 36.90ps 36.90ps 36.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][26]/CLK  57.80ps 57.80ps 57.80ps 57.80ps 0pf view_tc
MacroModel pin init_reg_reg/CLK  106.70ps 106.70ps 106.70ps 106.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  14.10ps 14.10ps 14.10ps 14.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][27]/CLK  88.30ps 88.30ps 88.30ps 88.30ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  108.60ps 108.60ps 108.60ps 108.60ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  108.10ps 108.10ps 108.10ps 108.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  63.60ps 63.60ps 63.60ps 63.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  106.10ps 106.10ps 106.10ps 106.10ps 0pf view_tc
