Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 13:30:44 2024
| Host         : LAPTOP-FVEABP65 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file draw_timing_summary_routed.rpt -pb draw_timing_summary_routed.pb -rpx draw_timing_summary_routed.rpx -warn_on_violation
| Design       : draw
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  195         
DPIR-1     Warning           Asynchronous driver check    20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (215)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1356)
5. checking no_input_delay (12)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (215)
--------------------------
 There are 175 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_ctrl/clk_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_ctrl/clk_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1356)
---------------------------------------------------
 There are 1356 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1361          inf        0.000                      0                 1361           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1361 Endpoints
Min Delay          1361 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 brush
                            (input port)
  Destination:            bram_inst/mem_reg_8_1/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.062ns  (logic 6.699ns (41.709%)  route 9.363ns (58.291%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  brush (IN)
                         net (fo=0)                   0.000     0.000    brush
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  brush_IBUF_inst/O
                         net (fo=40, routed)          3.771     5.226    vga_ctrl/brush_IBUF
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.350 r  vga_ctrl/expanded_mem_write_addr_in_i_23/O
                         net (fo=1, routed)           0.000     5.350    vga_ctrl/expanded_mem_write_addr_in_i_23_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.883 r  vga_ctrl/expanded_mem_write_addr_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.883    vga_ctrl/expanded_mem_write_addr_in_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  vga_ctrl/expanded_mem_write_addr_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    vga_ctrl/expanded_mem_write_addr_in_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  vga_ctrl/expanded_mem_write_addr_in_i_1/O[1]
                         net (fo=1, routed)           0.596     6.919    A[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    10.942 f  expanded_mem_write_addr_in/P[16]
                         net (fo=20, routed)          2.379    13.321    vga_ctrl/mem_reg_9_2[0]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.124    13.445 r  vga_ctrl/mem_reg_8_0_i_3/O
                         net (fo=6, routed)           2.617    16.062    bram_inst/mem_reg_9_2_1[0]
    RAMB36_X2Y2          RAMB36E1                                     r  bram_inst/mem_reg_8_1/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 brush
                            (input port)
  Destination:            bram_inst/mem_reg_9_1/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.015ns  (logic 6.699ns (41.830%)  route 9.316ns (58.170%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  brush (IN)
                         net (fo=0)                   0.000     0.000    brush
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  brush_IBUF_inst/O
                         net (fo=40, routed)          3.771     5.226    vga_ctrl/brush_IBUF
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.350 r  vga_ctrl/expanded_mem_write_addr_in_i_23/O
                         net (fo=1, routed)           0.000     5.350    vga_ctrl/expanded_mem_write_addr_in_i_23_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.883 r  vga_ctrl/expanded_mem_write_addr_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.883    vga_ctrl/expanded_mem_write_addr_in_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  vga_ctrl/expanded_mem_write_addr_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    vga_ctrl/expanded_mem_write_addr_in_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  vga_ctrl/expanded_mem_write_addr_in_i_1/O[1]
                         net (fo=1, routed)           0.596     6.919    A[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    10.942 f  expanded_mem_write_addr_in/P[16]
                         net (fo=20, routed)          2.379    13.321    vga_ctrl/mem_reg_9_2[0]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.124    13.445 r  vga_ctrl/mem_reg_8_0_i_3/O
                         net (fo=6, routed)           2.571    16.015    bram_inst/mem_reg_9_2_1[0]
    RAMB36_X2Y3          RAMB36E1                                     r  bram_inst/mem_reg_9_1/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 brush
                            (input port)
  Destination:            bram_inst/mem_reg_8_2/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.811ns  (logic 6.575ns (41.586%)  route 9.236ns (58.414%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  brush (IN)
                         net (fo=0)                   0.000     0.000    brush
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  brush_IBUF_inst/O
                         net (fo=40, routed)          3.771     5.226    vga_ctrl/brush_IBUF
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.350 r  vga_ctrl/expanded_mem_write_addr_in_i_23/O
                         net (fo=1, routed)           0.000     5.350    vga_ctrl/expanded_mem_write_addr_in_i_23_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.883 r  vga_ctrl/expanded_mem_write_addr_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.883    vga_ctrl/expanded_mem_write_addr_in_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  vga_ctrl/expanded_mem_write_addr_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    vga_ctrl/expanded_mem_write_addr_in_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  vga_ctrl/expanded_mem_write_addr_in_i_1/O[1]
                         net (fo=1, routed)           0.596     6.919    A[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      4.023    10.942 r  expanded_mem_write_addr_in/P[14]
                         net (fo=30, routed)          4.869    15.811    bram_inst/mem_reg_9_2_0[14]
    RAMB36_X2Y0          RAMB36E1                                     r  bram_inst/mem_reg_8_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 brush
                            (input port)
  Destination:            bram_inst/mem_reg_9_2/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.755ns  (logic 6.699ns (42.522%)  route 9.055ns (57.478%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  brush (IN)
                         net (fo=0)                   0.000     0.000    brush
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  brush_IBUF_inst/O
                         net (fo=40, routed)          3.771     5.226    vga_ctrl/brush_IBUF
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.350 r  vga_ctrl/expanded_mem_write_addr_in_i_23/O
                         net (fo=1, routed)           0.000     5.350    vga_ctrl/expanded_mem_write_addr_in_i_23_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.883 r  vga_ctrl/expanded_mem_write_addr_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.883    vga_ctrl/expanded_mem_write_addr_in_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  vga_ctrl/expanded_mem_write_addr_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    vga_ctrl/expanded_mem_write_addr_in_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  vga_ctrl/expanded_mem_write_addr_in_i_1/O[1]
                         net (fo=1, routed)           0.596     6.919    A[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    10.942 f  expanded_mem_write_addr_in/P[16]
                         net (fo=20, routed)          2.379    13.321    vga_ctrl/mem_reg_9_2[0]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.124    13.445 r  vga_ctrl/mem_reg_8_0_i_3/O
                         net (fo=6, routed)           2.310    15.755    bram_inst/mem_reg_9_2_1[0]
    RAMB36_X2Y1          RAMB36E1                                     r  bram_inst/mem_reg_9_2/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 brush
                            (input port)
  Destination:            bram_inst/mem_reg_8_2/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.724ns  (logic 6.575ns (41.815%)  route 9.149ns (58.185%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  brush (IN)
                         net (fo=0)                   0.000     0.000    brush
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  brush_IBUF_inst/O
                         net (fo=40, routed)          3.771     5.226    vga_ctrl/brush_IBUF
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.350 r  vga_ctrl/expanded_mem_write_addr_in_i_23/O
                         net (fo=1, routed)           0.000     5.350    vga_ctrl/expanded_mem_write_addr_in_i_23_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.883 r  vga_ctrl/expanded_mem_write_addr_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.883    vga_ctrl/expanded_mem_write_addr_in_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  vga_ctrl/expanded_mem_write_addr_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    vga_ctrl/expanded_mem_write_addr_in_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  vga_ctrl/expanded_mem_write_addr_in_i_1/O[1]
                         net (fo=1, routed)           0.596     6.919    A[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.023    10.942 r  expanded_mem_write_addr_in/P[5]
                         net (fo=30, routed)          4.783    15.724    bram_inst/mem_reg_9_2_0[5]
    RAMB36_X2Y0          RAMB36E1                                     r  bram_inst/mem_reg_8_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 brush
                            (input port)
  Destination:            bram_inst/mem_reg_8_2/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.597ns  (logic 6.575ns (42.156%)  route 9.022ns (57.844%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  brush (IN)
                         net (fo=0)                   0.000     0.000    brush
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  brush_IBUF_inst/O
                         net (fo=40, routed)          3.771     5.226    vga_ctrl/brush_IBUF
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.350 r  vga_ctrl/expanded_mem_write_addr_in_i_23/O
                         net (fo=1, routed)           0.000     5.350    vga_ctrl/expanded_mem_write_addr_in_i_23_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.883 r  vga_ctrl/expanded_mem_write_addr_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.883    vga_ctrl/expanded_mem_write_addr_in_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  vga_ctrl/expanded_mem_write_addr_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    vga_ctrl/expanded_mem_write_addr_in_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  vga_ctrl/expanded_mem_write_addr_in_i_1/O[1]
                         net (fo=1, routed)           0.596     6.919    A[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      4.023    10.942 r  expanded_mem_write_addr_in/P[12]
                         net (fo=30, routed)          4.655    15.597    bram_inst/mem_reg_9_2_0[12]
    RAMB36_X2Y0          RAMB36E1                                     r  bram_inst/mem_reg_8_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 brush
                            (input port)
  Destination:            bram_inst/mem_reg_8_2/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.530ns  (logic 6.699ns (43.138%)  route 8.831ns (56.862%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  brush (IN)
                         net (fo=0)                   0.000     0.000    brush
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  brush_IBUF_inst/O
                         net (fo=40, routed)          3.771     5.226    vga_ctrl/brush_IBUF
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.350 r  vga_ctrl/expanded_mem_write_addr_in_i_23/O
                         net (fo=1, routed)           0.000     5.350    vga_ctrl/expanded_mem_write_addr_in_i_23_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.883 r  vga_ctrl/expanded_mem_write_addr_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.883    vga_ctrl/expanded_mem_write_addr_in_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  vga_ctrl/expanded_mem_write_addr_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    vga_ctrl/expanded_mem_write_addr_in_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  vga_ctrl/expanded_mem_write_addr_in_i_1/O[1]
                         net (fo=1, routed)           0.596     6.919    A[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    10.942 f  expanded_mem_write_addr_in/P[16]
                         net (fo=20, routed)          2.379    13.321    vga_ctrl/mem_reg_9_2[0]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.124    13.445 r  vga_ctrl/mem_reg_8_0_i_3/O
                         net (fo=6, routed)           2.085    15.530    bram_inst/mem_reg_9_2_1[0]
    RAMB36_X2Y0          RAMB36E1                                     r  bram_inst/mem_reg_8_2/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 brush
                            (input port)
  Destination:            bram_inst/mem_reg_4_0/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.486ns  (logic 6.699ns (43.259%)  route 8.787ns (56.741%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  brush (IN)
                         net (fo=0)                   0.000     0.000    brush
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  brush_IBUF_inst/O
                         net (fo=40, routed)          3.771     5.226    vga_ctrl/brush_IBUF
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.350 r  vga_ctrl/expanded_mem_write_addr_in_i_23/O
                         net (fo=1, routed)           0.000     5.350    vga_ctrl/expanded_mem_write_addr_in_i_23_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.883 r  vga_ctrl/expanded_mem_write_addr_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.883    vga_ctrl/expanded_mem_write_addr_in_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  vga_ctrl/expanded_mem_write_addr_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    vga_ctrl/expanded_mem_write_addr_in_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  vga_ctrl/expanded_mem_write_addr_in_i_1/O[1]
                         net (fo=1, routed)           0.596     6.919    A[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      4.023    10.942 r  expanded_mem_write_addr_in/P[17]
                         net (fo=20, routed)          2.182    13.124    vga_ctrl/mem_reg_9_2[1]
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.124    13.248 r  vga_ctrl/mem_reg_4_0_i_3/O
                         net (fo=6, routed)           2.238    15.486    bram_inst/mem_reg_5_2_0[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram_inst/mem_reg_4_0/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 brush
                            (input port)
  Destination:            bram_inst/mem_reg_8_2/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.486ns  (logic 6.699ns (43.260%)  route 8.787ns (56.740%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  brush (IN)
                         net (fo=0)                   0.000     0.000    brush
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  brush_IBUF_inst/O
                         net (fo=40, routed)          3.771     5.226    vga_ctrl/brush_IBUF
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.350 r  vga_ctrl/expanded_mem_write_addr_in_i_23/O
                         net (fo=1, routed)           0.000     5.350    vga_ctrl/expanded_mem_write_addr_in_i_23_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.883 r  vga_ctrl/expanded_mem_write_addr_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.883    vga_ctrl/expanded_mem_write_addr_in_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  vga_ctrl/expanded_mem_write_addr_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    vga_ctrl/expanded_mem_write_addr_in_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  vga_ctrl/expanded_mem_write_addr_in_i_1/O[1]
                         net (fo=1, routed)           0.596     6.919    A[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      4.023    10.942 f  expanded_mem_write_addr_in/P[15]
                         net (fo=45, routed)          3.479    14.421    bram_inst/mem_reg_9_2_0[15]
    SLICE_X50Y10         LUT4 (Prop_lut4_I3_O)        0.124    14.545 r  bram_inst/mem_reg_8_2_ENARDEN_cooolgate_en_gate_29_LOPT_REMAP/O
                         net (fo=1, routed)           0.941    15.486    bram_inst/mem_reg_8_2_ENARDEN_cooolgate_en_sig_15
    RAMB36_X2Y0          RAMB36E1                                     r  bram_inst/mem_reg_8_2/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 brush
                            (input port)
  Destination:            bram_inst/mem_reg_9_2/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.473ns  (logic 6.575ns (42.495%)  route 8.898ns (57.505%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  brush (IN)
                         net (fo=0)                   0.000     0.000    brush
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  brush_IBUF_inst/O
                         net (fo=40, routed)          3.771     5.226    vga_ctrl/brush_IBUF
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.350 r  vga_ctrl/expanded_mem_write_addr_in_i_23/O
                         net (fo=1, routed)           0.000     5.350    vga_ctrl/expanded_mem_write_addr_in_i_23_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.883 r  vga_ctrl/expanded_mem_write_addr_in_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.883    vga_ctrl/expanded_mem_write_addr_in_i_3_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  vga_ctrl/expanded_mem_write_addr_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    vga_ctrl/expanded_mem_write_addr_in_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.323 r  vga_ctrl/expanded_mem_write_addr_in_i_1/O[1]
                         net (fo=1, routed)           0.596     6.919    A[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      4.023    10.942 r  expanded_mem_write_addr_in/P[14]
                         net (fo=30, routed)          4.531    15.473    bram_inst/mem_reg_9_2_0[14]
    RAMB36_X2Y1          RAMB36E1                                     r  bram_inst/mem_reg_9_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_ctrl/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_ctrl/h_count_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE                         0.000     0.000 r  vga_ctrl/h_count_next_reg[1]/C
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_ctrl/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.087     0.228    vga_ctrl/h_count_next[1]
    SLICE_X12Y19         FDCE                                         r  vga_ctrl/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_ctrl/h_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE                         0.000     0.000 r  vga_ctrl/h_count_next_reg[9]/C
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_ctrl/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.112     0.253    vga_ctrl/h_count_next[9]
    SLICE_X15Y25         FDCE                                         r  vga_ctrl/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_ctrl/v_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE                         0.000     0.000 r  vga_ctrl/v_count_next_reg[5]/C
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_ctrl/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    vga_ctrl/v_count_next[5]
    SLICE_X12Y25         FDCE                                         r  vga_ctrl/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_sig/buffer_reg_r_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_sig/buffer_reg_r_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE                         0.000     0.000 r  ps2_sig/buffer_reg_r_2/C
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ps2_sig/buffer_reg_r_2/Q
                         net (fo=1, routed)           0.118     0.259    ps2_sig/buffer_reg_r_2_n_0
    SLICE_X4Y28          FDRE                                         r  ps2_sig/buffer_reg_r_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_sig/buffer_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_sig/buffer_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.752%)  route 0.135ns (51.248%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  ps2_sig/buffer_reg[42]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ps2_sig/buffer_reg[42]/Q
                         net (fo=2, routed)           0.135     0.263    ps2_sig/buffer[42]
    SLICE_X5Y29          FDRE                                         r  ps2_sig/buffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_sig/buffer_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_sig/fifo_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  ps2_sig/buffer_reg[11]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ps2_sig/buffer_reg[11]/Q
                         net (fo=2, routed)           0.122     0.263    ps2_sig/buffer[11]
    SLICE_X4Y29          FDRE                                         r  ps2_sig/fifo_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_ctrl/h_count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (55.976%)  route 0.116ns (44.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE                         0.000     0.000 r  vga_ctrl/h_count_next_reg[3]/C
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_ctrl/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.116     0.264    vga_ctrl/h_count_next[3]
    SLICE_X10Y22         FDCE                                         r  vga_ctrl/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_sig/buffer_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_sig/buffer_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE                         0.000     0.000 r  ps2_sig/buffer_reg[10]/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ps2_sig/buffer_reg[10]/Q
                         net (fo=2, routed)           0.126     0.267    ps2_sig/buffer[10]
    SLICE_X5Y29          FDRE                                         r  ps2_sig/buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_ctrl/h_count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE                         0.000     0.000 r  vga_ctrl/h_count_next_reg[7]/C
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_ctrl/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.110     0.274    vga_ctrl/h_count_next[7]
    SLICE_X14Y27         FDCE                                         r  vga_ctrl/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_ctrl/v_count_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE                         0.000     0.000 r  vga_ctrl/v_count_next_reg[0]/C
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_ctrl/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.136     0.277    vga_ctrl/v_count_next[0]
    SLICE_X13Y23         FDCE                                         r  vga_ctrl/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





