{"vcs1":{"timestamp_begin":1682302935.796887822, "rt":0.80, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682302936.638127953, "rt":1.12, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682302937.780499178, "rt":1.53, "ut":0.05, "st":1.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682302935.504211746}
{"VCS_COMP_START_TIME": 1682302935.504211746}
{"VCS_COMP_END_TIME": 1682302940.379523707}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341312}}
{"stitch_vcselab": {"peak_mem": 238988}}
