Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 15:48:14 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.1.2  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.2.2  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
paused_menu/i1_3_lut_adj_144/B	->	paused_menu/i1_3_lut_adj_144/Z

++++ Loop2
paused_menu/i14_3_lut/B	->	paused_menu/i14_3_lut/Z

++++ Loop3
paused_menu/i1_3_lut_adj_145/C	->	paused_menu/i1_3_lut_adj_145/Z

++++ Loop4
paused_menu/i1_3_lut/B	->	paused_menu/i1_3_lut/Z

++++ Loop5
menu/i1_2_lut_3_lut/C	->	menu/i1_2_lut_3_lut/Z

++++ Loop6
menu/i7344_4_lut_3_lut/C	->	menu/i7344_4_lut_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_clock"
=======================
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          16.728 ns |         59.780 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 3.32724%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |   39.800 ns |   23.072 ns |    4   |   16.728 ns |  59.780 MHz |       31       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   63.045 ns |   19   |   20.830 ns |  48.008 MHz |       40       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vga_driver/h_count_522__i5/SR   vga_driver/h_count_522__i6/SR}              
                                         |   23.073 ns 
{vga_driver/h_count_522__i3/SR   vga_driver/h_count_522__i4/SR}              
                                         |   23.073 ns 
{vga_driver/h_count_522__i1/SR   vga_driver/h_count_522__i2/SR}              
                                         |   23.073 ns 
vga_driver/h_count_522__i0/SR            |   23.073 ns 
vga_driver/h_count_522__i9/SR            |   23.669 ns 
{vga_driver/h_count_522__i7/SR   vga_driver/h_count_522__i8/SR}              
                                         |   23.669 ns 
{vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}              
                                         |   24.530 ns 
{vga_driver/v_count__i1/SP   vga_driver/v_count__i0/SP}              
                                         |   24.530 ns 
{vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}              
                                         |   25.046 ns 
{vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}              
                                         |   25.046 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       31       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       40       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tick_c/D                                 |    3.417 ns 
buzzer_clock_521__i1/D                   |    3.417 ns 
buzzer_clock_521__i9/D                   |    3.417 ns 
buzzer_clock_521__i7/D                   |    3.417 ns 
buzzer_clock_521__i8/D                   |    3.417 ns 
buzzer_clock_521__i5/D                   |    3.417 ns 
buzzer_clock_521__i6/D                   |    3.417 ns 
buzzer_clock_521__i3/D                   |    3.417 ns 
buzzer_clock_521__i4/D                   |    3.417 ns 
buzzer_clock_521__i2/D                   |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
buzzer_i0/PADDO                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 5 End Points          |           Type           
-------------------------------------------------------------------
{vga_driver/v_count__i9/SR   vga_driver/v_count__i8/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i7/SR   vga_driver/v_count__i6/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i5/SR   vga_driver/v_count__i4/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i3/SR   vga_driver/v_count__i2/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i1/SR   vga_driver/v_count__i0/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         5
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i9_i7                             |                  No Clock
pos_y_i9_i8                             |                  No Clock
accelerator_timer_524__i1               |                  No Clock
accelerator_timer_524__i2               |                  No Clock
accelerator_timer_524__i7               |                  No Clock
accelerator_timer_524__i0               |                  No Clock
pos_y_i9_i1                             |                  No Clock
pos_y_i9_i2                             |                  No Clock
pos_y_i9_i0                             |                  No Clock
pos_y_i9_i9                             |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       903
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_driver/h_count_522__i1/Q
Path End         : vga_driver/h_count_522__i0/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.072 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.198
-------------------------------------------   ------
End-of-path arrival time( ns )                26.825

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i1/CK   vga_driver/h_count_522__i2/CK}->vga_driver/h_count_522__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  14      
pixel_col[1]                                              NET DELAY        6.185        18.203  1       
vga_driver/i1_2_lut_3_lut_adj_126/C->vga_driver/i1_2_lut_3_lut_adj_126/Z
                                          SLICE_R22C17A   C0_TO_F0_DELAY   0.477        18.680  2       
vga_driver/n103                                           NET DELAY        0.305        18.985  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C17A   C1_TO_F1_DELAY   0.450        19.435  1       
n12_adj_1174                                              NET DELAY        2.490        21.925  1       
paddle_two/i1_4_lut_adj_132/C->paddle_two/i1_4_lut_adj_132/Z
                                          SLICE_R22C17B   B1_TO_F1_DELAY   0.450        22.375  11      
n99102                                                    NET DELAY        4.450        26.825  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i1/Q
Path End         : {vga_driver/h_count_522__i1/SR   vga_driver/h_count_522__i2/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.072 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.198
-------------------------------------------   ------
End-of-path arrival time( ns )                26.825

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i1/CK   vga_driver/h_count_522__i2/CK}->vga_driver/h_count_522__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  14      
pixel_col[1]                                              NET DELAY        6.185        18.203  1       
vga_driver/i1_2_lut_3_lut_adj_126/C->vga_driver/i1_2_lut_3_lut_adj_126/Z
                                          SLICE_R22C17A   C0_TO_F0_DELAY   0.477        18.680  2       
vga_driver/n103                                           NET DELAY        0.305        18.985  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C17A   C1_TO_F1_DELAY   0.450        19.435  1       
n12_adj_1174                                              NET DELAY        2.490        21.925  1       
paddle_two/i1_4_lut_adj_132/C->paddle_two/i1_4_lut_adj_132/Z
                                          SLICE_R22C17B   B1_TO_F1_DELAY   0.450        22.375  11      
n99102                                                    NET DELAY        4.450        26.825  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i1/Q
Path End         : {vga_driver/h_count_522__i3/SR   vga_driver/h_count_522__i4/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.072 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.198
-------------------------------------------   ------
End-of-path arrival time( ns )                26.825

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i1/CK   vga_driver/h_count_522__i2/CK}->vga_driver/h_count_522__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  14      
pixel_col[1]                                              NET DELAY        6.185        18.203  1       
vga_driver/i1_2_lut_3_lut_adj_126/C->vga_driver/i1_2_lut_3_lut_adj_126/Z
                                          SLICE_R22C17A   C0_TO_F0_DELAY   0.477        18.680  2       
vga_driver/n103                                           NET DELAY        0.305        18.985  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C17A   C1_TO_F1_DELAY   0.450        19.435  1       
n12_adj_1174                                              NET DELAY        2.490        21.925  1       
paddle_two/i1_4_lut_adj_132/C->paddle_two/i1_4_lut_adj_132/Z
                                          SLICE_R22C17B   B1_TO_F1_DELAY   0.450        22.375  11      
n99102                                                    NET DELAY        4.450        26.825  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i1/Q
Path End         : {vga_driver/h_count_522__i5/SR   vga_driver/h_count_522__i6/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.072 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.198
-------------------------------------------   ------
End-of-path arrival time( ns )                26.825

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i1/CK   vga_driver/h_count_522__i2/CK}->vga_driver/h_count_522__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  14      
pixel_col[1]                                              NET DELAY        6.185        18.203  1       
vga_driver/i1_2_lut_3_lut_adj_126/C->vga_driver/i1_2_lut_3_lut_adj_126/Z
                                          SLICE_R22C17A   C0_TO_F0_DELAY   0.477        18.680  2       
vga_driver/n103                                           NET DELAY        0.305        18.985  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C17A   C1_TO_F1_DELAY   0.450        19.435  1       
n12_adj_1174                                              NET DELAY        2.490        21.925  1       
paddle_two/i1_4_lut_adj_132/C->paddle_two/i1_4_lut_adj_132/Z
                                          SLICE_R22C17B   B1_TO_F1_DELAY   0.450        22.375  11      
n99102                                                    NET DELAY        4.450        26.825  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i1/Q
Path End         : {vga_driver/h_count_522__i7/SR   vga_driver/h_count_522__i8/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.3% (route), 17.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.668 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.602
-------------------------------------------   ------
End-of-path arrival time( ns )                26.229

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i1/CK   vga_driver/h_count_522__i2/CK}->vga_driver/h_count_522__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  14      
pixel_col[1]                                              NET DELAY        6.185        18.203  1       
vga_driver/i1_2_lut_3_lut_adj_126/C->vga_driver/i1_2_lut_3_lut_adj_126/Z
                                          SLICE_R22C17A   C0_TO_F0_DELAY   0.477        18.680  2       
vga_driver/n103                                           NET DELAY        0.305        18.985  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C17A   C1_TO_F1_DELAY   0.450        19.435  1       
n12_adj_1174                                              NET DELAY        2.490        21.925  1       
paddle_two/i1_4_lut_adj_132/C->paddle_two/i1_4_lut_adj_132/Z
                                          SLICE_R22C17B   B1_TO_F1_DELAY   0.450        22.375  11      
n99102                                                    NET DELAY        3.854        26.229  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i1/Q
Path End         : vga_driver/h_count_522__i9/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.3% (route), 17.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.668 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.602
-------------------------------------------   ------
End-of-path arrival time( ns )                26.229

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i1/CK   vga_driver/h_count_522__i2/CK}->vga_driver/h_count_522__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  14      
pixel_col[1]                                              NET DELAY        6.185        18.203  1       
vga_driver/i1_2_lut_3_lut_adj_126/C->vga_driver/i1_2_lut_3_lut_adj_126/Z
                                          SLICE_R22C17A   C0_TO_F0_DELAY   0.477        18.680  2       
vga_driver/n103                                           NET DELAY        0.305        18.985  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C17A   C1_TO_F1_DELAY   0.450        19.435  1       
n12_adj_1174                                              NET DELAY        2.490        21.925  1       
paddle_two/i1_4_lut_adj_132/C->paddle_two/i1_4_lut_adj_132/Z
                                          SLICE_R22C17B   B1_TO_F1_DELAY   0.450        22.375  11      
n99102                                                    NET DELAY        3.854        26.229  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i1/Q
Path End         : {vga_driver/v_count__i1/SP   vga_driver/v_count__i0/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.529 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.072
-------------------------------------------   ------
End-of-path arrival time( ns )                25.699

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i1/CK   vga_driver/h_count_522__i2/CK}->vga_driver/h_count_522__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  14      
pixel_col[1]                                              NET DELAY        6.185        18.203  1       
vga_driver/i1_2_lut_3_lut_adj_126/C->vga_driver/i1_2_lut_3_lut_adj_126/Z
                                          SLICE_R22C17A   C0_TO_F0_DELAY   0.477        18.680  2       
vga_driver/n103                                           NET DELAY        0.305        18.985  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C17A   C1_TO_F1_DELAY   0.450        19.435  1       
n12_adj_1174                                              NET DELAY        2.490        21.925  1       
paddle_two/i1_4_lut_adj_132/C->paddle_two/i1_4_lut_adj_132/Z
                                          SLICE_R22C17B   B1_TO_F1_DELAY   0.450        22.375  11      
n99102                                                    NET DELAY        3.324        25.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i1/Q
Path End         : {vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.529 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.072
-------------------------------------------   ------
End-of-path arrival time( ns )                25.699

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i1/CK   vga_driver/h_count_522__i2/CK}->vga_driver/h_count_522__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  14      
pixel_col[1]                                              NET DELAY        6.185        18.203  1       
vga_driver/i1_2_lut_3_lut_adj_126/C->vga_driver/i1_2_lut_3_lut_adj_126/Z
                                          SLICE_R22C17A   C0_TO_F0_DELAY   0.477        18.680  2       
vga_driver/n103                                           NET DELAY        0.305        18.985  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C17A   C1_TO_F1_DELAY   0.450        19.435  1       
n12_adj_1174                                              NET DELAY        2.490        21.925  1       
paddle_two/i1_4_lut_adj_132/C->paddle_two/i1_4_lut_adj_132/Z
                                          SLICE_R22C17B   B1_TO_F1_DELAY   0.450        22.375  11      
n99102                                                    NET DELAY        3.324        25.699  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i1/Q
Path End         : {vga_driver/v_count__i3/SP   vga_driver/v_count__i2/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.045 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             14.556
-------------------------------------------   ------
End-of-path arrival time( ns )                25.183

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i1/CK   vga_driver/h_count_522__i2/CK}->vga_driver/h_count_522__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  14      
pixel_col[1]                                              NET DELAY        6.185        18.203  1       
vga_driver/i1_2_lut_3_lut_adj_126/C->vga_driver/i1_2_lut_3_lut_adj_126/Z
                                          SLICE_R22C17A   C0_TO_F0_DELAY   0.477        18.680  2       
vga_driver/n103                                           NET DELAY        0.305        18.985  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C17A   C1_TO_F1_DELAY   0.450        19.435  1       
n12_adj_1174                                              NET DELAY        2.490        21.925  1       
paddle_two/i1_4_lut_adj_132/C->paddle_two/i1_4_lut_adj_132/Z
                                          SLICE_R22C17B   B1_TO_F1_DELAY   0.450        22.375  11      
n99102                                                    NET DELAY        2.808        25.183  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i1/Q
Path End         : {vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.045 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             14.556
-------------------------------------------   ------
End-of-path arrival time( ns )                25.183

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i1/CK   vga_driver/h_count_522__i2/CK}->vga_driver/h_count_522__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  14      
pixel_col[1]                                              NET DELAY        6.185        18.203  1       
vga_driver/i1_2_lut_3_lut_adj_126/C->vga_driver/i1_2_lut_3_lut_adj_126/Z
                                          SLICE_R22C17A   C0_TO_F0_DELAY   0.477        18.680  2       
vga_driver/n103                                           NET DELAY        0.305        18.985  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C17A   C1_TO_F1_DELAY   0.450        19.435  1       
n12_adj_1174                                              NET DELAY        2.490        21.925  1       
paddle_two/i1_4_lut_adj_132/C->paddle_two/i1_4_lut_adj_132/Z
                                          SLICE_R22C17B   B1_TO_F1_DELAY   0.450        22.375  11      
n99102                                                    NET DELAY        2.808        25.183  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 64.2% (route), 35.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 63.045 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       20.089
-------------------------------------   ------
End-of-path arrival time( ns )          25.599

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R6C24A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_72_add_5_1/B1->add_72_add_5_1/CO1     SLICE_R6C24A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n117499                                                   NET DELAY            0.000         9.338  1       
add_72_add_5_3/CI0->add_72_add_5_3/CO0    SLICE_R6C24B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130435                                                   NET DELAY            0.000         9.616  1       
add_72_add_5_3/CI1->add_72_add_5_3/CO1    SLICE_R6C24B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117501                                                   NET DELAY            0.000         9.894  1       
add_72_add_5_5/CI0->add_72_add_5_5/CO0    SLICE_R6C24C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130438                                                   NET DELAY            0.000        10.172  1       
add_72_add_5_5/CI1->add_72_add_5_5/CO1    SLICE_R6C24C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117503                                                   NET DELAY            0.000        10.450  1       
add_72_add_5_7/CI0->add_72_add_5_7/CO0    SLICE_R6C24D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130441                                                   NET DELAY            0.000        10.728  1       
add_72_add_5_7/CI1->add_72_add_5_7/CO1    SLICE_R6C24D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117505                                                   NET DELAY            0.556        11.562  1       
add_72_add_5_9/CI0->add_72_add_5_9/CO0    SLICE_R6C25A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n130444                                                   NET DELAY            0.000        11.840  1       
add_72_add_5_9/CI1->add_72_add_5_9/CO1    SLICE_R6C25A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117507                                                   NET DELAY            0.000        12.118  1       
add_72_add_5_11/CI0->add_72_add_5_11/CO0  SLICE_R6C25B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n130447                                                   NET DELAY            0.000        12.396  1       
add_72_add_5_11/CI1->add_72_add_5_11/CO1  SLICE_R6C25B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117509                                                   NET DELAY            0.000        12.674  1       
add_72_add_5_13/CI0->add_72_add_5_13/CO0  SLICE_R6C25C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n130450                                                   NET DELAY            0.000        12.952  1       
add_72_add_5_13/CI1->add_72_add_5_13/CO1  SLICE_R6C25C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117511                                                   NET DELAY            0.000        13.230  1       
add_72_add_5_15/CI0->add_72_add_5_15/CO0  SLICE_R6C25D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
n130453                                                   NET DELAY            0.000        13.508  1       
add_72_add_5_15/D1->add_72_add_5_15/S1    SLICE_R6C25D    D1_TO_F1_DELAY       0.450        13.958  2       
timer_clock_14__N_40[14]                                  NET DELAY            2.556        16.514  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R5C25B    A0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1189                                               NET DELAY            2.556        19.520  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R5C25B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_55                                      NET DELAY            5.152        25.122  1       
i69_2_lut/B->i69_2_lut/Z                  SLICE_R19C22B   B1_TO_F1_DELAY       0.477        25.599  1       
n55                                                       NET DELAY            0.000        25.599  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 61.5% (route), 38.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.449 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.685
-------------------------------------   ------
End-of-path arrival time( ns )          24.195

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R6C24A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_72_add_5_1/B1->add_72_add_5_1/CO1     SLICE_R6C24A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n117499                                                   NET DELAY            0.000         9.338  1       
add_72_add_5_3/CI0->add_72_add_5_3/CO0    SLICE_R6C24B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130435                                                   NET DELAY            0.000         9.616  1       
add_72_add_5_3/CI1->add_72_add_5_3/CO1    SLICE_R6C24B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117501                                                   NET DELAY            0.000         9.894  1       
add_72_add_5_5/CI0->add_72_add_5_5/CO0    SLICE_R6C24C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130438                                                   NET DELAY            0.000        10.172  1       
add_72_add_5_5/CI1->add_72_add_5_5/CO1    SLICE_R6C24C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117503                                                   NET DELAY            0.000        10.450  1       
add_72_add_5_7/CI0->add_72_add_5_7/CO0    SLICE_R6C24D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130441                                                   NET DELAY            0.000        10.728  1       
add_72_add_5_7/CI1->add_72_add_5_7/CO1    SLICE_R6C24D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117505                                                   NET DELAY            0.556        11.562  1       
add_72_add_5_9/CI0->add_72_add_5_9/CO0    SLICE_R6C25A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n130444                                                   NET DELAY            0.000        11.840  1       
add_72_add_5_9/CI1->add_72_add_5_9/CO1    SLICE_R6C25A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117507                                                   NET DELAY            0.000        12.118  1       
add_72_add_5_11/CI0->add_72_add_5_11/CO0  SLICE_R6C25B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n130447                                                   NET DELAY            0.000        12.396  1       
add_72_add_5_11/CI1->add_72_add_5_11/CO1  SLICE_R6C25B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117509                                                   NET DELAY            0.000        12.674  1       
add_72_add_5_13/CI0->add_72_add_5_13/CO0  SLICE_R6C25C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n130450                                                   NET DELAY            0.000        12.952  1       
add_72_add_5_13/CI1->add_72_add_5_13/CO1  SLICE_R6C25C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117511                                                   NET DELAY            0.000        13.230  1       
add_72_add_5_15/CI0->add_72_add_5_15/CO0  SLICE_R6C25D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
n130453                                                   NET DELAY            0.000        13.508  1       
add_72_add_5_15/D1->add_72_add_5_15/S1    SLICE_R6C25D    D1_TO_F1_DELAY       0.450        13.958  2       
timer_clock_14__N_40[14]                                  NET DELAY            2.556        16.514  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R5C25B    A0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1189                                               NET DELAY            2.556        19.520  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R5C25B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_55                                      NET DELAY            3.748        23.718  1       
i7225_2_lut/A->i7225_2_lut/Z              SLICE_R5C24C    A0_TO_F0_DELAY       0.477        24.195  1       
n107427                                                   NET DELAY            0.000        24.195  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 61.4% (route), 38.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.515 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.619
-------------------------------------   ------
End-of-path arrival time( ns )          24.129

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R6C24A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_72_add_5_1/B1->add_72_add_5_1/CO1     SLICE_R6C24A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n117499                                                   NET DELAY            0.000         9.338  1       
add_72_add_5_3/CI0->add_72_add_5_3/CO0    SLICE_R6C24B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130435                                                   NET DELAY            0.000         9.616  1       
add_72_add_5_3/CI1->add_72_add_5_3/CO1    SLICE_R6C24B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117501                                                   NET DELAY            0.000         9.894  1       
add_72_add_5_5/CI0->add_72_add_5_5/CO0    SLICE_R6C24C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130438                                                   NET DELAY            0.000        10.172  1       
add_72_add_5_5/CI1->add_72_add_5_5/CO1    SLICE_R6C24C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117503                                                   NET DELAY            0.000        10.450  1       
add_72_add_5_7/CI0->add_72_add_5_7/CO0    SLICE_R6C24D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130441                                                   NET DELAY            0.000        10.728  1       
add_72_add_5_7/CI1->add_72_add_5_7/CO1    SLICE_R6C24D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117505                                                   NET DELAY            0.556        11.562  1       
add_72_add_5_9/CI0->add_72_add_5_9/CO0    SLICE_R6C25A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n130444                                                   NET DELAY            0.000        11.840  1       
add_72_add_5_9/CI1->add_72_add_5_9/CO1    SLICE_R6C25A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117507                                                   NET DELAY            0.000        12.118  1       
add_72_add_5_11/CI0->add_72_add_5_11/CO0  SLICE_R6C25B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n130447                                                   NET DELAY            0.000        12.396  1       
add_72_add_5_11/CI1->add_72_add_5_11/CO1  SLICE_R6C25B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117509                                                   NET DELAY            0.000        12.674  1       
add_72_add_5_13/CI0->add_72_add_5_13/CO0  SLICE_R6C25C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n130450                                                   NET DELAY            0.000        12.952  1       
add_72_add_5_13/CI1->add_72_add_5_13/CO1  SLICE_R6C25C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117511                                                   NET DELAY            0.000        13.230  1       
add_72_add_5_15/CI0->add_72_add_5_15/CO0  SLICE_R6C25D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
n130453                                                   NET DELAY            0.000        13.508  1       
add_72_add_5_15/D1->add_72_add_5_15/S1    SLICE_R6C25D    D1_TO_F1_DELAY       0.450        13.958  2       
timer_clock_14__N_40[14]                                  NET DELAY            2.556        16.514  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R5C25B    A0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1189                                               NET DELAY            2.556        19.520  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R5C25B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_55                                      NET DELAY            3.682        23.652  1       
i7226_2_lut/A->i7226_2_lut/Z              SLICE_R5C24D    B1_TO_F1_DELAY       0.477        24.129  1       
n107428                                                   NET DELAY            0.000        24.129  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.566
-------------------------------------   ------
End-of-path arrival time( ns )          24.076

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R6C24A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_72_add_5_1/B1->add_72_add_5_1/CO1     SLICE_R6C24A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n117499                                                   NET DELAY            0.000         9.338  1       
add_72_add_5_3/CI0->add_72_add_5_3/CO0    SLICE_R6C24B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130435                                                   NET DELAY            0.000         9.616  1       
add_72_add_5_3/CI1->add_72_add_5_3/CO1    SLICE_R6C24B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117501                                                   NET DELAY            0.000         9.894  1       
add_72_add_5_5/CI0->add_72_add_5_5/CO0    SLICE_R6C24C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130438                                                   NET DELAY            0.000        10.172  1       
add_72_add_5_5/CI1->add_72_add_5_5/CO1    SLICE_R6C24C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117503                                                   NET DELAY            0.000        10.450  1       
add_72_add_5_7/CI0->add_72_add_5_7/CO0    SLICE_R6C24D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130441                                                   NET DELAY            0.000        10.728  1       
add_72_add_5_7/CI1->add_72_add_5_7/CO1    SLICE_R6C24D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117505                                                   NET DELAY            0.556        11.562  1       
add_72_add_5_9/CI0->add_72_add_5_9/CO0    SLICE_R6C25A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n130444                                                   NET DELAY            0.000        11.840  1       
add_72_add_5_9/CI1->add_72_add_5_9/CO1    SLICE_R6C25A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117507                                                   NET DELAY            0.000        12.118  1       
add_72_add_5_11/CI0->add_72_add_5_11/CO0  SLICE_R6C25B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n130447                                                   NET DELAY            0.000        12.396  1       
add_72_add_5_11/CI1->add_72_add_5_11/CO1  SLICE_R6C25B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117509                                                   NET DELAY            0.000        12.674  1       
add_72_add_5_13/CI0->add_72_add_5_13/CO0  SLICE_R6C25C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n130450                                                   NET DELAY            0.000        12.952  1       
add_72_add_5_13/CI1->add_72_add_5_13/CO1  SLICE_R6C25C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117511                                                   NET DELAY            0.000        13.230  1       
add_72_add_5_15/CI0->add_72_add_5_15/CO0  SLICE_R6C25D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
n130453                                                   NET DELAY            0.000        13.508  1       
add_72_add_5_15/D1->add_72_add_5_15/S1    SLICE_R6C25D    D1_TO_F1_DELAY       0.450        13.958  2       
timer_clock_14__N_40[14]                                  NET DELAY            2.556        16.514  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R5C25B    A0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1189                                               NET DELAY            2.556        19.520  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R5C25B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_55                                      NET DELAY            3.629        23.599  1       
i7227_2_lut/A->i7227_2_lut/Z              SLICE_R5C24D    C0_TO_F0_DELAY       0.477        24.076  1       
n107429                                                   NET DELAY            0.000        24.076  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 60.7% (route), 39.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.833 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.301
-------------------------------------   ------
End-of-path arrival time( ns )          23.811

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R6C24A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_72_add_5_1/B1->add_72_add_5_1/CO1     SLICE_R6C24A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n117499                                                   NET DELAY            0.000         9.338  1       
add_72_add_5_3/CI0->add_72_add_5_3/CO0    SLICE_R6C24B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130435                                                   NET DELAY            0.000         9.616  1       
add_72_add_5_3/CI1->add_72_add_5_3/CO1    SLICE_R6C24B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117501                                                   NET DELAY            0.000         9.894  1       
add_72_add_5_5/CI0->add_72_add_5_5/CO0    SLICE_R6C24C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130438                                                   NET DELAY            0.000        10.172  1       
add_72_add_5_5/CI1->add_72_add_5_5/CO1    SLICE_R6C24C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117503                                                   NET DELAY            0.000        10.450  1       
add_72_add_5_7/CI0->add_72_add_5_7/CO0    SLICE_R6C24D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130441                                                   NET DELAY            0.000        10.728  1       
add_72_add_5_7/CI1->add_72_add_5_7/CO1    SLICE_R6C24D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117505                                                   NET DELAY            0.556        11.562  1       
add_72_add_5_9/CI0->add_72_add_5_9/CO0    SLICE_R6C25A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n130444                                                   NET DELAY            0.000        11.840  1       
add_72_add_5_9/CI1->add_72_add_5_9/CO1    SLICE_R6C25A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117507                                                   NET DELAY            0.000        12.118  1       
add_72_add_5_11/CI0->add_72_add_5_11/CO0  SLICE_R6C25B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n130447                                                   NET DELAY            0.000        12.396  1       
add_72_add_5_11/CI1->add_72_add_5_11/CO1  SLICE_R6C25B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117509                                                   NET DELAY            0.000        12.674  1       
add_72_add_5_13/CI0->add_72_add_5_13/CO0  SLICE_R6C25C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n130450                                                   NET DELAY            0.000        12.952  1       
add_72_add_5_13/CI1->add_72_add_5_13/CO1  SLICE_R6C25C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117511                                                   NET DELAY            0.000        13.230  1       
add_72_add_5_15/CI0->add_72_add_5_15/CO0  SLICE_R6C25D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
n130453                                                   NET DELAY            0.000        13.508  1       
add_72_add_5_15/D1->add_72_add_5_15/S1    SLICE_R6C25D    D1_TO_F1_DELAY       0.450        13.958  2       
timer_clock_14__N_40[14]                                  NET DELAY            2.556        16.514  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R5C25B    A0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1189                                               NET DELAY            2.556        19.520  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R5C25B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_55                                      NET DELAY            3.364        23.334  1       
i7224_2_lut/A->i7224_2_lut/Z              SLICE_R5C24C    D1_TO_F1_DELAY       0.477        23.811  1       
n107426                                                   NET DELAY            0.000        23.811  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 62.3% (route), 37.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.005 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.798
-------------------------------------   ------
End-of-path arrival time( ns )          23.308

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R6C24A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_72_add_5_1/B1->add_72_add_5_1/CO1     SLICE_R6C24A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n117499                                                   NET DELAY            0.000         9.338  1       
add_72_add_5_3/CI0->add_72_add_5_3/CO0    SLICE_R6C24B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130435                                                   NET DELAY            0.000         9.616  1       
add_72_add_5_3/CI1->add_72_add_5_3/CO1    SLICE_R6C24B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117501                                                   NET DELAY            0.000         9.894  1       
add_72_add_5_5/CI0->add_72_add_5_5/CO0    SLICE_R6C24C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130438                                                   NET DELAY            0.000        10.172  1       
add_72_add_5_5/CI1->add_72_add_5_5/CO1    SLICE_R6C24C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117503                                                   NET DELAY            0.000        10.450  1       
add_72_add_5_7/CI0->add_72_add_5_7/CO0    SLICE_R6C24D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130441                                                   NET DELAY            0.000        10.728  1       
add_72_add_5_7/CI1->add_72_add_5_7/CO1    SLICE_R6C24D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117505                                                   NET DELAY            0.556        11.562  1       
add_72_add_5_9/CI0->add_72_add_5_9/CO0    SLICE_R6C25A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n130444                                                   NET DELAY            0.000        11.840  1       
add_72_add_5_9/CI1->add_72_add_5_9/CO1    SLICE_R6C25A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117507                                                   NET DELAY            0.000        12.118  1       
add_72_add_5_11/CI0->add_72_add_5_11/CO0  SLICE_R6C25B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n130447                                                   NET DELAY            0.000        12.396  1       
add_72_add_5_11/CI1->add_72_add_5_11/CO1  SLICE_R6C25B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117509                                                   NET DELAY            0.000        12.674  1       
add_72_add_5_13/CI0->add_72_add_5_13/CO0  SLICE_R6C25C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n130450                                                   NET DELAY            0.000        12.952  1       
add_72_add_5_13/CI1->add_72_add_5_13/CO1  SLICE_R6C25C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117511                                                   NET DELAY            0.000        13.230  1       
add_72_add_5_15/CI0->add_72_add_5_15/CO0  SLICE_R6C25D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
n130453                                                   NET DELAY            0.000        13.508  1       
add_72_add_5_15/D1->add_72_add_5_15/S1    SLICE_R6C25D    D1_TO_F1_DELAY       0.450        13.958  2       
timer_clock_14__N_40[14]                                  NET DELAY            2.556        16.514  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R5C25B    A0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1189                                               NET DELAY            2.556        19.520  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R5C25B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_55                                      NET DELAY            3.338        23.308  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : {timer_clock__i1/SR   timer_clock__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 62.3% (route), 37.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.005 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.798
-------------------------------------   ------
End-of-path arrival time( ns )          23.308

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R6C24A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_72_add_5_1/B1->add_72_add_5_1/CO1     SLICE_R6C24A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n117499                                                   NET DELAY            0.000         9.338  1       
add_72_add_5_3/CI0->add_72_add_5_3/CO0    SLICE_R6C24B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130435                                                   NET DELAY            0.000         9.616  1       
add_72_add_5_3/CI1->add_72_add_5_3/CO1    SLICE_R6C24B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117501                                                   NET DELAY            0.000         9.894  1       
add_72_add_5_5/CI0->add_72_add_5_5/CO0    SLICE_R6C24C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130438                                                   NET DELAY            0.000        10.172  1       
add_72_add_5_5/CI1->add_72_add_5_5/CO1    SLICE_R6C24C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117503                                                   NET DELAY            0.000        10.450  1       
add_72_add_5_7/CI0->add_72_add_5_7/CO0    SLICE_R6C24D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130441                                                   NET DELAY            0.000        10.728  1       
add_72_add_5_7/CI1->add_72_add_5_7/CO1    SLICE_R6C24D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117505                                                   NET DELAY            0.556        11.562  1       
add_72_add_5_9/CI0->add_72_add_5_9/CO0    SLICE_R6C25A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n130444                                                   NET DELAY            0.000        11.840  1       
add_72_add_5_9/CI1->add_72_add_5_9/CO1    SLICE_R6C25A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117507                                                   NET DELAY            0.000        12.118  1       
add_72_add_5_11/CI0->add_72_add_5_11/CO0  SLICE_R6C25B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n130447                                                   NET DELAY            0.000        12.396  1       
add_72_add_5_11/CI1->add_72_add_5_11/CO1  SLICE_R6C25B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117509                                                   NET DELAY            0.000        12.674  1       
add_72_add_5_13/CI0->add_72_add_5_13/CO0  SLICE_R6C25C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n130450                                                   NET DELAY            0.000        12.952  1       
add_72_add_5_13/CI1->add_72_add_5_13/CO1  SLICE_R6C25C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117511                                                   NET DELAY            0.000        13.230  1       
add_72_add_5_15/CI0->add_72_add_5_15/CO0  SLICE_R6C25D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
n130453                                                   NET DELAY            0.000        13.508  1       
add_72_add_5_15/D1->add_72_add_5_15/S1    SLICE_R6C25D    D1_TO_F1_DELAY       0.450        13.958  2       
timer_clock_14__N_40[14]                                  NET DELAY            2.556        16.514  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R5C25B    A0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1189                                               NET DELAY            2.556        19.520  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R5C25B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_55                                      NET DELAY            3.338        23.308  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 62.3% (route), 37.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.005 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.798
-------------------------------------   ------
End-of-path arrival time( ns )          23.308

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R6C24A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_72_add_5_1/B1->add_72_add_5_1/CO1     SLICE_R6C24A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n117499                                                   NET DELAY            0.000         9.338  1       
add_72_add_5_3/CI0->add_72_add_5_3/CO0    SLICE_R6C24B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130435                                                   NET DELAY            0.000         9.616  1       
add_72_add_5_3/CI1->add_72_add_5_3/CO1    SLICE_R6C24B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117501                                                   NET DELAY            0.000         9.894  1       
add_72_add_5_5/CI0->add_72_add_5_5/CO0    SLICE_R6C24C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130438                                                   NET DELAY            0.000        10.172  1       
add_72_add_5_5/CI1->add_72_add_5_5/CO1    SLICE_R6C24C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117503                                                   NET DELAY            0.000        10.450  1       
add_72_add_5_7/CI0->add_72_add_5_7/CO0    SLICE_R6C24D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130441                                                   NET DELAY            0.000        10.728  1       
add_72_add_5_7/CI1->add_72_add_5_7/CO1    SLICE_R6C24D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117505                                                   NET DELAY            0.556        11.562  1       
add_72_add_5_9/CI0->add_72_add_5_9/CO0    SLICE_R6C25A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n130444                                                   NET DELAY            0.000        11.840  1       
add_72_add_5_9/CI1->add_72_add_5_9/CO1    SLICE_R6C25A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117507                                                   NET DELAY            0.000        12.118  1       
add_72_add_5_11/CI0->add_72_add_5_11/CO0  SLICE_R6C25B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n130447                                                   NET DELAY            0.000        12.396  1       
add_72_add_5_11/CI1->add_72_add_5_11/CO1  SLICE_R6C25B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117509                                                   NET DELAY            0.000        12.674  1       
add_72_add_5_13/CI0->add_72_add_5_13/CO0  SLICE_R6C25C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n130450                                                   NET DELAY            0.000        12.952  1       
add_72_add_5_13/CI1->add_72_add_5_13/CO1  SLICE_R6C25C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117511                                                   NET DELAY            0.000        13.230  1       
add_72_add_5_15/CI0->add_72_add_5_15/CO0  SLICE_R6C25D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
n130453                                                   NET DELAY            0.000        13.508  1       
add_72_add_5_15/D1->add_72_add_5_15/S1    SLICE_R6C25D    D1_TO_F1_DELAY       0.450        13.958  2       
timer_clock_14__N_40[14]                                  NET DELAY            2.556        16.514  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R5C25B    A0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1189                                               NET DELAY            2.556        19.520  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R5C25B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_55                                      NET DELAY            3.338        23.308  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 58.9% (route), 41.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.641 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.493
-------------------------------------   ------
End-of-path arrival time( ns )          23.003

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R6C24A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_72_add_5_1/B1->add_72_add_5_1/CO1     SLICE_R6C24A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n117499                                                   NET DELAY            0.000         9.338  1       
add_72_add_5_3/CI0->add_72_add_5_3/CO0    SLICE_R6C24B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130435                                                   NET DELAY            0.000         9.616  1       
add_72_add_5_3/CI1->add_72_add_5_3/CO1    SLICE_R6C24B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117501                                                   NET DELAY            0.000         9.894  1       
add_72_add_5_5/CI0->add_72_add_5_5/CO0    SLICE_R6C24C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130438                                                   NET DELAY            0.000        10.172  1       
add_72_add_5_5/CI1->add_72_add_5_5/CO1    SLICE_R6C24C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117503                                                   NET DELAY            0.000        10.450  1       
add_72_add_5_7/CI0->add_72_add_5_7/CO0    SLICE_R6C24D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130441                                                   NET DELAY            0.000        10.728  1       
add_72_add_5_7/CI1->add_72_add_5_7/CO1    SLICE_R6C24D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117505                                                   NET DELAY            0.556        11.562  1       
add_72_add_5_9/CI0->add_72_add_5_9/CO0    SLICE_R6C25A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n130444                                                   NET DELAY            0.000        11.840  1       
add_72_add_5_9/CI1->add_72_add_5_9/CO1    SLICE_R6C25A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117507                                                   NET DELAY            0.000        12.118  1       
add_72_add_5_11/CI0->add_72_add_5_11/CO0  SLICE_R6C25B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n130447                                                   NET DELAY            0.000        12.396  1       
add_72_add_5_11/CI1->add_72_add_5_11/CO1  SLICE_R6C25B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117509                                                   NET DELAY            0.000        12.674  1       
add_72_add_5_13/CI0->add_72_add_5_13/CO0  SLICE_R6C25C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n130450                                                   NET DELAY            0.000        12.952  1       
add_72_add_5_13/CI1->add_72_add_5_13/CO1  SLICE_R6C25C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117511                                                   NET DELAY            0.000        13.230  1       
add_72_add_5_15/CI0->add_72_add_5_15/CO0  SLICE_R6C25D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
n130453                                                   NET DELAY            0.000        13.508  1       
add_72_add_5_15/D1->add_72_add_5_15/S1    SLICE_R6C25D    D1_TO_F1_DELAY       0.450        13.958  2       
timer_clock_14__N_40[14]                                  NET DELAY            2.556        16.514  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R5C25B    A0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1189                                               NET DELAY            2.556        19.520  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R5C25B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_55                                      NET DELAY            2.556        22.526  1       
i7228_2_lut/A->i7228_2_lut/Z              SLICE_R5C25C    A1_TO_F1_DELAY       0.477        23.003  1       
n107430                                                   NET DELAY            0.000        23.003  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.025 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.109
-------------------------------------   ------
End-of-path arrival time( ns )          22.619

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R6C24A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_72_add_5_1/B1->add_72_add_5_1/CO1     SLICE_R6C24A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n117499                                                   NET DELAY            0.000         9.338  1       
add_72_add_5_3/CI0->add_72_add_5_3/CO0    SLICE_R6C24B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130435                                                   NET DELAY            0.000         9.616  1       
add_72_add_5_3/CI1->add_72_add_5_3/CO1    SLICE_R6C24B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117501                                                   NET DELAY            0.000         9.894  1       
add_72_add_5_5/CI0->add_72_add_5_5/CO0    SLICE_R6C24C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130438                                                   NET DELAY            0.000        10.172  1       
add_72_add_5_5/CI1->add_72_add_5_5/CO1    SLICE_R6C24C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117503                                                   NET DELAY            0.000        10.450  1       
add_72_add_5_7/CI0->add_72_add_5_7/CO0    SLICE_R6C24D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130441                                                   NET DELAY            0.000        10.728  1       
add_72_add_5_7/CI1->add_72_add_5_7/CO1    SLICE_R6C24D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117505                                                   NET DELAY            0.556        11.562  1       
add_72_add_5_9/CI0->add_72_add_5_9/CO0    SLICE_R6C25A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n130444                                                   NET DELAY            0.000        11.840  1       
add_72_add_5_9/CI1->add_72_add_5_9/CO1    SLICE_R6C25A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117507                                                   NET DELAY            0.000        12.118  1       
add_72_add_5_11/CI0->add_72_add_5_11/CO0  SLICE_R6C25B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n130447                                                   NET DELAY            0.000        12.396  1       
add_72_add_5_11/CI1->add_72_add_5_11/CO1  SLICE_R6C25B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117509                                                   NET DELAY            0.000        12.674  1       
add_72_add_5_13/CI0->add_72_add_5_13/CO0  SLICE_R6C25C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n130450                                                   NET DELAY            0.000        12.952  1       
add_72_add_5_13/CI1->add_72_add_5_13/CO1  SLICE_R6C25C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117511                                                   NET DELAY            0.000        13.230  1       
add_72_add_5_15/CI0->add_72_add_5_15/CO0  SLICE_R6C25D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
n130453                                                   NET DELAY            0.000        13.508  1       
add_72_add_5_15/D1->add_72_add_5_15/S1    SLICE_R6C25D    D1_TO_F1_DELAY       0.450        13.958  2       
timer_clock_14__N_40[14]                                  NET DELAY            2.556        16.514  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R5C25B    A0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1189                                               NET DELAY            2.556        19.520  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE_R5C25B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_55                                      NET DELAY            2.172        22.142  1       
i7233_2_lut/A->i7233_2_lut/Z              SLICE_R5C25A    D0_TO_F0_DELAY       0.477        22.619  1       
n107435                                                   NET DELAY            0.000        22.619  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i0/Q
Path End         : vga_driver/h_count_522__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_522__i0/CK->vga_driver/h_count_522__i0/Q
                                          SLICE_R23C12A   CLK_TO_Q1_DELAY  1.391        12.018  14      
pixel_col[0]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_522_add_4_1/C1->vga_driver/h_count_522_add_4_1/S1
                                          SLICE_R23C12A   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[0]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i4/Q
Path End         : vga_driver/h_count_522__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i3/CK   vga_driver/h_count_522__i4/CK}->vga_driver/h_count_522__i4/Q
                                          SLICE_R23C12C   CLK_TO_Q1_DELAY  1.391        12.018  23      
pixel_col[4]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_522_add_4_5/C1->vga_driver/h_count_522_add_4_5/S1
                                          SLICE_R23C12C   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[4]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i6/Q
Path End         : vga_driver/h_count_522__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i5/CK   vga_driver/h_count_522__i6/CK}->vga_driver/h_count_522__i6/Q
                                          SLICE_R23C12D   CLK_TO_Q1_DELAY  1.391        12.018  21      
pixel_col[6]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_522_add_4_7/C1->vga_driver/h_count_522_add_4_7/S1
                                          SLICE_R23C12D   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[6]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i5/Q
Path End         : vga_driver/h_count_522__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i5/CK   vga_driver/h_count_522__i6/CK}->vga_driver/h_count_522__i5/Q
                                          SLICE_R23C12D   CLK_TO_Q0_DELAY  1.391        12.018  21      
pixel_col[5]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_522_add_4_7/C0->vga_driver/h_count_522_add_4_7/S0
                                          SLICE_R23C12D   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i7/Q
Path End         : vga_driver/h_count_522__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_522__i7/CK   vga_driver/h_count_522__i8/CK}->vga_driver/h_count_522__i7/Q
                                          SLICE_R23C13A   CLK_TO_Q0_DELAY  1.391        12.018  21      
pixel_col[7]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_522_add_4_9/C0->vga_driver/h_count_522_add_4_9/S0
                                          SLICE_R23C13A   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i7/Q
Path End         : vga_driver/h_count_522__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 45.4% (route), 54.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.470 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.470
-------------------------------------------   ------
End-of-path arrival time( ns )                14.097

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
{vga_driver/h_count_522__i7/CK   vga_driver/h_count_522__i8/CK}->vga_driver/h_count_522__i7/Q
                                          SLICE_R23C13A   CLK_TO_Q0_DELAY    1.391        12.018  21      
pixel_col[7]                                              NET DELAY          1.576        13.594  1       
vga_driver/h_count_522_add_4_9/C0->vga_driver/h_count_522_add_4_9/CO0
                                          SLICE_R23C13A   C0_TO_COUT0_DELAY  0.053        13.647  2       
vga_driver/n130999                                        NET DELAY          0.000        13.647  1       
vga_driver/h_count_522_add_4_9/D1->vga_driver/h_count_522_add_4_9/S1
                                          SLICE_R23C13A   D1_TO_F1_DELAY     0.450        14.097  1       
vga_driver/n45[8]                                         NET DELAY          0.000        14.097  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_522__i0/Q
Path End         : vga_driver/h_count_522__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 42.0% (route), 58.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.748 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.748
-------------------------------------------   ------
End-of-path arrival time( ns )                14.375

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_522__i0/CK->vga_driver/h_count_522__i0/Q
                                          SLICE_R23C12A   CLK_TO_Q1_DELAY      1.391        12.018  14      
pixel_col[0]                                              NET DELAY            1.576        13.594  1       
vga_driver/h_count_522_add_4_1/C1->vga_driver/h_count_522_add_4_1/CO1
                                          SLICE_R23C12A   C1_TO_COUT1_DELAY    0.053        13.647  2       
vga_driver/n117579                                        NET DELAY            0.000        13.647  1       
vga_driver/h_count_522_add_4_3/CI0->vga_driver/h_count_522_add_4_3/CO0
                                          SLICE_R23C12B   CIN0_TO_COUT0_DELAY  0.278        13.925  2       
vga_driver/n130990                                        NET DELAY            0.000        13.925  1       
vga_driver/h_count_522_add_4_3/D1->vga_driver/h_count_522_add_4_3/S1
                                          SLICE_R23C12B   D1_TO_F1_DELAY       0.450        14.375  1       
vga_driver/n45[2]                                         NET DELAY            0.000        14.375  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i1/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 51.1% (route), 48.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.761 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.761
-------------------------------------------   ------
End-of-path arrival time( ns )                14.388

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i1/CK   vga_driver/v_count__i0/CK}->vga_driver/v_count__i1/Q
                                          SLICE_R22C13C   CLK_TO_Q0_DELAY  1.391        12.018  28      
pixel_row[1]                                              NET DELAY        1.920        13.938  1       
vga_driver/i1_2_lut_4_lut/A->vga_driver/i1_2_lut_4_lut/Z
                                          SLICE_R22C14A   D1_TO_F1_DELAY   0.450        14.388  1       
vga_driver/n38[4]                                         NET DELAY        0.000        14.388  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i1/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 51.1% (route), 48.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.761 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.761
-------------------------------------------   ------
End-of-path arrival time( ns )                14.388

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i1/CK   vga_driver/v_count__i0/CK}->vga_driver/v_count__i1/Q
                                          SLICE_R22C13C   CLK_TO_Q0_DELAY  1.391        12.018  28      
pixel_row[1]                                              NET DELAY        1.920        13.938  1       
vga_driver/i1_2_lut_4_lut_adj_124/A->vga_driver/i1_2_lut_4_lut_adj_124/Z
                                          SLICE_R22C14B   D1_TO_F1_DELAY   0.450        14.388  1       
vga_driver/n38[2]                                         NET DELAY        0.000        14.388  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i1/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 51.1% (route), 48.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.761 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.761
-------------------------------------------   ------
End-of-path arrival time( ns )                14.388

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i1/CK   vga_driver/v_count__i0/CK}->vga_driver/v_count__i1/Q
                                          SLICE_R22C13C   CLK_TO_Q0_DELAY  1.391        12.018  28      
pixel_row[1]                                              NET DELAY        1.920        13.938  1       
vga_driver/i9650_2_lut_4_lut/A->vga_driver/i9650_2_lut_4_lut/Z
                                          SLICE_R22C14C   D1_TO_F1_DELAY   0.450        14.388  1       
vga_driver/n38[6]                                         NET DELAY        0.000        14.388  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_521__i0/Q
Path End         : buzzer_clock_521__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_521__i0/CK->buzzer_clock_521__i0/Q
                                          SLICE_R6C20A    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[0]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_521_add_4_1/C1->buzzer_clock_521_add_4_1/S1
                                          SLICE_R6C20A    C1_TO_F1_DELAY   0.450         8.927  1       
n55_adj_1148                                              NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_521__i2/Q
Path End         : buzzer_clock_521__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_521__i1/CK   buzzer_clock_521__i2/CK}->buzzer_clock_521__i2/Q
                                          SLICE_R6C20B    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[2]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_521_add_4_3/C1->buzzer_clock_521_add_4_3/S1
                                          SLICE_R6C20B    C1_TO_F1_DELAY   0.450         8.927  1       
n53                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_521__i1/Q
Path End         : buzzer_clock_521__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_521__i1/CK   buzzer_clock_521__i2/CK}->buzzer_clock_521__i1/Q
                                          SLICE_R6C20B    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[1]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_521_add_4_3/C0->buzzer_clock_521_add_4_3/S0
                                          SLICE_R6C20B    C0_TO_F0_DELAY   0.450         8.927  1       
n54                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_521__i4/Q
Path End         : buzzer_clock_521__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_521__i3/CK   buzzer_clock_521__i4/CK}->buzzer_clock_521__i4/Q
                                          SLICE_R6C20C    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[4]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_521_add_4_5/C1->buzzer_clock_521_add_4_5/S1
                                          SLICE_R6C20C    C1_TO_F1_DELAY   0.450         8.927  1       
n51                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_521__i3/Q
Path End         : buzzer_clock_521__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_521__i3/CK   buzzer_clock_521__i4/CK}->buzzer_clock_521__i3/Q
                                          SLICE_R6C20C    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[3]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_521_add_4_5/C0->buzzer_clock_521_add_4_5/S0
                                          SLICE_R6C20C    C0_TO_F0_DELAY   0.450         8.927  1       
n52                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_521__i6/Q
Path End         : buzzer_clock_521__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_521__i5/CK   buzzer_clock_521__i6/CK}->buzzer_clock_521__i6/Q
                                          SLICE_R6C20D    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[6]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_521_add_4_7/C1->buzzer_clock_521_add_4_7/S1
                                          SLICE_R6C20D    C1_TO_F1_DELAY   0.450         8.927  1       
n49                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_521__i5/Q
Path End         : buzzer_clock_521__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_521__i5/CK   buzzer_clock_521__i6/CK}->buzzer_clock_521__i5/Q
                                          SLICE_R6C20D    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[5]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_521_add_4_7/C0->buzzer_clock_521_add_4_7/S0
                                          SLICE_R6C20D    C0_TO_F0_DELAY   0.450         8.927  1       
n50                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_521__i8/Q
Path End         : buzzer_clock_521__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_521__i7/CK   buzzer_clock_521__i8/CK}->buzzer_clock_521__i8/Q
                                          SLICE_R6C21A    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[8]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_521_add_4_9/C1->buzzer_clock_521_add_4_9/S1
                                          SLICE_R6C21A    C1_TO_F1_DELAY   0.450         8.927  1       
n47_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_521__i7/Q
Path End         : buzzer_clock_521__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_521__i7/CK   buzzer_clock_521__i8/CK}->buzzer_clock_521__i7/Q
                                          SLICE_R6C21A    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[7]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_521_add_4_9/C0->buzzer_clock_521_add_4_9/S0
                                          SLICE_R6C21A    C0_TO_F0_DELAY   0.450         8.927  1       
n48                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_521__i9/Q
Path End         : buzzer_clock_521__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_521__i9/CK->buzzer_clock_521__i9/Q
                                          SLICE_R6C21B    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[9]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_521_add_4_11/C0->buzzer_clock_521_add_4_11/S0
                                          SLICE_R6C21B    C0_TO_F0_DELAY   0.450         8.927  1       
n46_adj_1147                                              NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

