VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/usb_phy_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: usb_phy_dup

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.42 seconds (max_rss 47.2 MiB, delta_rss +31.5 MiB)

Timing analysis: ON
Circuit netlist file: usb_phy_dup.net
Circuit placement file: usb_phy_dup.place
Circuit routing file: usb_phy_dup.route
Circuit SDC file: usb_phy_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.65 seconds (max_rss 336.0 MiB, delta_rss +288.7 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/usb_phy_dup.blif
# Load circuit
Found constant-one generator 'po018'
# Load circuit took 0.00 seconds (max_rss 336.0 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 37 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 98
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 98
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 336.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 336.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 336.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 326
    .input :     113
    .output:     111
    0-LUT  :       1
    6-LUT  :     101
  Nets  : 215
    Avg Fanout:     2.6
    Max Fanout:    42.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 765
  Timing Graph Edges: 989
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 336.0 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'usb_phy_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 336.0 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/usb_phy_dup.blif'.

After removing unused inputs...
	total blocks: 326, total nets: 215, total inputs: 113, total outputs: 111
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    13/326       3%                            2     4 x 3     
    26/326       7%                            3     5 x 4     
    39/326      11%                            4     5 x 4     
    52/326      15%                            6     7 x 5     
    65/326      19%                            7     7 x 5     
    78/326      23%                            8     7 x 5     
    91/326      27%                           10     8 x 6     
   104/326      31%                           14     8 x 6     
   117/326      35%                           27     9 x 7     
   130/326      39%                           40    15 x 11    
   143/326      43%                           53    36 x 27    
   156/326      47%                           66    39 x 29    
   169/326      51%                           79    44 x 33    
   182/326      55%                           92    47 x 35    
   195/326      59%                          105    52 x 39    
   208/326      63%                          118    58 x 43    
   221/326      67%                          131    61 x 45    
   234/326      71%                          144    66 x 49    
   247/326      75%                          157    90 x 67    
   260/326      79%                          170    93 x 69    
   273/326      83%                          183    98 x 73    
   286/326      87%                          196   101 x 75    
   299/326      91%                          209   106 x 79    
   312/326      95%                          222   112 x 83    
   325/326      99%                          235   115 x 85    

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 102
  LEs used for logic and registers    : 0
  LEs used for logic only             : 102
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.0469e-05 sec
Full Max Req/Worst Slack updates 1 in 3.917e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.9566e-05 sec
FPGA sized to 115 x 85 (auto)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: LAB
	Block Utilization: 1.00 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         13                                14.9231                      7.84615   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        224                               0.495536                     0.504464   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 215 nets, 215 nets not absorbed.

Netlist conversion complete.

# Packing took 0.71 seconds (max_rss 336.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'usb_phy_dup.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.034996 seconds).
Warning 12: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.05 seconds (max_rss 367.2 MiB, delta_rss +31.2 MiB)
Warning 13: Netlist contains 1 global net to non-global architecture pin connections
Warning 14: Logic block #12 (po018) has only 1 output pin 'po018.data_out[0]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 215
Netlist num_blocks: 237
Netlist EMPTY blocks: 0.
Netlist PLL blocks: 0.
Netlist clock_gate blocks: 0.
Netlist clock_div blocks: 0.
Netlist LAB blocks: 13.
Netlist MLAB blocks: 0.
Netlist OCT blocks: 0.
Netlist io_cell blocks: 224.
Netlist DSP blocks: 0.
Netlist M20K blocks: 0.
Netlist inputs pins: 113
Netlist output pins: 111

Pb types usage...
  LAB             : 13
   alm            : 102
    comb_block    : 102
     lut          : 102
      lut6        : 102
       lut        : 102
  io_cell         : 224
   pad            : 224
    inpad         : 113
    outpad        : 111

# Create Device
## Build Device Grid
FPGA sized to 115 x 85: 9775 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		13	blocks of type: LAB
	Architecture
		6073	blocks of type: LAB
		1834	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		1834	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		224	blocks of type: io_cell
	Architecture
		224	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		410	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		902	blocks of type: M20K

Device Utilization: 0.01 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 1.00 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.00 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical Block: clock_gate
	Block Utilization: 0.00 Logical Block: clock_div
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.05 seconds (max_rss 367.4 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1224951
OPIN->CHANX/CHANY edge count before creating direct connections: 6989128
OPIN->CHANX/CHANY edge count after creating direct connections: 7796363
CHAN->CHAN type edge count:17033654
Warning 15: Node: 1648559 with RR_type: CHANX  at Location:CHANX:1648559 H4 length:1 (113,0,0)-> (113,0,0), had no out-going switches
Warning 16: in check_rr_graph: fringe node 1648559 CHANX at (113,0) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build ## Computing src/opin lookahead took 0.00 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 576.59 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 9.26 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 576.59 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 9.26 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 9.36 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)

There are 304 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 12144

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 70.1507 td_cost: 1.28226e-07
Initial placement estimated Critical Path Delay (CPD): 4.549 ns
Initial placement estimated setup Total Negative Slack (sTNS): -236.784 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -4.549 ns

Initial placement estimated setup slack histogram:
[ -4.5e-09: -4.1e-09)  5 (  4.5%) |********
[ -4.1e-09: -3.6e-09)  3 (  2.7%) |*****
[ -3.6e-09: -3.2e-09) 12 ( 10.9%) |********************
[ -3.2e-09: -2.7e-09) 18 ( 16.4%) |******************************
[ -2.7e-09: -2.3e-09) 29 ( 26.4%) |************************************************
[ -2.3e-09: -1.8e-09)  6 (  5.5%) |**********
[ -1.8e-09: -1.4e-09)  4 (  3.6%) |*******
[ -1.4e-09: -9.1e-10) 11 ( 10.0%) |******************
[ -9.1e-10: -4.5e-10)  7 (  6.4%) |************
[ -4.5e-10:        0) 15 ( 13.6%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 733
Warning 17: Starting t: 96 of 237 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp   2    0.0 6.9e-04   0.917      40.45 7.9513e-08   3.356       -185   -3.356   0.336  0.0369  108.5     1.34      1466  0.950
   3    0.0 6.6e-04   0.920      36.18 5.5332e-08   3.222       -180   -3.222   0.289  0.0391   97.2     2.04      2199  0.950
   4    0.0 6.3e-04   0.901      32.62 3.7493e-08   2.991       -171   -2.991   0.289  0.0510   82.5     2.95      2932  0.950
   5    0.0 6.0e-04   0.935      29.77 2.178e-08    3.149       -165   -3.149   0.286  0.0432   70.1     3.72      3665  0.950
   6    0.0 5.7e-04   0.894      28.69 1.708e-08    3.021       -156   -3.021   0.269  0.0558   59.3     4.39      4398  0.950
   7    0.0 5.4e-04   0.896      27.58 1.0318e-08   3.164       -156   -3.164   0.258  0.0446   49.2     5.02      5131  0.950
   8    0.0 5.1e-04   0.896      26.26 9.6757e-09   3.105       -156   -3.105   0.266  0.0616   40.2     5.57      5864  0.950
   9    0.0 4.9e-04   0.857      24.81 8.9775e-09   2.934       -155   -2.934   0.276  0.0754   33.2     6.00      6597  0.950
  10    0.0 4.6e-04   0.875      24.15 7.2275e-09   2.929       -149   -2.929   0.241  0.0640   27.7     6.34      7330  0.950
  11    0.0 4.4e-04   0.843      23.82 9.3655e-09   2.828       -152   -2.828   0.239  0.0802   22.2     6.68      8063  0.950
  12    0.0 4.2e-04   0.886      23.85 9.1808e-09   2.618       -151   -2.618   0.232  0.0703   17.8     6.96      8796  0.950
  13    0.0 4.0e-04   0.906      23.47 5.3982e-09   3.095       -146   -3.095   0.168  0.0594   14.1     7.19      9529  0.950
  14    0.0 3.8e-04   0.929      22.62 6.5021e-09   2.830       -142   -2.830   0.165  0.0628   10.2     7.43     10262  0.950
  15    0.0 3.6e-04   0.907      22.65 1.0525e-08   2.558       -139   -2.558   0.164  0.0468    7.4     7.60     10995  0.950
  16    0.0 3.4e-04   0.943      22.27 6.9506e-09   2.558       -133   -2.558   0.171  0.0306    5.4     7.73     11728  0.950
  17    0.0 3.2e-04   0.866      21.69 3.1764e-09   3.109       -140   -3.109   0.154  0.0399    3.9     7.82     12461  0.950
  18    0.0 3.1e-04   0.949      21.11 9.5252e-09   2.618       -137   -2.618   0.158  0.0308    2.8     7.89     13194  0.950
  19    0.0 2.9e-04   0.909      21.21 9.7243e-09   2.654       -137   -2.654   0.180  0.0390    2.0     7.94     13927  0.950
  20    0.0 2.8e-04   0.932      21.24 1.0114e-08   2.617       -141   -2.617   0.222  0.0403    1.5     7.97     14660  0.950
  21    0.0 2.6e-04   0.950      20.97 8.3159e-09   2.576       -140   -2.576   0.177  0.0193    1.2     7.99     15393  0.950
  22    0.0 2.5e-04   0.884      21.05 5.3578e-09   2.824       -133   -2.824   0.187  0.0656    1.0     8.00     16126  0.950
  23    0.0 2.4e-04   0.961      20.43 8.1299e-09   2.558       -131   -2.558   0.198  0.0232    1.0     8.00     16859  0.950
  24    0.0 2.2e-04   0.878      20.37 7.55e-09     2.633       -141   -2.633   0.199  0.0459    1.0     8.00     17592  0.950
  25    0.0 2.1e-04   0.902      20.17 7.0539e-09   2.618       -137   -2.618   0.165  0.0288    1.0     8.00     18325  0.950
  26    0.0 2.0e-04   0.876      20.36 6.5257e-09   2.618       -134   -2.618   0.173  0.0329    1.0     8.00     19058  0.950
  27    0.0 1.9e-04   0.903      19.95 6.5151e-09   2.694       -129   -2.694   0.149  0.0661    1.0     8.00     19791  0.950
  28    0.0 1.5e-04   0.853      19.37 3.5655e-09   2.824       -127   -2.824   0.142  0.0286    1.0     8.00     20524  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=19.4008, TD costs=7.41375e-09, CPD=  2.572 (ns) 
  29    0.0 1.2e-04   0.913      19.89 5.9343e-09   2.572       -127   -2.572   0.128  0.0425    1.0     8.00     21257  0.800
  30    0.0 9.9e-05   0.953      20.26 9.9913e-09   2.500       -127   -2.500   0.065  0.0157    1.0     8.00     21990  0.800
  31    0.0 7.9e-05   0.905      20.69 8.3117e-09   2.500       -127   -2.500   0.100  0.0479    1.0     8.00     22723  0.800
  32    0.0 6.3e-05   0.889      20.89 8.2167e-09   2.535       -130   -2.535   0.108  0.0509    1.0     8.00     23456  0.800
  33    0.0 5.1e-05   0.883      20.44 7.1374e-09   2.768       -137   -2.768   0.094  0.0586    1.0     8.00     24189  0.800
  34    0.0 4.0e-05   0.882      20.29 5.7116e-09   2.777       -130   -2.777   0.075  0.0403    1.0     8.00     24922  0.800
  35    0.0 3.2e-05   0.877      20.14 6.5167e-09   2.773       -134   -2.773   0.079  0.0355    1.0     8.00     25655  0.800
  36    0.0 2.6e-05   0.822      20.23 6.4493e-09   2.938       -138   -2.938   0.091  0.0576    1.0     8.00     26388  0.800
  37    0.0 2.1e-05   0.891      20.42 7.2112e-09   2.584       -132   -2.584   0.071  0.0387    1.0     8.00     27121  0.800
  38    0.0 0.0e+00   0.893      20.51 7.3102e-09   2.440       -129   -2.440   0.057  0.0366    1.0     8.00     27854  0.800
## Placement Quench took 0.00 seconds (max_rss 1124.8 MiB)
post-quench CPD = 2.669 (ns) 

BB estimate of min-dist (placement) wire length: 3559

Completed placement consistency check successfully.

Swaps called: 28091

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.669 ns, Fmax: 374.672 MHz
Placement estimated setup Worst Negative Slack (sWNS): ## Placement Quench took 0.00 seconds (max_rss 1124.8 MiB)
post-quench CPD = 2.669 (ns) 

BB estimate of min-dist (placement) wire length: 3559

Completed placement consistency check successfully.

Swaps called: 28091

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.669 ns, Fmax: 374.672 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.669 ns
Placement estimated setup Total Negative Slack (sTNS): -133.326 ns

Placement estimated setup slack histogram:
[ -2.7e-09: -2.4e-09)  2 (  1.8%) |***
[ -2.4e-09: -2.1e-09) 13 ( 11.8%) |*********************
[ -2.1e-09: -1.9e-09) 11 ( 10.0%) |******************
[ -1.9e-09: -1.6e-09) 25 ( 22.7%) |****************************************
[ -1.6e-09: -1.3e-09) 12 ( 10.9%) |*******************
[ -1.3e-09: -1.1e-09)  5 (  4.5%) |********
[ -1.1e-09:   -8e-10)  3 (  2.7%) |*****
[   -8e-10: -5.3e-10)  4 (  3.6%) |******
[ -5.3e-10: -2.7e-10)  5 (  4.5%) |********
[ -2.7e-10:        0) 30 ( 27.3%) |************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.84763, bb_cost: 20.3859, td_cost: 7.99098e-09, 

Placement resource usage:
  LAB     implemented as LAB    : 7
  LAB     implemented as LABMLAB: 6
  io_cell implemented as iolane : 224

Placement number of temperatures: 38
Placement total # of swap attempts: 28091
	Swaps accepted:  5237 (18.6 %)
	Swaps rejected: 16401 (58.4 %)
	Swaps aborted:  6453 (23.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                1.12             12.74           87.26          0.00         
                   Median                 1.33             23.86           49.33          26.81        
                   Centroid               1.04             16.49           70.10          13.40        
                   W. Centroid            1.03             23.10           63.10          13.79        
                   W. Median              0.20             3.51            49.12          47.37        
                   Crit. Uniform          3.27             2.50            97.50          0.00         
                   Feasible Region        2.55             1.40            70.11          28.49        

io_cell            Uniform                23.70            20.22           79.78          0.00         
                   Median                 19.72            20.51           47.40          32.09        
                   Centroid               18.82            20.92           47.52          31.56        
                   W. Centroid            21.70            20.73           49.16          30.11        
                   W. Median              3.11             8.23            32.00          59.77        
                   Crit. Uniform          1.41             4.30            95.70          0.00         
                   Feasible Region        0.99             6.09            8.96           84.95        


Placement Quench timing analysis took 0.000289662 seconds (0.000263393 STA, 2.6269e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0158977 seconds (0.0147758 STA, 0.00112194 slack) (40 full updates: 40 setup, 0[      0.1:      0.2)  3 (  1.0%) |**
[      0.2:      0.3) 78 ( 25.6%) |****************************************
[      0.3:      0.4)  3 (  1.0%) |**
[      0.4:      0.5) 94 ( 30.8%) |************************************************
[      0.5:      0.6) 17 (  5.6%) |*********
[      0.6:      0.7) 29 (  9.5%) |***************
[      0.7:      0.8) 28 (  9.2%) |**************
[      0.8:      0.9) 1 0.1:      0.2)  3 (  1.0%) |**
[      0.2:      0.3) 78 ( 25.6%) |****************************************
[      0.3:      0.4)  3 (  1.0%) |**
[      0.4:      0.5) 94 ( 30.8%) |************************************************
[      0.5:      0.6) 17 (  5.6%) |*********
[      0.6:      0.7) 29 (  9.5%) |***************
[      0.7:      0.8) 28 (  9.2%) |**************
[      0.8:      0.9) 13 (  4.3%) |*******
[      0.9:        1)  9 (  3.0%) |*****
## Initializing router criticalities took 0.01 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Incr Slack updates 40 in 0.000292028 sec
Full Max Req/Worst Slack updates 25 in 6.9736e-05 sec
Incr Max Req/Worst Slack updates 15 in 9.3744e-05 sec
Incr Criticality updates 2 in 2.2352e-05 sec
Full Criticality updates 38 in 0.000442393 sec
   2    0.0     0.5    2   83418     122     195      66 ( 0.003%)    4124 ( 0.1%)    2.912     -162.7     -2.912      0.000      0.000      N/A
   3    0.0     0.6    1   42534      52      96      18 ( 0.001%)    4213 ( 0.1%)    2.912     -167.5     -2.912      0.000      0.000      N/A
   4    0.0     0.8    0   15366      15      28       3 ( 0.000%)    4222 ( 0.1%)    2.912     -164.6     -2.912      0.000      0.000      N/A
   5    0.0     1.1    0    3793       4       5       2 ( 0.000%)    4227 ( 0.1%)    2.912     -164.7     -2.912      0.000      0.000      N/A
   6    0.0     1.4    0    1535       2       3       0 ( 0.000%)    4229 ( 0.1%)    2.912     -164.7     -2.912      0.000      0.000      N/A
Restoring best routing
Critical path: 2.912 ns
Successfully routed after 6 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 15 (  4.9%) |************
[      0.1:      0.2) 19 (  6.2%) |***************
[      0.2:      0.3) 11 (  3.6%) |*********
[      0.3:      0.4) 27 (  8.9%) |*********************
[      0.4:      0.5) 34 ( 11.1%) |************************Restoring best routing
Critical path: 2.912 ns
Successfully routed after 6 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 15 (  4.9%) |************
[      0.1:      0.2) 19 (  6.2%) |***************
[      0.2:      0.3) 11 (  3.6%) |*********
[      0.3:      0.4) 27 (  8.9%) |*********************
[      0.4:      0.5) 34 ( 11.1%) |**************************
[      0.5:      0.6) 37 ( 12.1%) |*****************************
[      0.6:      0.7) 62 ( 20.3%) |************************************************
[      0.7:      0.8) 51 ( 16.7%) |***************************************
[      0.8:      0.9) 34 ( 11.1%) |**************************
[      0.9:        1) 15 (  4.9%) |************
Router Stats: total_nets_routed: 409 total_connections_routed: 631 total_heap_pushes: 280436 total_heap_pops: 74678 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 280436 total_external_heap_pops: 74678 total_external_SOURCE_pushes: 631 total_external_SOURCE_pops: 571 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 631 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 631 total_external_SINK_pushes: 18929 total_external_SINK_pops: 17676 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 19260 total_external_IPIN_pops: 18929 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 9097 total_external_OPIN_pops: 6958 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 222 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 222 total_external_CHANX_pushes: 127242 total_external_CHANX_pops: 18495 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 871 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 871 total_external_CHANY_pushes: 105277 total_external_CHANY_pops: 12049 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 779 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 779 total_number_of_adding_all_rt: 3403 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.23 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.13 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1051716814
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1124.8 MiB, delta_rss +0.0 MiB)
Found 496 mismatches between routing and packing results.
Fixed 191 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1124.8 MiB, delta_rss +0.0       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         13                                14.9231                      7.84615   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        224                               0.495536                     0.504464   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 215 nets, 215 nets not absorbed.


Average number of bends per net: 1.68224  Maximum # of bends: 13

Number of global nets: 1
Number of routed nets (nonglobal): 214
Wire length results (in units of 1 clb segments)...
	Total wirelength: 4229, average net length: 19.7617
	Maximum net length: 220

Wire length results in terms of physical segments...
	Total wiring segmeAbsorbed logical nets 0 out of 215 nets, 215 nets not absorbed.


Average number of bends per net: 1.68224  Maximum # of bends: 13

Number of global nets: 1
Number of routed nets (nonglobal): 214
Wire length results (in units of 1 clb segments)...
	Total wirelength: 4229, average net length: 19.7617
	Maximum net length: 220

Wire length results in terms of physical segments...
	Total wiring segments used: 838, average wire segments per net: 3.91589
	Maximum segments used by a net: 27
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 21

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     0 (  0.0%) |
[      0.1:      0.2)     0 (  0.0%) |
[        0:      0.1) 19152 (100.0%) |*********************************************
Maximum routing channel utilization:     0.068 at (91,26)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       0   0.000      250
                         3       0   0.000      250
                         4       0   0.000      250
                         5       0   0.000      250
                         6       0   0.000      250
                         7       0   0.000      250
                         8       0   0.000      250
                         9       0   0.000      250
                        10       0   0.000      250
                        11       0   0.000      250
                        12       1   0.017      250
                        13       0   0.000      250
                        14       4   0.157      250
                        15       1   0.017      250
                        16       2   0.070      250
                        17       2   0.052      250
                        18       4   0.139      250
                        19       0   0.000      250
                        20       4   0.122      250
                        21       2   0.052      250
                        22       4   1.426      250
                        23       1   0.035      250
                        24       5   0.817      250
                        25       4   0.765      250
                        26      17   3.113      250
                        27       2   0.678      250
                        28       4   0.696      250
                        29       2   0.052      250
                        30       3   0.365      250
                        31       2   0.035      250
                        32       3   0.122      250
                        33       2   0.070      250
                        34       3   0.313      250
                        35       1   0.035      250
                        36       1   0.017      250
                        37       0   0.000      250
                        38       1   0.017      250
                        39       0   0.000      250
                        40       0   0.000      250
                        41       0   0.000      250
                        42       0   0.000      250
                        43       0   0.000      250
                        44       0   0.000      250
                        45       0   0.000      250
                        46       1   0.209      250
                                         55       2   0.052      250
                        56       4   0.243      250
                        57       3   0.070      250
                        58       9   0.661      250
                        59       2   0.052      250
                        60       2   0.087      250
                        61       8   0.383      250
                        62       3   0.087      250
                2   0.052      250
                        56       4   0.243      250
                        57       3   0.070      250
                        58       9   0.661      250
                        59       2   0.052      250
                        60       2   0.087      250
                        61       8   0.383      250
                        62       3   0.087      250
                        63       2   0.087      250
                        64       2   0.070      250
                        65       1   0.017      250
                        66       2   0.052      250
                        67       0   0.000      250
                        68       4   0.696      250
                        69       9   0.191      250
                        70       4   1.391      250
                        71       1   0.017      250
                        72       4   1.322      250
                        73       3   0.104      250
                        74       5   0.800      250
                        75       0   0.000      250
                        76       2   0.087      250
                        77       2   0.052      250
                        78       4   0.191      250
                        79       1   0.017      250
                        80       4   0.104      250
                        81       1   0.052      250
                        82       1   0.017      250
                        83       1   0.017      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       0   0.000      120
                         6       0   0.000      120
                         7       0   0.000      120
                         8       0   0.000      120
                         9       0   0.000      120
                        10       0   0.000      120
                        11       0   0.000      120
                        12       0   0.000      120
                        13       0   0.000      120
                        14       0   0.000      120
                        15       0   0.000      120
                        16       0   0.000      120
                        17       0   0.000      120
                        18       1   0.035      120
                        19       1   0.188      120
                        20       1   0.059      120
                        21      10   1.153      120
                        22      15   2.906      120
                        23       6   1.435      120
                        24       2   0.153      120
                        25       1   0.047      120
                        26       0   0.000      120
                        27       0   0.000      120
                        28       0   0.000      120
                        29       0   0.000      120
                        30       0   0.000      120
                        31       0   0.000      120
                        32       0   0.000      120
                        33       0   0.000      120
                        34       0   0.000      120
                        35       0   0.000      120
                        36       0   0.000      120
                        37       0   0.000      120
                        38       0   0.000      120
                        39       0   0.000      120
                                         48       0   0.000      120
                        49       0   0.000      120
                        50       0   0.000      120
                        51       0   0.000      120
                        52       0   0.000      120
                        53       0   0.000      120
                        54       0   0.000      120
                        55       0   0.000      120
       48       0   0.000      120
                        49       0   0.000      120
                        50       0   0.000      120
                        51       0   0.000      120
                        52       0   0.000      120
                        53       0   0.000      120
                        54       0   0.000      120
                        55       0   0.000      120
                        56       0   0.000      120
                        57       0   0.000      120
                        58       0   0.000      120
                        59       0   0.000      120
                        60       0   0.000      120
                        61       0   0.000      120
                        62       0   0.000      120
                        63       0   0.000      120
                        64       0   0.000      120
                        65       0   0.000      120
                        66       1   0.188      120
                        67       0   0.000      120
                        68       0   0.000      120
                        69       0   0.000      120
                        70       0   0.000      120
                        71       0   0.000      120
                        72       0   0.000      120
                        73       0   0.000      120
                        74       0   0.000      120
                        75       0   0.000      120
                        76       0   0.000      120
                        77       0   0.000      120
                        78       0   0.000      120
                        79       0   0.000      120
                        80       0   0.000      120
                        81       0   0.000      120
                        82       0   0.000      120
                        83       0   0.000      120
                        84       0   0.000      120
                        85       1   0.024      120
                        86       1   0.024      120
                        87       2   0.141      120
                        88       3   0.612      120
                        89      10   1.212      120
                        90      15   4.329      120
                        91      16   3.318      120
                        92       7   2.647      120
                        93       1   0.094      120
                        94       2   0.412      120
                        95       0   0.000      120
                        96       0   0.000      120
                        97       0   0.000      120
                        98       0   0.000      120
                        99       0   0.000      120
                       100       0   0.000      120
                       101       0   0.000      120
                       102       0   0.000      120
                       103       0   0.000      120
                       104       0   0.000      120
                       105       0   0.000      120
                       106       0   0.000      120
                       107       0   0.000      120
                       108       0   0.000      120
                       109       0   0.000      120
                       110       0   0.000      120
                       111       0   0.000      120
                       112       0   0.000      120
                       113       0   0.000      120

Total tracks in x-direction: 21000, in y-direction: 13680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block ar                                                      Y      3 142120
                                                      X      4 170520
                                                      Y      4  98040
                                                      X     10 127072
                                                      Y     16  13966
                                                      X     24  142                                    Y      3 142120
                                                      X      4 170520
                                                      Y      4  98040
                                                      X     10 127072
                                                      Y     16  13966
                                                      X     24  14264

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00155
                                             4    0.000487
                                            10     0.00015
                                            24      0.0047

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00381
                                             3    0.000415
                                             4    0.000887
                                            16     0.00272

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2         0.00241
                             L3        0.000415
                             L4        0.000633
                             L10         0.00015
                             L16         0.00272
                             L24          0.0047

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0     0.00155
                             H4    1    0.000487
                            H10    2     0.00015
                            H24    3      0.0047
                             V2    4     0.00381
                             V3    5    0.000415
                             V4    6    0.000887
                            V16    7     0.00272

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  8.9e-11:  2.8e-10)  5 (  4.5%) |**********
[  2.8e-10:  4.7e-10) 19 ( 17.3%) |****************************************
[  4.7e-10:  6.6e-10) 12 ( 10.9%) |*************************
[  6.6e-10:  8.4e-10) 21 ( 19.1%) |********************************************
[  8.4e-10:    1e-09) 23 ( 20.9%) |************************************************
[    1e-09:  1.2e-09) 15 ( 13.6%) |*******************************
[  1.2e-09:  1.4e-09)  5 (  4.5%) |**********
[  1.4e-09:  1.6e-09)  4 (  3.6%) |********
[  1.6e-09:  1.8e-09)  3 (  2.7%) |******
[  1.8e-09:    2e-09)  3 (  2.7%) |******

Final critical path delay (least slack): 2.912 ns, Fmax: 343.407 MHz
Final setup Worst Negative Slack (sWNS): -2.912 ns
Final setup Total Negative Slack (sTNS): -164.75 ns

Final setup slack histogram:
[ -2.9e-09: -2.6e-09)  6 (  5.5%) |*************
[ -2.6e-09: -2.3e-09) 14 ( 12.7%) |*******************************
[ -2.3e-09: -2.1e-09) 22 ( 20.0%) |************************************************
[ -2.1e-09: -1.8e-09) 12 ( 10.9%) |**************************
[ -1.8e-09: -1.5e-09)  9 (  8.2%) |********************
[ -1.5e-09: -1.2e-09)  6 (  5.5%) |*************
[ -1.2e-09: -9.4e-10)  5 (  4.5%) |***********
[ -9.4e-10: -6.5e-10)  2 (  1.8%) |****
[ -6.5e-10: -3.7e-10) 12 ( 10.9%) |**************************
[ -3.7e-10: -8.9e-11) 22 ( 20.0%) |************************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 iIncr Slack updates 7 in 6.1474e-05 sec
Full Max Req/Worst Slack updates 2 in 1.577e-05 sec
Incr Max Req/Worst Slack updates 5 in 4.3621e-05 sec
Incr Criticality updates 4 in 6.974e-05 sec
Full Criticality updates 3 in 6.944e-05 sec
conds (0.0303417 STA, 0.00188505 slack) (49 full updates: 41 setup, 0 hold, 8 combined).
VPR succeeded
The entire flow of VPR took 614.59 seconds (max_rss 1124.8 MiB)
Incr Slack updates 7 in 6.1474e-05 sec
Full Max Req/Worst Slack updates 2 in 1.577e-05 sec
Incr Max Req/Worst Slack updates 5 in 4.3621e-05 sec
Incr Criticality updates 4 in 6.974e-05 sec
Full Criticality updates 3 in 6.944e-05 sec
