Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Vivado/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "H:/Vivado project/FIFOUVM_sv/FIFOUVM_sv.srcs/sim_1/new/fifo_if.sv" Line 2. Module fifo_if_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado project/FIFOUVM_sv/FIFOUVM_sv.srcs/sources_1/new/FIFO.sv" Line 2. Module FIFO has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado project/FIFOUVM_sv/FIFOUVM_sv.srcs/sim_1/new/fifo_if.sv" Line 2. Module fifo_if_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado project/FIFOUVM_sv/FIFOUVM_sv.srcs/sources_1/new/FIFO.sv" Line 2. Module FIFO has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado project/FIFOUVM_sv/FIFOUVM_sv.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado project/FIFOUVM_sv/FIFOUVM_sv.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_tb_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_if_default
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
