// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "linear_forward_no_mu.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic linear_forward_no_mu::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic linear_forward_no_mu::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<5> linear_forward_no_mu::ap_ST_fsm_state1 = "1";
const sc_lv<5> linear_forward_no_mu::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<5> linear_forward_no_mu::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<5> linear_forward_no_mu::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<5> linear_forward_no_mu::ap_ST_fsm_state82 = "10000";
const bool linear_forward_no_mu::ap_const_boolean_1 = true;
const sc_lv<32> linear_forward_no_mu::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> linear_forward_no_mu::ap_const_lv32_1 = "1";
const bool linear_forward_no_mu::ap_const_boolean_0 = false;
const sc_lv<1> linear_forward_no_mu::ap_const_lv1_0 = "0";
const sc_lv<32> linear_forward_no_mu::ap_const_lv32_2 = "10";
const sc_lv<32> linear_forward_no_mu::ap_const_lv32_3 = "11";
const sc_lv<1> linear_forward_no_mu::ap_const_lv1_1 = "1";
const sc_lv<8> linear_forward_no_mu::ap_const_lv8_0 = "00000000";
const sc_lv<5> linear_forward_no_mu::ap_const_lv5_0 = "00000";
const sc_lv<3> linear_forward_no_mu::ap_const_lv3_0 = "000";
const sc_lv<8> linear_forward_no_mu::ap_const_lv8_90 = "10010000";
const sc_lv<8> linear_forward_no_mu::ap_const_lv8_1 = "1";
const sc_lv<5> linear_forward_no_mu::ap_const_lv5_1 = "1";
const sc_lv<3> linear_forward_no_mu::ap_const_lv3_6 = "110";
const sc_lv<2> linear_forward_no_mu::ap_const_lv2_1 = "1";
const sc_lv<2> linear_forward_no_mu::ap_const_lv2_2 = "10";
const sc_lv<32> linear_forward_no_mu::ap_const_lv32_4 = "100";
const sc_lv<32> linear_forward_no_mu::ap_const_lv32_5 = "101";
const sc_lv<16> linear_forward_no_mu::ap_const_lv16_0 = "0000000000000000";
const sc_lv<32> linear_forward_no_mu::ap_const_lv32_6 = "110";
const sc_lv<32> linear_forward_no_mu::ap_const_lv32_7 = "111";
const sc_lv<3> linear_forward_no_mu::ap_const_lv3_1 = "1";

linear_forward_no_mu::linear_forward_no_mu(sc_module_name name) : sc_module(name), mVcdFile(0) {
    dut_sdiv_72ns_61sfYi_U18 = new dut_sdiv_72ns_61sfYi<1,76,72,61,40>("dut_sdiv_72ns_61sfYi_U18");
    dut_sdiv_72ns_61sfYi_U18->clk(ap_clk);
    dut_sdiv_72ns_61sfYi_U18->reset(ap_rst);
    dut_sdiv_72ns_61sfYi_U18->din0(grp_fu_635_p0);
    dut_sdiv_72ns_61sfYi_U18->din1(grp_fu_635_p1);
    dut_sdiv_72ns_61sfYi_U18->ce(ap_var_for_const0);
    dut_sdiv_72ns_61sfYi_U18->dout(grp_fu_635_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln120_1_fu_246_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_192_p4 );

    SC_METHOD(thread_add_ln120_fu_252_p2);
    sensitive << ( ap_phi_mux_j_0_0_phi_fu_203_p4 );

    SC_METHOD(thread_add_ln121_fu_534_p2);
    sensitive << ( select_ln124_reg_669 );

    SC_METHOD(thread_add_ln124_fu_318_p2);
    sensitive << ( zext_ln121_fu_286_p1 );
    sensitive << ( sub_ln124_fu_312_p2 );

    SC_METHOD(thread_add_ln703_27_fu_528_p2);
    sensitive << ( sext_ln703_2_fu_458_p1 );
    sensitive << ( sext_ln703_3_fu_524_p1 );

    SC_METHOD(thread_add_ln703_28_fu_607_p2);
    sensitive << ( sext_ln703_4_fu_604_p1 );
    sensitive << ( sext_ln703_1_fu_594_p1 );

    SC_METHOD(thread_add_ln703_29_fu_617_p2);
    sensitive << ( sext_ln703_5_fu_613_p1 );
    sensitive << ( add_ln703_fu_598_p2 );

    SC_METHOD(thread_add_ln703_fu_598_p2);
    sensitive << ( output_0_V_q0 );
    sensitive << ( sext_ln703_fu_546_p1 );

    SC_METHOD(thread_and_ln129_1_fu_566_p2);
    sensitive << ( icmp_ln129_1_fu_555_p2 );
    sensitive << ( xor_ln128_1_fu_560_p2 );

    SC_METHOD(thread_and_ln129_2_fu_429_p2);
    sensitive << ( icmp_ln129_2_fu_412_p2 );
    sensitive << ( xor_ln128_2_fu_423_p2 );

    SC_METHOD(thread_and_ln129_3_fu_495_p2);
    sensitive << ( icmp_ln129_3_fu_478_p2 );
    sensitive << ( xor_ln128_3_fu_489_p2 );

    SC_METHOD(thread_and_ln129_fu_360_p2);
    sensitive << ( icmp_ln129_fu_343_p2 );
    sensitive << ( xor_ln128_fu_354_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state82);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage2_iter2);

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state12_pp0_stage1_iter3);

    SC_METHOD(thread_ap_block_state13_pp0_stage2_iter3);

    SC_METHOD(thread_ap_block_state14_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state15_pp0_stage1_iter4);

    SC_METHOD(thread_ap_block_state16_pp0_stage2_iter4);

    SC_METHOD(thread_ap_block_state17_pp0_stage0_iter5);

    SC_METHOD(thread_ap_block_state18_pp0_stage1_iter5);

    SC_METHOD(thread_ap_block_state19_pp0_stage2_iter5);

    SC_METHOD(thread_ap_block_state20_pp0_stage0_iter6);

    SC_METHOD(thread_ap_block_state21_pp0_stage1_iter6);

    SC_METHOD(thread_ap_block_state22_pp0_stage2_iter6);

    SC_METHOD(thread_ap_block_state23_pp0_stage0_iter7);

    SC_METHOD(thread_ap_block_state24_pp0_stage1_iter7);

    SC_METHOD(thread_ap_block_state25_pp0_stage2_iter7);

    SC_METHOD(thread_ap_block_state26_pp0_stage0_iter8);

    SC_METHOD(thread_ap_block_state27_pp0_stage1_iter8);

    SC_METHOD(thread_ap_block_state28_pp0_stage2_iter8);

    SC_METHOD(thread_ap_block_state29_pp0_stage0_iter9);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state30_pp0_stage1_iter9);

    SC_METHOD(thread_ap_block_state31_pp0_stage2_iter9);

    SC_METHOD(thread_ap_block_state32_pp0_stage0_iter10);

    SC_METHOD(thread_ap_block_state33_pp0_stage1_iter10);

    SC_METHOD(thread_ap_block_state34_pp0_stage2_iter10);

    SC_METHOD(thread_ap_block_state35_pp0_stage0_iter11);

    SC_METHOD(thread_ap_block_state36_pp0_stage1_iter11);

    SC_METHOD(thread_ap_block_state37_pp0_stage2_iter11);

    SC_METHOD(thread_ap_block_state38_pp0_stage0_iter12);

    SC_METHOD(thread_ap_block_state39_pp0_stage1_iter12);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state40_pp0_stage2_iter12);

    SC_METHOD(thread_ap_block_state41_pp0_stage0_iter13);

    SC_METHOD(thread_ap_block_state42_pp0_stage1_iter13);

    SC_METHOD(thread_ap_block_state43_pp0_stage2_iter13);

    SC_METHOD(thread_ap_block_state44_pp0_stage0_iter14);

    SC_METHOD(thread_ap_block_state45_pp0_stage1_iter14);

    SC_METHOD(thread_ap_block_state46_pp0_stage2_iter14);

    SC_METHOD(thread_ap_block_state47_pp0_stage0_iter15);

    SC_METHOD(thread_ap_block_state48_pp0_stage1_iter15);

    SC_METHOD(thread_ap_block_state49_pp0_stage2_iter15);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state50_pp0_stage0_iter16);

    SC_METHOD(thread_ap_block_state51_pp0_stage1_iter16);

    SC_METHOD(thread_ap_block_state52_pp0_stage2_iter16);

    SC_METHOD(thread_ap_block_state53_pp0_stage0_iter17);

    SC_METHOD(thread_ap_block_state54_pp0_stage1_iter17);

    SC_METHOD(thread_ap_block_state55_pp0_stage2_iter17);

    SC_METHOD(thread_ap_block_state56_pp0_stage0_iter18);

    SC_METHOD(thread_ap_block_state57_pp0_stage1_iter18);

    SC_METHOD(thread_ap_block_state58_pp0_stage2_iter18);

    SC_METHOD(thread_ap_block_state59_pp0_stage0_iter19);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state60_pp0_stage1_iter19);

    SC_METHOD(thread_ap_block_state61_pp0_stage2_iter19);

    SC_METHOD(thread_ap_block_state62_pp0_stage0_iter20);

    SC_METHOD(thread_ap_block_state63_pp0_stage1_iter20);

    SC_METHOD(thread_ap_block_state64_pp0_stage2_iter20);

    SC_METHOD(thread_ap_block_state65_pp0_stage0_iter21);

    SC_METHOD(thread_ap_block_state66_pp0_stage1_iter21);

    SC_METHOD(thread_ap_block_state67_pp0_stage2_iter21);

    SC_METHOD(thread_ap_block_state68_pp0_stage0_iter22);

    SC_METHOD(thread_ap_block_state69_pp0_stage1_iter22);

    SC_METHOD(thread_ap_block_state6_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state70_pp0_stage2_iter22);

    SC_METHOD(thread_ap_block_state71_pp0_stage0_iter23);

    SC_METHOD(thread_ap_block_state72_pp0_stage1_iter23);

    SC_METHOD(thread_ap_block_state73_pp0_stage2_iter23);

    SC_METHOD(thread_ap_block_state74_pp0_stage0_iter24);

    SC_METHOD(thread_ap_block_state75_pp0_stage1_iter24);

    SC_METHOD(thread_ap_block_state76_pp0_stage2_iter24);

    SC_METHOD(thread_ap_block_state77_pp0_stage0_iter25);

    SC_METHOD(thread_ap_block_state78_pp0_stage1_iter25);

    SC_METHOD(thread_ap_block_state79_pp0_stage2_iter25);

    SC_METHOD(thread_ap_block_state7_pp0_stage2_iter1);

    SC_METHOD(thread_ap_block_state80_pp0_stage0_iter26);

    SC_METHOD(thread_ap_block_state81_pp0_stage1_iter26);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state9_pp0_stage1_iter2);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln120_fu_240_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state82 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( ap_enable_reg_pp0_iter11 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_enable_reg_pp0_iter13 );
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_enable_reg_pp0_iter15 );
    sensitive << ( ap_enable_reg_pp0_iter16 );
    sensitive << ( ap_enable_reg_pp0_iter17 );
    sensitive << ( ap_enable_reg_pp0_iter18 );
    sensitive << ( ap_enable_reg_pp0_iter19 );
    sensitive << ( ap_enable_reg_pp0_iter20 );
    sensitive << ( ap_enable_reg_pp0_iter21 );
    sensitive << ( ap_enable_reg_pp0_iter22 );
    sensitive << ( ap_enable_reg_pp0_iter23 );
    sensitive << ( ap_enable_reg_pp0_iter24 );
    sensitive << ( ap_enable_reg_pp0_iter25 );
    sensitive << ( ap_enable_reg_pp0_iter26 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_192_p4);
    sensitive << ( indvar_flatten_reg_188 );
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln120_1_reg_654 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_j_0_0_phi_fu_203_p4);
    sensitive << ( j_0_0_reg_199 );
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln124_1_reg_696 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_ko_0_0_phi_fu_215_p4);
    sensitive << ( ko_0_0_reg_211 );
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln121_reg_758 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state82 );

    SC_METHOD(thread_grp_fu_635_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( add_ln703_29_reg_764 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_635_p1);
    sensitive << ( sext_ln120_reg_645 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_icmp_ln120_fu_240_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_192_p4 );

    SC_METHOD(thread_icmp_ln121_1_fu_623_p2);
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( add_ln121_reg_758 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_icmp_ln121_fu_258_p2);
    sensitive << ( icmp_ln120_fu_240_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_ko_0_0_phi_fu_215_p4 );

    SC_METHOD(thread_icmp_ln128_1_fu_550_p2);
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln126_3_reg_742 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_icmp_ln128_2_fu_406_p2);
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( trunc_ln126_4_fu_396_p4 );

    SC_METHOD(thread_icmp_ln128_3_fu_472_p2);
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( trunc_ln_fu_462_p4 );

    SC_METHOD(thread_icmp_ln128_fu_337_p2);
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( trunc_ln126_fu_333_p1 );

    SC_METHOD(thread_icmp_ln129_1_fu_555_p2);
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln126_3_reg_742 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_icmp_ln129_2_fu_412_p2);
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( trunc_ln126_4_fu_396_p4 );

    SC_METHOD(thread_icmp_ln129_3_fu_478_p2);
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( trunc_ln_fu_462_p4 );

    SC_METHOD(thread_icmp_ln129_fu_343_p2);
    sensitive << ( icmp_ln120_reg_650 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( trunc_ln126_fu_333_p1 );

    SC_METHOD(thread_input_0_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln124_1_fu_272_p1 );

    SC_METHOD(thread_input_0_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_input_1_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln124_1_fu_272_p1 );

    SC_METHOD(thread_input_1_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_input_2_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln124_1_fu_272_p1 );

    SC_METHOD(thread_input_2_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_input_3_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln124_1_fu_272_p1 );

    SC_METHOD(thread_input_3_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_mul_ln1148_fu_230_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln1148_fu_230_p00 );

    SC_METHOD(thread_mul_ln1148_fu_230_p00);
    sensitive << ( w_scale_V );

    SC_METHOD(thread_mul_ln1148_fu_230_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( scales_0_V_read );

    SC_METHOD(thread_mul_ln1148_fu_230_p2);
    sensitive << ( mul_ln1148_fu_230_p0 );
    sensitive << ( mul_ln1148_fu_230_p1 );

    SC_METHOD(thread_output_0_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( output_0_V_addr_reg_731 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln124_fu_329_p1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_output_0_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( output_0_V_addr_reg_731_pp0_iter25_reg );
    sensitive << ( ap_enable_reg_pp0_iter26 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_output_0_V_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_output_0_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter26 );

    SC_METHOD(thread_output_0_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( add_ln703_29_reg_764 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_output_0_V_d1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter26 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( grp_fu_635_p2 );

    SC_METHOD(thread_output_0_V_we0);
    sensitive << ( icmp_ln120_reg_650_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_output_0_V_we1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( icmp_ln121_1_reg_770_pp0_iter26_reg );
    sensitive << ( ap_enable_reg_pp0_iter26 );

    SC_METHOD(thread_packed_weights_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( sext_ln124_fu_324_p1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_packed_weights_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_select_ln124_1_fu_280_p3);
    sensitive << ( j_0_0_reg_199 );
    sensitive << ( add_ln120_reg_659 );
    sensitive << ( icmp_ln121_reg_664 );

    SC_METHOD(thread_select_ln124_fu_264_p3);
    sensitive << ( icmp_ln121_fu_258_p2 );
    sensitive << ( ap_phi_mux_ko_0_0_phi_fu_215_p4 );

    SC_METHOD(thread_select_ln128_1_fu_572_p3);
    sensitive << ( input_1_0_V_load_reg_713 );
    sensitive << ( icmp_ln128_1_fu_550_p2 );

    SC_METHOD(thread_select_ln128_2_fu_435_p3);
    sensitive << ( input_2_0_V_load_reg_719 );
    sensitive << ( icmp_ln128_2_fu_406_p2 );

    SC_METHOD(thread_select_ln128_3_fu_501_p3);
    sensitive << ( input_3_0_V_load_reg_725 );
    sensitive << ( icmp_ln128_3_fu_472_p2 );

    SC_METHOD(thread_select_ln128_fu_366_p3);
    sensitive << ( input_0_0_V_load_reg_707 );
    sensitive << ( icmp_ln128_fu_337_p2 );

    SC_METHOD(thread_select_ln129_1_fu_579_p3);
    sensitive << ( sub_ln701_1_reg_748 );
    sensitive << ( and_ln129_1_fu_566_p2 );
    sensitive << ( select_ln128_1_fu_572_p3 );

    SC_METHOD(thread_select_ln129_2_fu_442_p3);
    sensitive << ( and_ln129_2_fu_429_p2 );
    sensitive << ( sub_ln701_2_fu_418_p2 );
    sensitive << ( select_ln128_2_fu_435_p3 );

    SC_METHOD(thread_select_ln129_3_fu_508_p3);
    sensitive << ( and_ln129_3_fu_495_p2 );
    sensitive << ( sub_ln701_3_fu_484_p2 );
    sensitive << ( select_ln128_3_fu_501_p3 );

    SC_METHOD(thread_select_ln129_fu_373_p3);
    sensitive << ( and_ln129_fu_360_p2 );
    sensitive << ( sub_ln701_fu_349_p2 );
    sensitive << ( select_ln128_fu_366_p3 );

    SC_METHOD(thread_sext_ln120_fu_236_p1);
    sensitive << ( mul_ln1148_fu_230_p2 );

    SC_METHOD(thread_sext_ln124_fu_324_p1);
    sensitive << ( add_ln124_fu_318_p2 );

    SC_METHOD(thread_sext_ln703_1_fu_594_p1);
    sensitive << ( shl_ln703_1_fu_586_p3 );

    SC_METHOD(thread_sext_ln703_2_fu_458_p1);
    sensitive << ( shl_ln703_2_fu_450_p3 );

    SC_METHOD(thread_sext_ln703_3_fu_524_p1);
    sensitive << ( shl_ln703_3_fu_516_p3 );

    SC_METHOD(thread_sext_ln703_4_fu_604_p1);
    sensitive << ( add_ln703_27_reg_753 );

    SC_METHOD(thread_sext_ln703_5_fu_613_p1);
    sensitive << ( add_ln703_28_fu_607_p2 );

    SC_METHOD(thread_sext_ln703_fu_546_p1);
    sensitive << ( shl_ln_fu_539_p3 );

    SC_METHOD(thread_shl_ln703_1_fu_586_p3);
    sensitive << ( select_ln129_1_fu_579_p3 );

    SC_METHOD(thread_shl_ln703_2_fu_450_p3);
    sensitive << ( select_ln129_2_fu_442_p3 );

    SC_METHOD(thread_shl_ln703_3_fu_516_p3);
    sensitive << ( select_ln129_3_fu_508_p3 );

    SC_METHOD(thread_shl_ln_fu_539_p3);
    sensitive << ( select_ln129_reg_737 );

    SC_METHOD(thread_sub_ln124_fu_312_p2);
    sensitive << ( zext_ln124_2_fu_297_p1 );
    sensitive << ( zext_ln124_3_fu_308_p1 );

    SC_METHOD(thread_sub_ln701_1_fu_391_p2);
    sensitive << ( input_1_0_V_load_reg_713 );

    SC_METHOD(thread_sub_ln701_2_fu_418_p2);
    sensitive << ( input_2_0_V_load_reg_719 );

    SC_METHOD(thread_sub_ln701_3_fu_484_p2);
    sensitive << ( input_3_0_V_load_reg_725 );

    SC_METHOD(thread_sub_ln701_fu_349_p2);
    sensitive << ( input_0_0_V_load_reg_707 );

    SC_METHOD(thread_tmp_56_fu_290_p3);
    sensitive << ( select_ln124_reg_669 );

    SC_METHOD(thread_tmp_57_fu_301_p3);
    sensitive << ( select_ln124_reg_669 );

    SC_METHOD(thread_trunc_ln126_4_fu_396_p4);
    sensitive << ( packed_weights_q0 );

    SC_METHOD(thread_trunc_ln126_fu_333_p1);
    sensitive << ( packed_weights_q0 );

    SC_METHOD(thread_trunc_ln_fu_462_p4);
    sensitive << ( packed_weights_q0 );

    SC_METHOD(thread_xor_ln128_1_fu_560_p2);
    sensitive << ( icmp_ln128_1_fu_550_p2 );

    SC_METHOD(thread_xor_ln128_2_fu_423_p2);
    sensitive << ( icmp_ln128_2_fu_406_p2 );

    SC_METHOD(thread_xor_ln128_3_fu_489_p2);
    sensitive << ( icmp_ln128_3_fu_472_p2 );

    SC_METHOD(thread_xor_ln128_fu_354_p2);
    sensitive << ( icmp_ln128_fu_337_p2 );

    SC_METHOD(thread_zext_ln121_fu_286_p1);
    sensitive << ( select_ln124_1_fu_280_p3 );

    SC_METHOD(thread_zext_ln124_1_fu_272_p1);
    sensitive << ( select_ln124_fu_264_p3 );

    SC_METHOD(thread_zext_ln124_2_fu_297_p1);
    sensitive << ( tmp_56_fu_290_p3 );

    SC_METHOD(thread_zext_ln124_3_fu_308_p1);
    sensitive << ( tmp_57_fu_301_p3 );

    SC_METHOD(thread_zext_ln124_fu_329_p1);
    sensitive << ( select_ln124_1_reg_696 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln120_fu_240_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_enable_reg_pp0_iter25 );
    sensitive << ( ap_enable_reg_pp0_iter26 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "00001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter11 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter12 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter13 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter14 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter15 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter16 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter17 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter18 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter19 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter20 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter21 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter22 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter23 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter24 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter25 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter26 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "linear_forward_no_mu_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_0_0_V_address0, "(port)input_0_0_V_address0");
    sc_trace(mVcdFile, input_0_0_V_ce0, "(port)input_0_0_V_ce0");
    sc_trace(mVcdFile, input_0_0_V_q0, "(port)input_0_0_V_q0");
    sc_trace(mVcdFile, input_1_0_V_address0, "(port)input_1_0_V_address0");
    sc_trace(mVcdFile, input_1_0_V_ce0, "(port)input_1_0_V_ce0");
    sc_trace(mVcdFile, input_1_0_V_q0, "(port)input_1_0_V_q0");
    sc_trace(mVcdFile, input_2_0_V_address0, "(port)input_2_0_V_address0");
    sc_trace(mVcdFile, input_2_0_V_ce0, "(port)input_2_0_V_ce0");
    sc_trace(mVcdFile, input_2_0_V_q0, "(port)input_2_0_V_q0");
    sc_trace(mVcdFile, input_3_0_V_address0, "(port)input_3_0_V_address0");
    sc_trace(mVcdFile, input_3_0_V_ce0, "(port)input_3_0_V_ce0");
    sc_trace(mVcdFile, input_3_0_V_q0, "(port)input_3_0_V_q0");
    sc_trace(mVcdFile, output_0_V_address0, "(port)output_0_V_address0");
    sc_trace(mVcdFile, output_0_V_ce0, "(port)output_0_V_ce0");
    sc_trace(mVcdFile, output_0_V_we0, "(port)output_0_V_we0");
    sc_trace(mVcdFile, output_0_V_d0, "(port)output_0_V_d0");
    sc_trace(mVcdFile, output_0_V_q0, "(port)output_0_V_q0");
    sc_trace(mVcdFile, output_0_V_address1, "(port)output_0_V_address1");
    sc_trace(mVcdFile, output_0_V_ce1, "(port)output_0_V_ce1");
    sc_trace(mVcdFile, output_0_V_we1, "(port)output_0_V_we1");
    sc_trace(mVcdFile, output_0_V_d1, "(port)output_0_V_d1");
    sc_trace(mVcdFile, scales_0_V_read, "(port)scales_0_V_read");
    sc_trace(mVcdFile, packed_weights_address0, "(port)packed_weights_address0");
    sc_trace(mVcdFile, packed_weights_ce0, "(port)packed_weights_ce0");
    sc_trace(mVcdFile, packed_weights_q0, "(port)packed_weights_q0");
    sc_trace(mVcdFile, w_scale_V, "(port)w_scale_V");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_188, "indvar_flatten_reg_188");
    sc_trace(mVcdFile, j_0_0_reg_199, "j_0_0_reg_199");
    sc_trace(mVcdFile, ko_0_0_reg_211, "ko_0_0_reg_211");
    sc_trace(mVcdFile, sext_ln120_fu_236_p1, "sext_ln120_fu_236_p1");
    sc_trace(mVcdFile, sext_ln120_reg_645, "sext_ln120_reg_645");
    sc_trace(mVcdFile, icmp_ln120_fu_240_p2, "icmp_ln120_fu_240_p2");
    sc_trace(mVcdFile, icmp_ln120_reg_650, "icmp_ln120_reg_650");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter1, "ap_block_state5_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter2, "ap_block_state8_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter3, "ap_block_state11_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage0_iter4, "ap_block_state14_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state17_pp0_stage0_iter5, "ap_block_state17_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state20_pp0_stage0_iter6, "ap_block_state20_pp0_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state23_pp0_stage0_iter7, "ap_block_state23_pp0_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state26_pp0_stage0_iter8, "ap_block_state26_pp0_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state29_pp0_stage0_iter9, "ap_block_state29_pp0_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state32_pp0_stage0_iter10, "ap_block_state32_pp0_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state35_pp0_stage0_iter11, "ap_block_state35_pp0_stage0_iter11");
    sc_trace(mVcdFile, ap_block_state38_pp0_stage0_iter12, "ap_block_state38_pp0_stage0_iter12");
    sc_trace(mVcdFile, ap_block_state41_pp0_stage0_iter13, "ap_block_state41_pp0_stage0_iter13");
    sc_trace(mVcdFile, ap_block_state44_pp0_stage0_iter14, "ap_block_state44_pp0_stage0_iter14");
    sc_trace(mVcdFile, ap_block_state47_pp0_stage0_iter15, "ap_block_state47_pp0_stage0_iter15");
    sc_trace(mVcdFile, ap_block_state50_pp0_stage0_iter16, "ap_block_state50_pp0_stage0_iter16");
    sc_trace(mVcdFile, ap_block_state53_pp0_stage0_iter17, "ap_block_state53_pp0_stage0_iter17");
    sc_trace(mVcdFile, ap_block_state56_pp0_stage0_iter18, "ap_block_state56_pp0_stage0_iter18");
    sc_trace(mVcdFile, ap_block_state59_pp0_stage0_iter19, "ap_block_state59_pp0_stage0_iter19");
    sc_trace(mVcdFile, ap_block_state62_pp0_stage0_iter20, "ap_block_state62_pp0_stage0_iter20");
    sc_trace(mVcdFile, ap_block_state65_pp0_stage0_iter21, "ap_block_state65_pp0_stage0_iter21");
    sc_trace(mVcdFile, ap_block_state68_pp0_stage0_iter22, "ap_block_state68_pp0_stage0_iter22");
    sc_trace(mVcdFile, ap_block_state71_pp0_stage0_iter23, "ap_block_state71_pp0_stage0_iter23");
    sc_trace(mVcdFile, ap_block_state74_pp0_stage0_iter24, "ap_block_state74_pp0_stage0_iter24");
    sc_trace(mVcdFile, ap_block_state77_pp0_stage0_iter25, "ap_block_state77_pp0_stage0_iter25");
    sc_trace(mVcdFile, ap_block_state80_pp0_stage0_iter26, "ap_block_state80_pp0_stage0_iter26");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln120_reg_650_pp0_iter1_reg, "icmp_ln120_reg_650_pp0_iter1_reg");
    sc_trace(mVcdFile, add_ln120_1_fu_246_p2, "add_ln120_1_fu_246_p2");
    sc_trace(mVcdFile, add_ln120_1_reg_654, "add_ln120_1_reg_654");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, add_ln120_fu_252_p2, "add_ln120_fu_252_p2");
    sc_trace(mVcdFile, add_ln120_reg_659, "add_ln120_reg_659");
    sc_trace(mVcdFile, icmp_ln121_fu_258_p2, "icmp_ln121_fu_258_p2");
    sc_trace(mVcdFile, icmp_ln121_reg_664, "icmp_ln121_reg_664");
    sc_trace(mVcdFile, select_ln124_fu_264_p3, "select_ln124_fu_264_p3");
    sc_trace(mVcdFile, select_ln124_reg_669, "select_ln124_reg_669");
    sc_trace(mVcdFile, select_ln124_1_fu_280_p3, "select_ln124_1_fu_280_p3");
    sc_trace(mVcdFile, select_ln124_1_reg_696, "select_ln124_1_reg_696");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage1_iter1, "ap_block_state6_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage1_iter2, "ap_block_state9_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage1_iter3, "ap_block_state12_pp0_stage1_iter3");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage1_iter4, "ap_block_state15_pp0_stage1_iter4");
    sc_trace(mVcdFile, ap_block_state18_pp0_stage1_iter5, "ap_block_state18_pp0_stage1_iter5");
    sc_trace(mVcdFile, ap_block_state21_pp0_stage1_iter6, "ap_block_state21_pp0_stage1_iter6");
    sc_trace(mVcdFile, ap_block_state24_pp0_stage1_iter7, "ap_block_state24_pp0_stage1_iter7");
    sc_trace(mVcdFile, ap_block_state27_pp0_stage1_iter8, "ap_block_state27_pp0_stage1_iter8");
    sc_trace(mVcdFile, ap_block_state30_pp0_stage1_iter9, "ap_block_state30_pp0_stage1_iter9");
    sc_trace(mVcdFile, ap_block_state33_pp0_stage1_iter10, "ap_block_state33_pp0_stage1_iter10");
    sc_trace(mVcdFile, ap_block_state36_pp0_stage1_iter11, "ap_block_state36_pp0_stage1_iter11");
    sc_trace(mVcdFile, ap_block_state39_pp0_stage1_iter12, "ap_block_state39_pp0_stage1_iter12");
    sc_trace(mVcdFile, ap_block_state42_pp0_stage1_iter13, "ap_block_state42_pp0_stage1_iter13");
    sc_trace(mVcdFile, ap_block_state45_pp0_stage1_iter14, "ap_block_state45_pp0_stage1_iter14");
    sc_trace(mVcdFile, ap_block_state48_pp0_stage1_iter15, "ap_block_state48_pp0_stage1_iter15");
    sc_trace(mVcdFile, ap_block_state51_pp0_stage1_iter16, "ap_block_state51_pp0_stage1_iter16");
    sc_trace(mVcdFile, ap_block_state54_pp0_stage1_iter17, "ap_block_state54_pp0_stage1_iter17");
    sc_trace(mVcdFile, ap_block_state57_pp0_stage1_iter18, "ap_block_state57_pp0_stage1_iter18");
    sc_trace(mVcdFile, ap_block_state60_pp0_stage1_iter19, "ap_block_state60_pp0_stage1_iter19");
    sc_trace(mVcdFile, ap_block_state63_pp0_stage1_iter20, "ap_block_state63_pp0_stage1_iter20");
    sc_trace(mVcdFile, ap_block_state66_pp0_stage1_iter21, "ap_block_state66_pp0_stage1_iter21");
    sc_trace(mVcdFile, ap_block_state69_pp0_stage1_iter22, "ap_block_state69_pp0_stage1_iter22");
    sc_trace(mVcdFile, ap_block_state72_pp0_stage1_iter23, "ap_block_state72_pp0_stage1_iter23");
    sc_trace(mVcdFile, ap_block_state75_pp0_stage1_iter24, "ap_block_state75_pp0_stage1_iter24");
    sc_trace(mVcdFile, ap_block_state78_pp0_stage1_iter25, "ap_block_state78_pp0_stage1_iter25");
    sc_trace(mVcdFile, ap_block_state81_pp0_stage1_iter26, "ap_block_state81_pp0_stage1_iter26");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, input_0_0_V_load_reg_707, "input_0_0_V_load_reg_707");
    sc_trace(mVcdFile, input_1_0_V_load_reg_713, "input_1_0_V_load_reg_713");
    sc_trace(mVcdFile, input_2_0_V_load_reg_719, "input_2_0_V_load_reg_719");
    sc_trace(mVcdFile, input_3_0_V_load_reg_725, "input_3_0_V_load_reg_725");
    sc_trace(mVcdFile, output_0_V_addr_reg_731, "output_0_V_addr_reg_731");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage2_iter1, "ap_block_state7_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage2_iter2, "ap_block_state10_pp0_stage2_iter2");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage2_iter3, "ap_block_state13_pp0_stage2_iter3");
    sc_trace(mVcdFile, ap_block_state16_pp0_stage2_iter4, "ap_block_state16_pp0_stage2_iter4");
    sc_trace(mVcdFile, ap_block_state19_pp0_stage2_iter5, "ap_block_state19_pp0_stage2_iter5");
    sc_trace(mVcdFile, ap_block_state22_pp0_stage2_iter6, "ap_block_state22_pp0_stage2_iter6");
    sc_trace(mVcdFile, ap_block_state25_pp0_stage2_iter7, "ap_block_state25_pp0_stage2_iter7");
    sc_trace(mVcdFile, ap_block_state28_pp0_stage2_iter8, "ap_block_state28_pp0_stage2_iter8");
    sc_trace(mVcdFile, ap_block_state31_pp0_stage2_iter9, "ap_block_state31_pp0_stage2_iter9");
    sc_trace(mVcdFile, ap_block_state34_pp0_stage2_iter10, "ap_block_state34_pp0_stage2_iter10");
    sc_trace(mVcdFile, ap_block_state37_pp0_stage2_iter11, "ap_block_state37_pp0_stage2_iter11");
    sc_trace(mVcdFile, ap_block_state40_pp0_stage2_iter12, "ap_block_state40_pp0_stage2_iter12");
    sc_trace(mVcdFile, ap_block_state43_pp0_stage2_iter13, "ap_block_state43_pp0_stage2_iter13");
    sc_trace(mVcdFile, ap_block_state46_pp0_stage2_iter14, "ap_block_state46_pp0_stage2_iter14");
    sc_trace(mVcdFile, ap_block_state49_pp0_stage2_iter15, "ap_block_state49_pp0_stage2_iter15");
    sc_trace(mVcdFile, ap_block_state52_pp0_stage2_iter16, "ap_block_state52_pp0_stage2_iter16");
    sc_trace(mVcdFile, ap_block_state55_pp0_stage2_iter17, "ap_block_state55_pp0_stage2_iter17");
    sc_trace(mVcdFile, ap_block_state58_pp0_stage2_iter18, "ap_block_state58_pp0_stage2_iter18");
    sc_trace(mVcdFile, ap_block_state61_pp0_stage2_iter19, "ap_block_state61_pp0_stage2_iter19");
    sc_trace(mVcdFile, ap_block_state64_pp0_stage2_iter20, "ap_block_state64_pp0_stage2_iter20");
    sc_trace(mVcdFile, ap_block_state67_pp0_stage2_iter21, "ap_block_state67_pp0_stage2_iter21");
    sc_trace(mVcdFile, ap_block_state70_pp0_stage2_iter22, "ap_block_state70_pp0_stage2_iter22");
    sc_trace(mVcdFile, ap_block_state73_pp0_stage2_iter23, "ap_block_state73_pp0_stage2_iter23");
    sc_trace(mVcdFile, ap_block_state76_pp0_stage2_iter24, "ap_block_state76_pp0_stage2_iter24");
    sc_trace(mVcdFile, ap_block_state79_pp0_stage2_iter25, "ap_block_state79_pp0_stage2_iter25");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter1_reg, "output_0_V_addr_reg_731_pp0_iter1_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter2_reg, "output_0_V_addr_reg_731_pp0_iter2_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter3_reg, "output_0_V_addr_reg_731_pp0_iter3_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter4_reg, "output_0_V_addr_reg_731_pp0_iter4_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter5_reg, "output_0_V_addr_reg_731_pp0_iter5_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter6_reg, "output_0_V_addr_reg_731_pp0_iter6_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter7_reg, "output_0_V_addr_reg_731_pp0_iter7_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter8_reg, "output_0_V_addr_reg_731_pp0_iter8_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter9_reg, "output_0_V_addr_reg_731_pp0_iter9_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter10_reg, "output_0_V_addr_reg_731_pp0_iter10_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter11_reg, "output_0_V_addr_reg_731_pp0_iter11_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter12_reg, "output_0_V_addr_reg_731_pp0_iter12_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter13_reg, "output_0_V_addr_reg_731_pp0_iter13_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter14_reg, "output_0_V_addr_reg_731_pp0_iter14_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter15_reg, "output_0_V_addr_reg_731_pp0_iter15_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter16_reg, "output_0_V_addr_reg_731_pp0_iter16_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter17_reg, "output_0_V_addr_reg_731_pp0_iter17_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter18_reg, "output_0_V_addr_reg_731_pp0_iter18_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter19_reg, "output_0_V_addr_reg_731_pp0_iter19_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter20_reg, "output_0_V_addr_reg_731_pp0_iter20_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter21_reg, "output_0_V_addr_reg_731_pp0_iter21_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter22_reg, "output_0_V_addr_reg_731_pp0_iter22_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter23_reg, "output_0_V_addr_reg_731_pp0_iter23_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter24_reg, "output_0_V_addr_reg_731_pp0_iter24_reg");
    sc_trace(mVcdFile, output_0_V_addr_reg_731_pp0_iter25_reg, "output_0_V_addr_reg_731_pp0_iter25_reg");
    sc_trace(mVcdFile, select_ln129_fu_373_p3, "select_ln129_fu_373_p3");
    sc_trace(mVcdFile, select_ln129_reg_737, "select_ln129_reg_737");
    sc_trace(mVcdFile, trunc_ln126_3_reg_742, "trunc_ln126_3_reg_742");
    sc_trace(mVcdFile, sub_ln701_1_fu_391_p2, "sub_ln701_1_fu_391_p2");
    sc_trace(mVcdFile, sub_ln701_1_reg_748, "sub_ln701_1_reg_748");
    sc_trace(mVcdFile, add_ln703_27_fu_528_p2, "add_ln703_27_fu_528_p2");
    sc_trace(mVcdFile, add_ln703_27_reg_753, "add_ln703_27_reg_753");
    sc_trace(mVcdFile, add_ln121_fu_534_p2, "add_ln121_fu_534_p2");
    sc_trace(mVcdFile, add_ln121_reg_758, "add_ln121_reg_758");
    sc_trace(mVcdFile, add_ln703_29_fu_617_p2, "add_ln703_29_fu_617_p2");
    sc_trace(mVcdFile, add_ln703_29_reg_764, "add_ln703_29_reg_764");
    sc_trace(mVcdFile, icmp_ln121_1_fu_623_p2, "icmp_ln121_1_fu_623_p2");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770, "icmp_ln121_1_reg_770");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter2_reg, "icmp_ln121_1_reg_770_pp0_iter2_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter3_reg, "icmp_ln121_1_reg_770_pp0_iter3_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter4_reg, "icmp_ln121_1_reg_770_pp0_iter4_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter5_reg, "icmp_ln121_1_reg_770_pp0_iter5_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter6_reg, "icmp_ln121_1_reg_770_pp0_iter6_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter7_reg, "icmp_ln121_1_reg_770_pp0_iter7_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter8_reg, "icmp_ln121_1_reg_770_pp0_iter8_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter9_reg, "icmp_ln121_1_reg_770_pp0_iter9_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter10_reg, "icmp_ln121_1_reg_770_pp0_iter10_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter11_reg, "icmp_ln121_1_reg_770_pp0_iter11_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter12_reg, "icmp_ln121_1_reg_770_pp0_iter12_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter13_reg, "icmp_ln121_1_reg_770_pp0_iter13_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter14_reg, "icmp_ln121_1_reg_770_pp0_iter14_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter15_reg, "icmp_ln121_1_reg_770_pp0_iter15_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter16_reg, "icmp_ln121_1_reg_770_pp0_iter16_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter17_reg, "icmp_ln121_1_reg_770_pp0_iter17_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter18_reg, "icmp_ln121_1_reg_770_pp0_iter18_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter19_reg, "icmp_ln121_1_reg_770_pp0_iter19_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter20_reg, "icmp_ln121_1_reg_770_pp0_iter20_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter21_reg, "icmp_ln121_1_reg_770_pp0_iter21_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter22_reg, "icmp_ln121_1_reg_770_pp0_iter22_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter23_reg, "icmp_ln121_1_reg_770_pp0_iter23_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter24_reg, "icmp_ln121_1_reg_770_pp0_iter24_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter25_reg, "icmp_ln121_1_reg_770_pp0_iter25_reg");
    sc_trace(mVcdFile, icmp_ln121_1_reg_770_pp0_iter26_reg, "icmp_ln121_1_reg_770_pp0_iter26_reg");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter8, "ap_enable_reg_pp0_iter8");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter9, "ap_enable_reg_pp0_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter10, "ap_enable_reg_pp0_iter10");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter11, "ap_enable_reg_pp0_iter11");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter12, "ap_enable_reg_pp0_iter12");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter13, "ap_enable_reg_pp0_iter13");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter14, "ap_enable_reg_pp0_iter14");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter15, "ap_enable_reg_pp0_iter15");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter16, "ap_enable_reg_pp0_iter16");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter17, "ap_enable_reg_pp0_iter17");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter18, "ap_enable_reg_pp0_iter18");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter19, "ap_enable_reg_pp0_iter19");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter20, "ap_enable_reg_pp0_iter20");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter21, "ap_enable_reg_pp0_iter21");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter22, "ap_enable_reg_pp0_iter22");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter23, "ap_enable_reg_pp0_iter23");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter24, "ap_enable_reg_pp0_iter24");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter25, "ap_enable_reg_pp0_iter25");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter26, "ap_enable_reg_pp0_iter26");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_192_p4, "ap_phi_mux_indvar_flatten_phi_fu_192_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_j_0_0_phi_fu_203_p4, "ap_phi_mux_j_0_0_phi_fu_203_p4");
    sc_trace(mVcdFile, ap_phi_mux_ko_0_0_phi_fu_215_p4, "ap_phi_mux_ko_0_0_phi_fu_215_p4");
    sc_trace(mVcdFile, zext_ln124_1_fu_272_p1, "zext_ln124_1_fu_272_p1");
    sc_trace(mVcdFile, sext_ln124_fu_324_p1, "sext_ln124_fu_324_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln124_fu_329_p1, "zext_ln124_fu_329_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, mul_ln1148_fu_230_p0, "mul_ln1148_fu_230_p0");
    sc_trace(mVcdFile, mul_ln1148_fu_230_p1, "mul_ln1148_fu_230_p1");
    sc_trace(mVcdFile, mul_ln1148_fu_230_p2, "mul_ln1148_fu_230_p2");
    sc_trace(mVcdFile, tmp_56_fu_290_p3, "tmp_56_fu_290_p3");
    sc_trace(mVcdFile, tmp_57_fu_301_p3, "tmp_57_fu_301_p3");
    sc_trace(mVcdFile, zext_ln124_2_fu_297_p1, "zext_ln124_2_fu_297_p1");
    sc_trace(mVcdFile, zext_ln124_3_fu_308_p1, "zext_ln124_3_fu_308_p1");
    sc_trace(mVcdFile, zext_ln121_fu_286_p1, "zext_ln121_fu_286_p1");
    sc_trace(mVcdFile, sub_ln124_fu_312_p2, "sub_ln124_fu_312_p2");
    sc_trace(mVcdFile, add_ln124_fu_318_p2, "add_ln124_fu_318_p2");
    sc_trace(mVcdFile, trunc_ln126_fu_333_p1, "trunc_ln126_fu_333_p1");
    sc_trace(mVcdFile, icmp_ln128_fu_337_p2, "icmp_ln128_fu_337_p2");
    sc_trace(mVcdFile, icmp_ln129_fu_343_p2, "icmp_ln129_fu_343_p2");
    sc_trace(mVcdFile, xor_ln128_fu_354_p2, "xor_ln128_fu_354_p2");
    sc_trace(mVcdFile, and_ln129_fu_360_p2, "and_ln129_fu_360_p2");
    sc_trace(mVcdFile, sub_ln701_fu_349_p2, "sub_ln701_fu_349_p2");
    sc_trace(mVcdFile, select_ln128_fu_366_p3, "select_ln128_fu_366_p3");
    sc_trace(mVcdFile, trunc_ln126_4_fu_396_p4, "trunc_ln126_4_fu_396_p4");
    sc_trace(mVcdFile, icmp_ln128_2_fu_406_p2, "icmp_ln128_2_fu_406_p2");
    sc_trace(mVcdFile, icmp_ln129_2_fu_412_p2, "icmp_ln129_2_fu_412_p2");
    sc_trace(mVcdFile, xor_ln128_2_fu_423_p2, "xor_ln128_2_fu_423_p2");
    sc_trace(mVcdFile, and_ln129_2_fu_429_p2, "and_ln129_2_fu_429_p2");
    sc_trace(mVcdFile, sub_ln701_2_fu_418_p2, "sub_ln701_2_fu_418_p2");
    sc_trace(mVcdFile, select_ln128_2_fu_435_p3, "select_ln128_2_fu_435_p3");
    sc_trace(mVcdFile, select_ln129_2_fu_442_p3, "select_ln129_2_fu_442_p3");
    sc_trace(mVcdFile, shl_ln703_2_fu_450_p3, "shl_ln703_2_fu_450_p3");
    sc_trace(mVcdFile, trunc_ln_fu_462_p4, "trunc_ln_fu_462_p4");
    sc_trace(mVcdFile, icmp_ln128_3_fu_472_p2, "icmp_ln128_3_fu_472_p2");
    sc_trace(mVcdFile, icmp_ln129_3_fu_478_p2, "icmp_ln129_3_fu_478_p2");
    sc_trace(mVcdFile, xor_ln128_3_fu_489_p2, "xor_ln128_3_fu_489_p2");
    sc_trace(mVcdFile, and_ln129_3_fu_495_p2, "and_ln129_3_fu_495_p2");
    sc_trace(mVcdFile, sub_ln701_3_fu_484_p2, "sub_ln701_3_fu_484_p2");
    sc_trace(mVcdFile, select_ln128_3_fu_501_p3, "select_ln128_3_fu_501_p3");
    sc_trace(mVcdFile, select_ln129_3_fu_508_p3, "select_ln129_3_fu_508_p3");
    sc_trace(mVcdFile, shl_ln703_3_fu_516_p3, "shl_ln703_3_fu_516_p3");
    sc_trace(mVcdFile, sext_ln703_2_fu_458_p1, "sext_ln703_2_fu_458_p1");
    sc_trace(mVcdFile, sext_ln703_3_fu_524_p1, "sext_ln703_3_fu_524_p1");
    sc_trace(mVcdFile, shl_ln_fu_539_p3, "shl_ln_fu_539_p3");
    sc_trace(mVcdFile, icmp_ln128_1_fu_550_p2, "icmp_ln128_1_fu_550_p2");
    sc_trace(mVcdFile, icmp_ln129_1_fu_555_p2, "icmp_ln129_1_fu_555_p2");
    sc_trace(mVcdFile, xor_ln128_1_fu_560_p2, "xor_ln128_1_fu_560_p2");
    sc_trace(mVcdFile, and_ln129_1_fu_566_p2, "and_ln129_1_fu_566_p2");
    sc_trace(mVcdFile, select_ln128_1_fu_572_p3, "select_ln128_1_fu_572_p3");
    sc_trace(mVcdFile, select_ln129_1_fu_579_p3, "select_ln129_1_fu_579_p3");
    sc_trace(mVcdFile, shl_ln703_1_fu_586_p3, "shl_ln703_1_fu_586_p3");
    sc_trace(mVcdFile, sext_ln703_fu_546_p1, "sext_ln703_fu_546_p1");
    sc_trace(mVcdFile, sext_ln703_4_fu_604_p1, "sext_ln703_4_fu_604_p1");
    sc_trace(mVcdFile, sext_ln703_1_fu_594_p1, "sext_ln703_1_fu_594_p1");
    sc_trace(mVcdFile, add_ln703_28_fu_607_p2, "add_ln703_28_fu_607_p2");
    sc_trace(mVcdFile, sext_ln703_5_fu_613_p1, "sext_ln703_5_fu_613_p1");
    sc_trace(mVcdFile, add_ln703_fu_598_p2, "add_ln703_fu_598_p2");
    sc_trace(mVcdFile, grp_fu_635_p0, "grp_fu_635_p0");
    sc_trace(mVcdFile, grp_fu_635_p1, "grp_fu_635_p1");
    sc_trace(mVcdFile, grp_fu_635_p2, "grp_fu_635_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state82, "ap_CS_fsm_state82");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, mul_ln1148_fu_230_p00, "mul_ln1148_fu_230_p00");
#endif

    }
}

linear_forward_no_mu::~linear_forward_no_mu() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete dut_sdiv_72ns_61sfYi_U18;
}

void linear_forward_no_mu::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void linear_forward_no_mu::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter10 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter10 = ap_enable_reg_pp0_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter11 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter11 = ap_enable_reg_pp0_iter10.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter12 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter12 = ap_enable_reg_pp0_iter11.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter13 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter13 = ap_enable_reg_pp0_iter12.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter14 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter14 = ap_enable_reg_pp0_iter13.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter15 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter15 = ap_enable_reg_pp0_iter14.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter16 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter16 = ap_enable_reg_pp0_iter15.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter17 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter17 = ap_enable_reg_pp0_iter16.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter18 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter18 = ap_enable_reg_pp0_iter17.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter19 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter19 = ap_enable_reg_pp0_iter18.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter20 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter20 = ap_enable_reg_pp0_iter19.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter21 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter21 = ap_enable_reg_pp0_iter20.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter22 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter22 = ap_enable_reg_pp0_iter21.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter23 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter23 = ap_enable_reg_pp0_iter22.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter24 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter24 = ap_enable_reg_pp0_iter23.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter25 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter25 = ap_enable_reg_pp0_iter24.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter26 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter26 = ap_enable_reg_pp0_iter25.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter26 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter8 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter8 = ap_enable_reg_pp0_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter9 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter9 = ap_enable_reg_pp0_iter8.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        indvar_flatten_reg_188 = add_ln120_1_reg_654.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_188 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        j_0_0_reg_199 = select_ln124_1_reg_696.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        j_0_0_reg_199 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        ko_0_0_reg_211 = add_ln121_reg_758.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        ko_0_0_reg_211 = ap_const_lv3_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln120_1_reg_654 = add_ln120_1_fu_246_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln120_fu_240_p2.read(), ap_const_lv1_0))) {
        add_ln120_reg_659 = add_ln120_fu_252_p2.read();
        icmp_ln121_reg_664 = icmp_ln121_fu_258_p2.read();
        select_ln124_reg_669 = select_ln124_fu_264_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        add_ln121_reg_758 = add_ln121_fu_534_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        add_ln703_27_reg_753 = add_ln703_27_fu_528_p2.read();
        output_0_V_addr_reg_731 =  (sc_lv<5>) (zext_ln124_fu_329_p1.read());
        select_ln129_reg_737 = select_ln129_fu_373_p3.read();
        sub_ln701_1_reg_748 = sub_ln701_1_fu_391_p2.read();
        trunc_ln126_3_reg_742 = packed_weights_q0.read().range(3, 2);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0))) {
        add_ln703_29_reg_764 = add_ln703_29_fu_617_p2.read();
        icmp_ln121_1_reg_770 = icmp_ln121_1_fu_623_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln120_reg_650 = icmp_ln120_fu_240_p2.read();
        icmp_ln120_reg_650_pp0_iter1_reg = icmp_ln120_reg_650.read();
        icmp_ln121_1_reg_770_pp0_iter10_reg = icmp_ln121_1_reg_770_pp0_iter9_reg.read();
        icmp_ln121_1_reg_770_pp0_iter11_reg = icmp_ln121_1_reg_770_pp0_iter10_reg.read();
        icmp_ln121_1_reg_770_pp0_iter12_reg = icmp_ln121_1_reg_770_pp0_iter11_reg.read();
        icmp_ln121_1_reg_770_pp0_iter13_reg = icmp_ln121_1_reg_770_pp0_iter12_reg.read();
        icmp_ln121_1_reg_770_pp0_iter14_reg = icmp_ln121_1_reg_770_pp0_iter13_reg.read();
        icmp_ln121_1_reg_770_pp0_iter15_reg = icmp_ln121_1_reg_770_pp0_iter14_reg.read();
        icmp_ln121_1_reg_770_pp0_iter16_reg = icmp_ln121_1_reg_770_pp0_iter15_reg.read();
        icmp_ln121_1_reg_770_pp0_iter17_reg = icmp_ln121_1_reg_770_pp0_iter16_reg.read();
        icmp_ln121_1_reg_770_pp0_iter18_reg = icmp_ln121_1_reg_770_pp0_iter17_reg.read();
        icmp_ln121_1_reg_770_pp0_iter19_reg = icmp_ln121_1_reg_770_pp0_iter18_reg.read();
        icmp_ln121_1_reg_770_pp0_iter20_reg = icmp_ln121_1_reg_770_pp0_iter19_reg.read();
        icmp_ln121_1_reg_770_pp0_iter21_reg = icmp_ln121_1_reg_770_pp0_iter20_reg.read();
        icmp_ln121_1_reg_770_pp0_iter22_reg = icmp_ln121_1_reg_770_pp0_iter21_reg.read();
        icmp_ln121_1_reg_770_pp0_iter23_reg = icmp_ln121_1_reg_770_pp0_iter22_reg.read();
        icmp_ln121_1_reg_770_pp0_iter24_reg = icmp_ln121_1_reg_770_pp0_iter23_reg.read();
        icmp_ln121_1_reg_770_pp0_iter25_reg = icmp_ln121_1_reg_770_pp0_iter24_reg.read();
        icmp_ln121_1_reg_770_pp0_iter26_reg = icmp_ln121_1_reg_770_pp0_iter25_reg.read();
        icmp_ln121_1_reg_770_pp0_iter2_reg = icmp_ln121_1_reg_770.read();
        icmp_ln121_1_reg_770_pp0_iter3_reg = icmp_ln121_1_reg_770_pp0_iter2_reg.read();
        icmp_ln121_1_reg_770_pp0_iter4_reg = icmp_ln121_1_reg_770_pp0_iter3_reg.read();
        icmp_ln121_1_reg_770_pp0_iter5_reg = icmp_ln121_1_reg_770_pp0_iter4_reg.read();
        icmp_ln121_1_reg_770_pp0_iter6_reg = icmp_ln121_1_reg_770_pp0_iter5_reg.read();
        icmp_ln121_1_reg_770_pp0_iter7_reg = icmp_ln121_1_reg_770_pp0_iter6_reg.read();
        icmp_ln121_1_reg_770_pp0_iter8_reg = icmp_ln121_1_reg_770_pp0_iter7_reg.read();
        icmp_ln121_1_reg_770_pp0_iter9_reg = icmp_ln121_1_reg_770_pp0_iter8_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0))) {
        input_0_0_V_load_reg_707 = input_0_0_V_q0.read();
        input_1_0_V_load_reg_713 = input_1_0_V_q0.read();
        input_2_0_V_load_reg_719 = input_2_0_V_q0.read();
        input_3_0_V_load_reg_725 = input_3_0_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        output_0_V_addr_reg_731_pp0_iter10_reg = output_0_V_addr_reg_731_pp0_iter9_reg.read();
        output_0_V_addr_reg_731_pp0_iter11_reg = output_0_V_addr_reg_731_pp0_iter10_reg.read();
        output_0_V_addr_reg_731_pp0_iter12_reg = output_0_V_addr_reg_731_pp0_iter11_reg.read();
        output_0_V_addr_reg_731_pp0_iter13_reg = output_0_V_addr_reg_731_pp0_iter12_reg.read();
        output_0_V_addr_reg_731_pp0_iter14_reg = output_0_V_addr_reg_731_pp0_iter13_reg.read();
        output_0_V_addr_reg_731_pp0_iter15_reg = output_0_V_addr_reg_731_pp0_iter14_reg.read();
        output_0_V_addr_reg_731_pp0_iter16_reg = output_0_V_addr_reg_731_pp0_iter15_reg.read();
        output_0_V_addr_reg_731_pp0_iter17_reg = output_0_V_addr_reg_731_pp0_iter16_reg.read();
        output_0_V_addr_reg_731_pp0_iter18_reg = output_0_V_addr_reg_731_pp0_iter17_reg.read();
        output_0_V_addr_reg_731_pp0_iter19_reg = output_0_V_addr_reg_731_pp0_iter18_reg.read();
        output_0_V_addr_reg_731_pp0_iter1_reg = output_0_V_addr_reg_731.read();
        output_0_V_addr_reg_731_pp0_iter20_reg = output_0_V_addr_reg_731_pp0_iter19_reg.read();
        output_0_V_addr_reg_731_pp0_iter21_reg = output_0_V_addr_reg_731_pp0_iter20_reg.read();
        output_0_V_addr_reg_731_pp0_iter22_reg = output_0_V_addr_reg_731_pp0_iter21_reg.read();
        output_0_V_addr_reg_731_pp0_iter23_reg = output_0_V_addr_reg_731_pp0_iter22_reg.read();
        output_0_V_addr_reg_731_pp0_iter24_reg = output_0_V_addr_reg_731_pp0_iter23_reg.read();
        output_0_V_addr_reg_731_pp0_iter25_reg = output_0_V_addr_reg_731_pp0_iter24_reg.read();
        output_0_V_addr_reg_731_pp0_iter2_reg = output_0_V_addr_reg_731_pp0_iter1_reg.read();
        output_0_V_addr_reg_731_pp0_iter3_reg = output_0_V_addr_reg_731_pp0_iter2_reg.read();
        output_0_V_addr_reg_731_pp0_iter4_reg = output_0_V_addr_reg_731_pp0_iter3_reg.read();
        output_0_V_addr_reg_731_pp0_iter5_reg = output_0_V_addr_reg_731_pp0_iter4_reg.read();
        output_0_V_addr_reg_731_pp0_iter6_reg = output_0_V_addr_reg_731_pp0_iter5_reg.read();
        output_0_V_addr_reg_731_pp0_iter7_reg = output_0_V_addr_reg_731_pp0_iter6_reg.read();
        output_0_V_addr_reg_731_pp0_iter8_reg = output_0_V_addr_reg_731_pp0_iter7_reg.read();
        output_0_V_addr_reg_731_pp0_iter9_reg = output_0_V_addr_reg_731_pp0_iter8_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0))) {
        select_ln124_1_reg_696 = select_ln124_1_fu_280_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        sext_ln120_reg_645 = sext_ln120_fu_236_p1.read();
    }
}

void linear_forward_no_mu::thread_add_ln120_1_fu_246_p2() {
    add_ln120_1_fu_246_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_192_p4.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(ap_phi_mux_indvar_flatten_phi_fu_192_p4.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void linear_forward_no_mu::thread_add_ln120_fu_252_p2() {
    add_ln120_fu_252_p2 = (!ap_const_lv5_1.is_01() || !ap_phi_mux_j_0_0_phi_fu_203_p4.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(ap_phi_mux_j_0_0_phi_fu_203_p4.read()));
}

void linear_forward_no_mu::thread_add_ln121_fu_534_p2() {
    add_ln121_fu_534_p2 = (!ap_const_lv3_1.is_01() || !select_ln124_reg_669.read().is_01())? sc_lv<3>(): (sc_biguint<3>(ap_const_lv3_1) + sc_biguint<3>(select_ln124_reg_669.read()));
}

void linear_forward_no_mu::thread_add_ln124_fu_318_p2() {
    add_ln124_fu_318_p2 = (!zext_ln121_fu_286_p1.read().is_01() || !sub_ln124_fu_312_p2.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln121_fu_286_p1.read()) + sc_biguint<9>(sub_ln124_fu_312_p2.read()));
}

void linear_forward_no_mu::thread_add_ln703_27_fu_528_p2() {
    add_ln703_27_fu_528_p2 = (!sext_ln703_2_fu_458_p1.read().is_01() || !sext_ln703_3_fu_524_p1.read().is_01())? sc_lv<25>(): (sc_bigint<25>(sext_ln703_2_fu_458_p1.read()) + sc_bigint<25>(sext_ln703_3_fu_524_p1.read()));
}

void linear_forward_no_mu::thread_add_ln703_28_fu_607_p2() {
    add_ln703_28_fu_607_p2 = (!sext_ln703_4_fu_604_p1.read().is_01() || !sext_ln703_1_fu_594_p1.read().is_01())? sc_lv<26>(): (sc_bigint<26>(sext_ln703_4_fu_604_p1.read()) + sc_bigint<26>(sext_ln703_1_fu_594_p1.read()));
}

void linear_forward_no_mu::thread_add_ln703_29_fu_617_p2() {
    add_ln703_29_fu_617_p2 = (!sext_ln703_5_fu_613_p1.read().is_01() || !add_ln703_fu_598_p2.read().is_01())? sc_lv<40>(): (sc_bigint<40>(sext_ln703_5_fu_613_p1.read()) + sc_biguint<40>(add_ln703_fu_598_p2.read()));
}

void linear_forward_no_mu::thread_add_ln703_fu_598_p2() {
    add_ln703_fu_598_p2 = (!output_0_V_q0.read().is_01() || !sext_ln703_fu_546_p1.read().is_01())? sc_lv<40>(): (sc_biguint<40>(output_0_V_q0.read()) + sc_bigint<40>(sext_ln703_fu_546_p1.read()));
}

void linear_forward_no_mu::thread_and_ln129_1_fu_566_p2() {
    and_ln129_1_fu_566_p2 = (icmp_ln129_1_fu_555_p2.read() & xor_ln128_1_fu_560_p2.read());
}

void linear_forward_no_mu::thread_and_ln129_2_fu_429_p2() {
    and_ln129_2_fu_429_p2 = (icmp_ln129_2_fu_412_p2.read() & xor_ln128_2_fu_423_p2.read());
}

void linear_forward_no_mu::thread_and_ln129_3_fu_495_p2() {
    and_ln129_3_fu_495_p2 = (icmp_ln129_3_fu_478_p2.read() & xor_ln128_3_fu_489_p2.read());
}

void linear_forward_no_mu::thread_and_ln129_fu_360_p2() {
    and_ln129_fu_360_p2 = (icmp_ln129_fu_343_p2.read() & xor_ln128_fu_354_p2.read());
}

void linear_forward_no_mu::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void linear_forward_no_mu::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void linear_forward_no_mu::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void linear_forward_no_mu::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void linear_forward_no_mu::thread_ap_CS_fsm_state82() {
    ap_CS_fsm_state82 = ap_CS_fsm.read()[4];
}

void linear_forward_no_mu::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state10_pp0_stage2_iter2() {
    ap_block_state10_pp0_stage2_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state11_pp0_stage0_iter3() {
    ap_block_state11_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state12_pp0_stage1_iter3() {
    ap_block_state12_pp0_stage1_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state13_pp0_stage2_iter3() {
    ap_block_state13_pp0_stage2_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state14_pp0_stage0_iter4() {
    ap_block_state14_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state15_pp0_stage1_iter4() {
    ap_block_state15_pp0_stage1_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state16_pp0_stage2_iter4() {
    ap_block_state16_pp0_stage2_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state17_pp0_stage0_iter5() {
    ap_block_state17_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state18_pp0_stage1_iter5() {
    ap_block_state18_pp0_stage1_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state19_pp0_stage2_iter5() {
    ap_block_state19_pp0_stage2_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state20_pp0_stage0_iter6() {
    ap_block_state20_pp0_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state21_pp0_stage1_iter6() {
    ap_block_state21_pp0_stage1_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state22_pp0_stage2_iter6() {
    ap_block_state22_pp0_stage2_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state23_pp0_stage0_iter7() {
    ap_block_state23_pp0_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state24_pp0_stage1_iter7() {
    ap_block_state24_pp0_stage1_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state25_pp0_stage2_iter7() {
    ap_block_state25_pp0_stage2_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state26_pp0_stage0_iter8() {
    ap_block_state26_pp0_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state27_pp0_stage1_iter8() {
    ap_block_state27_pp0_stage1_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state28_pp0_stage2_iter8() {
    ap_block_state28_pp0_stage2_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state29_pp0_stage0_iter9() {
    ap_block_state29_pp0_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state30_pp0_stage1_iter9() {
    ap_block_state30_pp0_stage1_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state31_pp0_stage2_iter9() {
    ap_block_state31_pp0_stage2_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state32_pp0_stage0_iter10() {
    ap_block_state32_pp0_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state33_pp0_stage1_iter10() {
    ap_block_state33_pp0_stage1_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state34_pp0_stage2_iter10() {
    ap_block_state34_pp0_stage2_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state35_pp0_stage0_iter11() {
    ap_block_state35_pp0_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state36_pp0_stage1_iter11() {
    ap_block_state36_pp0_stage1_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state37_pp0_stage2_iter11() {
    ap_block_state37_pp0_stage2_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state38_pp0_stage0_iter12() {
    ap_block_state38_pp0_stage0_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state39_pp0_stage1_iter12() {
    ap_block_state39_pp0_stage1_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state40_pp0_stage2_iter12() {
    ap_block_state40_pp0_stage2_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state41_pp0_stage0_iter13() {
    ap_block_state41_pp0_stage0_iter13 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state42_pp0_stage1_iter13() {
    ap_block_state42_pp0_stage1_iter13 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state43_pp0_stage2_iter13() {
    ap_block_state43_pp0_stage2_iter13 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state44_pp0_stage0_iter14() {
    ap_block_state44_pp0_stage0_iter14 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state45_pp0_stage1_iter14() {
    ap_block_state45_pp0_stage1_iter14 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state46_pp0_stage2_iter14() {
    ap_block_state46_pp0_stage2_iter14 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state47_pp0_stage0_iter15() {
    ap_block_state47_pp0_stage0_iter15 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state48_pp0_stage1_iter15() {
    ap_block_state48_pp0_stage1_iter15 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state49_pp0_stage2_iter15() {
    ap_block_state49_pp0_stage2_iter15 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state50_pp0_stage0_iter16() {
    ap_block_state50_pp0_stage0_iter16 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state51_pp0_stage1_iter16() {
    ap_block_state51_pp0_stage1_iter16 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state52_pp0_stage2_iter16() {
    ap_block_state52_pp0_stage2_iter16 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state53_pp0_stage0_iter17() {
    ap_block_state53_pp0_stage0_iter17 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state54_pp0_stage1_iter17() {
    ap_block_state54_pp0_stage1_iter17 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state55_pp0_stage2_iter17() {
    ap_block_state55_pp0_stage2_iter17 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state56_pp0_stage0_iter18() {
    ap_block_state56_pp0_stage0_iter18 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state57_pp0_stage1_iter18() {
    ap_block_state57_pp0_stage1_iter18 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state58_pp0_stage2_iter18() {
    ap_block_state58_pp0_stage2_iter18 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state59_pp0_stage0_iter19() {
    ap_block_state59_pp0_stage0_iter19 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state5_pp0_stage0_iter1() {
    ap_block_state5_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state60_pp0_stage1_iter19() {
    ap_block_state60_pp0_stage1_iter19 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state61_pp0_stage2_iter19() {
    ap_block_state61_pp0_stage2_iter19 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state62_pp0_stage0_iter20() {
    ap_block_state62_pp0_stage0_iter20 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state63_pp0_stage1_iter20() {
    ap_block_state63_pp0_stage1_iter20 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state64_pp0_stage2_iter20() {
    ap_block_state64_pp0_stage2_iter20 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state65_pp0_stage0_iter21() {
    ap_block_state65_pp0_stage0_iter21 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state66_pp0_stage1_iter21() {
    ap_block_state66_pp0_stage1_iter21 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state67_pp0_stage2_iter21() {
    ap_block_state67_pp0_stage2_iter21 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state68_pp0_stage0_iter22() {
    ap_block_state68_pp0_stage0_iter22 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state69_pp0_stage1_iter22() {
    ap_block_state69_pp0_stage1_iter22 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state6_pp0_stage1_iter1() {
    ap_block_state6_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state70_pp0_stage2_iter22() {
    ap_block_state70_pp0_stage2_iter22 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state71_pp0_stage0_iter23() {
    ap_block_state71_pp0_stage0_iter23 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state72_pp0_stage1_iter23() {
    ap_block_state72_pp0_stage1_iter23 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state73_pp0_stage2_iter23() {
    ap_block_state73_pp0_stage2_iter23 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state74_pp0_stage0_iter24() {
    ap_block_state74_pp0_stage0_iter24 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state75_pp0_stage1_iter24() {
    ap_block_state75_pp0_stage1_iter24 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state76_pp0_stage2_iter24() {
    ap_block_state76_pp0_stage2_iter24 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state77_pp0_stage0_iter25() {
    ap_block_state77_pp0_stage0_iter25 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state78_pp0_stage1_iter25() {
    ap_block_state78_pp0_stage1_iter25 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state79_pp0_stage2_iter25() {
    ap_block_state79_pp0_stage2_iter25 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state7_pp0_stage2_iter1() {
    ap_block_state7_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state80_pp0_stage0_iter26() {
    ap_block_state80_pp0_stage0_iter26 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state81_pp0_stage1_iter26() {
    ap_block_state81_pp0_stage1_iter26 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state8_pp0_stage0_iter2() {
    ap_block_state8_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_block_state9_pp0_stage1_iter2() {
    ap_block_state9_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void linear_forward_no_mu::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln120_fu_240_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state82.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void linear_forward_no_mu::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter13.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter14.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter15.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter16.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter17.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter18.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter19.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter20.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter21.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter22.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter23.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter24.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter25.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter26.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_ap_phi_mux_indvar_flatten_phi_fu_192_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_192_p4 = add_ln120_1_reg_654.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_192_p4 = indvar_flatten_reg_188.read();
    }
}

void linear_forward_no_mu::thread_ap_phi_mux_j_0_0_phi_fu_203_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_j_0_0_phi_fu_203_p4 = select_ln124_1_reg_696.read();
    } else {
        ap_phi_mux_j_0_0_phi_fu_203_p4 = j_0_0_reg_199.read();
    }
}

void linear_forward_no_mu::thread_ap_phi_mux_ko_0_0_phi_fu_215_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln120_reg_650.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_ko_0_0_phi_fu_215_p4 = add_ln121_reg_758.read();
    } else {
        ap_phi_mux_ko_0_0_phi_fu_215_p4 = ko_0_0_reg_211.read();
    }
}

void linear_forward_no_mu::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state82.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_grp_fu_635_p0() {
    grp_fu_635_p0 = esl_concat<40,32>(add_ln703_29_reg_764.read(), ap_const_lv32_0);
}

void linear_forward_no_mu::thread_grp_fu_635_p1() {
    grp_fu_635_p1 =  (sc_lv<61>) (sext_ln120_reg_645.read());
}

void linear_forward_no_mu::thread_icmp_ln120_fu_240_p2() {
    icmp_ln120_fu_240_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_192_p4.read().is_01() || !ap_const_lv8_90.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_192_p4.read() == ap_const_lv8_90);
}

void linear_forward_no_mu::thread_icmp_ln121_1_fu_623_p2() {
    icmp_ln121_1_fu_623_p2 = (!add_ln121_reg_758.read().is_01() || !ap_const_lv3_6.is_01())? sc_lv<1>(): sc_lv<1>(add_ln121_reg_758.read() == ap_const_lv3_6);
}

void linear_forward_no_mu::thread_icmp_ln121_fu_258_p2() {
    icmp_ln121_fu_258_p2 = (!ap_phi_mux_ko_0_0_phi_fu_215_p4.read().is_01() || !ap_const_lv3_6.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_ko_0_0_phi_fu_215_p4.read() == ap_const_lv3_6);
}

void linear_forward_no_mu::thread_icmp_ln128_1_fu_550_p2() {
    icmp_ln128_1_fu_550_p2 = (!trunc_ln126_3_reg_742.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln126_3_reg_742.read() == ap_const_lv2_1);
}

void linear_forward_no_mu::thread_icmp_ln128_2_fu_406_p2() {
    icmp_ln128_2_fu_406_p2 = (!trunc_ln126_4_fu_396_p4.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln126_4_fu_396_p4.read() == ap_const_lv2_1);
}

void linear_forward_no_mu::thread_icmp_ln128_3_fu_472_p2() {
    icmp_ln128_3_fu_472_p2 = (!trunc_ln_fu_462_p4.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln_fu_462_p4.read() == ap_const_lv2_1);
}

void linear_forward_no_mu::thread_icmp_ln128_fu_337_p2() {
    icmp_ln128_fu_337_p2 = (!trunc_ln126_fu_333_p1.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln126_fu_333_p1.read() == ap_const_lv2_1);
}

void linear_forward_no_mu::thread_icmp_ln129_1_fu_555_p2() {
    icmp_ln129_1_fu_555_p2 = (!trunc_ln126_3_reg_742.read().is_01() || !ap_const_lv2_2.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln126_3_reg_742.read() == ap_const_lv2_2);
}

void linear_forward_no_mu::thread_icmp_ln129_2_fu_412_p2() {
    icmp_ln129_2_fu_412_p2 = (!trunc_ln126_4_fu_396_p4.read().is_01() || !ap_const_lv2_2.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln126_4_fu_396_p4.read() == ap_const_lv2_2);
}

void linear_forward_no_mu::thread_icmp_ln129_3_fu_478_p2() {
    icmp_ln129_3_fu_478_p2 = (!trunc_ln_fu_462_p4.read().is_01() || !ap_const_lv2_2.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln_fu_462_p4.read() == ap_const_lv2_2);
}

void linear_forward_no_mu::thread_icmp_ln129_fu_343_p2() {
    icmp_ln129_fu_343_p2 = (!trunc_ln126_fu_333_p1.read().is_01() || !ap_const_lv2_2.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln126_fu_333_p1.read() == ap_const_lv2_2);
}

void linear_forward_no_mu::thread_input_0_0_V_address0() {
    input_0_0_V_address0 =  (sc_lv<3>) (zext_ln124_1_fu_272_p1.read());
}

void linear_forward_no_mu::thread_input_0_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        input_0_0_V_ce0 = ap_const_logic_1;
    } else {
        input_0_0_V_ce0 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_input_1_0_V_address0() {
    input_1_0_V_address0 =  (sc_lv<3>) (zext_ln124_1_fu_272_p1.read());
}

void linear_forward_no_mu::thread_input_1_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        input_1_0_V_ce0 = ap_const_logic_1;
    } else {
        input_1_0_V_ce0 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_input_2_0_V_address0() {
    input_2_0_V_address0 =  (sc_lv<3>) (zext_ln124_1_fu_272_p1.read());
}

void linear_forward_no_mu::thread_input_2_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        input_2_0_V_ce0 = ap_const_logic_1;
    } else {
        input_2_0_V_ce0 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_input_3_0_V_address0() {
    input_3_0_V_address0 =  (sc_lv<3>) (zext_ln124_1_fu_272_p1.read());
}

void linear_forward_no_mu::thread_input_3_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        input_3_0_V_ce0 = ap_const_logic_1;
    } else {
        input_3_0_V_ce0 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_mul_ln1148_fu_230_p0() {
    mul_ln1148_fu_230_p0 =  (sc_lv<22>) (mul_ln1148_fu_230_p00.read());
}

void linear_forward_no_mu::thread_mul_ln1148_fu_230_p00() {
    mul_ln1148_fu_230_p00 = esl_zext<61,22>(w_scale_V.read());
}

void linear_forward_no_mu::thread_mul_ln1148_fu_230_p1() {
    mul_ln1148_fu_230_p1 = scales_0_V_read.read();
}

void linear_forward_no_mu::thread_mul_ln1148_fu_230_p2() {
    mul_ln1148_fu_230_p2 = (!mul_ln1148_fu_230_p0.read().is_01() || !mul_ln1148_fu_230_p1.read().is_01())? sc_lv<61>(): sc_biguint<22>(mul_ln1148_fu_230_p0.read()) * sc_bigint<40>(mul_ln1148_fu_230_p1.read());
}

void linear_forward_no_mu::thread_output_0_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        output_0_V_address0 = output_0_V_addr_reg_731.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        output_0_V_address0 =  (sc_lv<5>) (zext_ln124_fu_329_p1.read());
    } else {
        output_0_V_address0 = "XXXXX";
    }
}

void linear_forward_no_mu::thread_output_0_V_address1() {
    output_0_V_address1 = output_0_V_addr_reg_731_pp0_iter25_reg.read();
}

void linear_forward_no_mu::thread_output_0_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())))) {
        output_0_V_ce0 = ap_const_logic_1;
    } else {
        output_0_V_ce0 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_output_0_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter26.read()))) {
        output_0_V_ce1 = ap_const_logic_1;
    } else {
        output_0_V_ce1 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_output_0_V_d0() {
    output_0_V_d0 = add_ln703_29_reg_764.read();
}

void linear_forward_no_mu::thread_output_0_V_d1() {
    output_0_V_d1 = grp_fu_635_p2.read().range(40-1, 0);
}

void linear_forward_no_mu::thread_output_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln120_reg_650_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        output_0_V_we0 = ap_const_logic_1;
    } else {
        output_0_V_we0 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_output_0_V_we1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter26.read()) && 
         esl_seteq<1,1,1>(icmp_ln121_1_reg_770_pp0_iter26_reg.read(), ap_const_lv1_1))) {
        output_0_V_we1 = ap_const_logic_1;
    } else {
        output_0_V_we1 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_packed_weights_address0() {
    packed_weights_address0 =  (sc_lv<8>) (sext_ln124_fu_324_p1.read());
}

void linear_forward_no_mu::thread_packed_weights_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        packed_weights_ce0 = ap_const_logic_1;
    } else {
        packed_weights_ce0 = ap_const_logic_0;
    }
}

void linear_forward_no_mu::thread_select_ln124_1_fu_280_p3() {
    select_ln124_1_fu_280_p3 = (!icmp_ln121_reg_664.read()[0].is_01())? sc_lv<5>(): ((icmp_ln121_reg_664.read()[0].to_bool())? add_ln120_reg_659.read(): j_0_0_reg_199.read());
}

void linear_forward_no_mu::thread_select_ln124_fu_264_p3() {
    select_ln124_fu_264_p3 = (!icmp_ln121_fu_258_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln121_fu_258_p2.read()[0].to_bool())? ap_const_lv3_0: ap_phi_mux_ko_0_0_phi_fu_215_p4.read());
}

void linear_forward_no_mu::thread_select_ln128_1_fu_572_p3() {
    select_ln128_1_fu_572_p3 = (!icmp_ln128_1_fu_550_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln128_1_fu_550_p2.read()[0].to_bool())? input_1_0_V_load_reg_713.read(): ap_const_lv8_0);
}

void linear_forward_no_mu::thread_select_ln128_2_fu_435_p3() {
    select_ln128_2_fu_435_p3 = (!icmp_ln128_2_fu_406_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln128_2_fu_406_p2.read()[0].to_bool())? input_2_0_V_load_reg_719.read(): ap_const_lv8_0);
}

void linear_forward_no_mu::thread_select_ln128_3_fu_501_p3() {
    select_ln128_3_fu_501_p3 = (!icmp_ln128_3_fu_472_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln128_3_fu_472_p2.read()[0].to_bool())? input_3_0_V_load_reg_725.read(): ap_const_lv8_0);
}

void linear_forward_no_mu::thread_select_ln128_fu_366_p3() {
    select_ln128_fu_366_p3 = (!icmp_ln128_fu_337_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln128_fu_337_p2.read()[0].to_bool())? input_0_0_V_load_reg_707.read(): ap_const_lv8_0);
}

void linear_forward_no_mu::thread_select_ln129_1_fu_579_p3() {
    select_ln129_1_fu_579_p3 = (!and_ln129_1_fu_566_p2.read()[0].is_01())? sc_lv<8>(): ((and_ln129_1_fu_566_p2.read()[0].to_bool())? sub_ln701_1_reg_748.read(): select_ln128_1_fu_572_p3.read());
}

void linear_forward_no_mu::thread_select_ln129_2_fu_442_p3() {
    select_ln129_2_fu_442_p3 = (!and_ln129_2_fu_429_p2.read()[0].is_01())? sc_lv<8>(): ((and_ln129_2_fu_429_p2.read()[0].to_bool())? sub_ln701_2_fu_418_p2.read(): select_ln128_2_fu_435_p3.read());
}

void linear_forward_no_mu::thread_select_ln129_3_fu_508_p3() {
    select_ln129_3_fu_508_p3 = (!and_ln129_3_fu_495_p2.read()[0].is_01())? sc_lv<8>(): ((and_ln129_3_fu_495_p2.read()[0].to_bool())? sub_ln701_3_fu_484_p2.read(): select_ln128_3_fu_501_p3.read());
}

void linear_forward_no_mu::thread_select_ln129_fu_373_p3() {
    select_ln129_fu_373_p3 = (!and_ln129_fu_360_p2.read()[0].is_01())? sc_lv<8>(): ((and_ln129_fu_360_p2.read()[0].to_bool())? sub_ln701_fu_349_p2.read(): select_ln128_fu_366_p3.read());
}

void linear_forward_no_mu::thread_sext_ln120_fu_236_p1() {
    sext_ln120_fu_236_p1 = esl_sext<72,61>(mul_ln1148_fu_230_p2.read());
}

void linear_forward_no_mu::thread_sext_ln124_fu_324_p1() {
    sext_ln124_fu_324_p1 = esl_sext<64,9>(add_ln124_fu_318_p2.read());
}

void linear_forward_no_mu::thread_sext_ln703_1_fu_594_p1() {
    sext_ln703_1_fu_594_p1 = esl_sext<26,24>(shl_ln703_1_fu_586_p3.read());
}

void linear_forward_no_mu::thread_sext_ln703_2_fu_458_p1() {
    sext_ln703_2_fu_458_p1 = esl_sext<25,24>(shl_ln703_2_fu_450_p3.read());
}

void linear_forward_no_mu::thread_sext_ln703_3_fu_524_p1() {
    sext_ln703_3_fu_524_p1 = esl_sext<25,24>(shl_ln703_3_fu_516_p3.read());
}

void linear_forward_no_mu::thread_sext_ln703_4_fu_604_p1() {
    sext_ln703_4_fu_604_p1 = esl_sext<26,25>(add_ln703_27_reg_753.read());
}

void linear_forward_no_mu::thread_sext_ln703_5_fu_613_p1() {
    sext_ln703_5_fu_613_p1 = esl_sext<40,26>(add_ln703_28_fu_607_p2.read());
}

void linear_forward_no_mu::thread_sext_ln703_fu_546_p1() {
    sext_ln703_fu_546_p1 = esl_sext<40,24>(shl_ln_fu_539_p3.read());
}

void linear_forward_no_mu::thread_shl_ln703_1_fu_586_p3() {
    shl_ln703_1_fu_586_p3 = esl_concat<8,16>(select_ln129_1_fu_579_p3.read(), ap_const_lv16_0);
}

void linear_forward_no_mu::thread_shl_ln703_2_fu_450_p3() {
    shl_ln703_2_fu_450_p3 = esl_concat<8,16>(select_ln129_2_fu_442_p3.read(), ap_const_lv16_0);
}

void linear_forward_no_mu::thread_shl_ln703_3_fu_516_p3() {
    shl_ln703_3_fu_516_p3 = esl_concat<8,16>(select_ln129_3_fu_508_p3.read(), ap_const_lv16_0);
}

void linear_forward_no_mu::thread_shl_ln_fu_539_p3() {
    shl_ln_fu_539_p3 = esl_concat<8,16>(select_ln129_reg_737.read(), ap_const_lv16_0);
}

void linear_forward_no_mu::thread_sub_ln124_fu_312_p2() {
    sub_ln124_fu_312_p2 = (!zext_ln124_2_fu_297_p1.read().is_01() || !zext_ln124_3_fu_308_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln124_2_fu_297_p1.read()) - sc_biguint<9>(zext_ln124_3_fu_308_p1.read()));
}

void linear_forward_no_mu::thread_sub_ln701_1_fu_391_p2() {
    sub_ln701_1_fu_391_p2 = (!ap_const_lv8_0.is_01() || !input_1_0_V_load_reg_713.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_0) - sc_biguint<8>(input_1_0_V_load_reg_713.read()));
}

void linear_forward_no_mu::thread_sub_ln701_2_fu_418_p2() {
    sub_ln701_2_fu_418_p2 = (!ap_const_lv8_0.is_01() || !input_2_0_V_load_reg_719.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_0) - sc_biguint<8>(input_2_0_V_load_reg_719.read()));
}

void linear_forward_no_mu::thread_sub_ln701_3_fu_484_p2() {
    sub_ln701_3_fu_484_p2 = (!ap_const_lv8_0.is_01() || !input_3_0_V_load_reg_725.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_0) - sc_biguint<8>(input_3_0_V_load_reg_725.read()));
}

void linear_forward_no_mu::thread_sub_ln701_fu_349_p2() {
    sub_ln701_fu_349_p2 = (!ap_const_lv8_0.is_01() || !input_0_0_V_load_reg_707.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_0) - sc_biguint<8>(input_0_0_V_load_reg_707.read()));
}

void linear_forward_no_mu::thread_tmp_56_fu_290_p3() {
    tmp_56_fu_290_p3 = esl_concat<3,5>(select_ln124_reg_669.read(), ap_const_lv5_0);
}

void linear_forward_no_mu::thread_tmp_57_fu_301_p3() {
    tmp_57_fu_301_p3 = esl_concat<3,3>(select_ln124_reg_669.read(), ap_const_lv3_0);
}

void linear_forward_no_mu::thread_trunc_ln126_4_fu_396_p4() {
    trunc_ln126_4_fu_396_p4 = packed_weights_q0.read().range(5, 4);
}

void linear_forward_no_mu::thread_trunc_ln126_fu_333_p1() {
    trunc_ln126_fu_333_p1 = packed_weights_q0.read().range(2-1, 0);
}

void linear_forward_no_mu::thread_trunc_ln_fu_462_p4() {
    trunc_ln_fu_462_p4 = packed_weights_q0.read().range(7, 6);
}

void linear_forward_no_mu::thread_xor_ln128_1_fu_560_p2() {
    xor_ln128_1_fu_560_p2 = (icmp_ln128_1_fu_550_p2.read() ^ ap_const_lv1_1);
}

void linear_forward_no_mu::thread_xor_ln128_2_fu_423_p2() {
    xor_ln128_2_fu_423_p2 = (icmp_ln128_2_fu_406_p2.read() ^ ap_const_lv1_1);
}

void linear_forward_no_mu::thread_xor_ln128_3_fu_489_p2() {
    xor_ln128_3_fu_489_p2 = (icmp_ln128_3_fu_472_p2.read() ^ ap_const_lv1_1);
}

void linear_forward_no_mu::thread_xor_ln128_fu_354_p2() {
    xor_ln128_fu_354_p2 = (icmp_ln128_fu_337_p2.read() ^ ap_const_lv1_1);
}

void linear_forward_no_mu::thread_zext_ln121_fu_286_p1() {
    zext_ln121_fu_286_p1 = esl_zext<9,5>(select_ln124_1_fu_280_p3.read());
}

void linear_forward_no_mu::thread_zext_ln124_1_fu_272_p1() {
    zext_ln124_1_fu_272_p1 = esl_zext<64,3>(select_ln124_fu_264_p3.read());
}

void linear_forward_no_mu::thread_zext_ln124_2_fu_297_p1() {
    zext_ln124_2_fu_297_p1 = esl_zext<9,8>(tmp_56_fu_290_p3.read());
}

void linear_forward_no_mu::thread_zext_ln124_3_fu_308_p1() {
    zext_ln124_3_fu_308_p1 = esl_zext<9,6>(tmp_57_fu_301_p3.read());
}

void linear_forward_no_mu::thread_zext_ln124_fu_329_p1() {
    zext_ln124_fu_329_p1 = esl_zext<64,5>(select_ln124_1_reg_696.read());
}

void linear_forward_no_mu::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln120_fu_240_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln120_fu_240_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state82;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter26.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter25.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter26.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter25.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state82;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXXXX";
            break;
    }
}

}

