Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun May 25 09:16:36 2025
| Host         : aravind-katam running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: s[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: s[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: s[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.190ns  (logic 5.328ns (35.076%)  route 9.862ns (64.924%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T7                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           4.553     6.069    s_IBUF[0]
    SLICE_X65Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.193 r  result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.520     6.714    result_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.838 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.788    11.626    result_OBUF[2]
    R5                   OBUF (Prop_obuf_I_O)         3.564    15.190 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.190    result[2]
    R5                                                                r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.994ns  (logic 5.341ns (35.622%)  route 9.653ns (64.378%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P8                                                0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    P8                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  s_IBUF[1]_inst/O
                         net (fo=7, routed)           4.376     5.903    s_IBUF[1]
    SLICE_X63Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.027 r  result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.665     6.693    result_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.817 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.611    11.428    result_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.566    14.994 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.994    result[3]
    T10                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.884ns  (logic 5.564ns (37.380%)  route 9.321ns (62.620%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T7                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           4.388     5.904    s_IBUF[0]
    SLICE_X65Y44         LUT5 (Prop_lut5_I0_O)        0.153     6.057 r  result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.674     6.732    result_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y44         LUT6 (Prop_lut6_I2_O)        0.327     7.059 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.258    11.317    result_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.568    14.884 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.884    result[1]
    T5                                                                r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.812ns  (logic 5.573ns (37.624%)  route 9.239ns (62.376%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P8                                                0.000     0.000 f  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    P8                   IBUF (Prop_ibuf_I_O)         1.527     1.527 f  s_IBUF[1]_inst/O
                         net (fo=7, routed)           4.376     5.903    s_IBUF[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I0_O)        0.152     6.055 r  carry_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.154     6.210    carry_OBUF_inst_i_2_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.326     6.536 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.708    11.244    carry_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.568    14.812 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000    14.812    carry
    T9                                                                r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.526ns  (logic 5.449ns (37.511%)  route 9.077ns (62.489%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    T7                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  s_IBUF[0]_inst/O
                         net (fo=9, routed)           4.268     5.784    s_IBUF[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I3_O)        0.152     5.936 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.809    10.745    result_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.781    14.526 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.526    result[0]
    R6                                                                r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            product[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.449ns  (logic 4.368ns (67.741%)  route 2.080ns (32.259%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         LDCE                         0.000     0.000 r  product_reg[0]/G
    SLICE_X64Y45         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  product_reg[0]/Q
                         net (fo=1, routed)           2.080     2.907    product_OBUF[0]
    J3                   OBUF (Prop_obuf_I_O)         3.541     6.449 r  product_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.449    product[0]
    J3                                                                r  product[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            product[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 4.361ns (67.955%)  route 2.056ns (32.045%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         LDCE                         0.000     0.000 r  product_reg[3]/G
    SLICE_X64Y45         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  product_reg[3]/Q
                         net (fo=1, routed)           2.056     2.883    product_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         3.534     6.417 r  product_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.417    product[3]
    K1                                                                r  product[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            product[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.360ns  (logic 4.356ns (68.486%)  route 2.004ns (31.514%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  product_reg[4]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  product_reg[4]/Q
                         net (fo=1, routed)           2.004     2.831    product_OBUF[4]
    L3                   OBUF (Prop_obuf_I_O)         3.529     6.360 r  product_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.360    product[4]
    L3                                                                r  product[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            product[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 4.371ns (69.492%)  route 1.919ns (30.508%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         LDCE                         0.000     0.000 r  product_reg[1]/G
    SLICE_X64Y45         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  product_reg[1]/Q
                         net (fo=1, routed)           1.919     2.746    product_OBUF[1]
    H3                   OBUF (Prop_obuf_I_O)         3.544     6.290 r  product_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.290    product[1]
    H3                                                                r  product[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            product[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 4.356ns (69.456%)  route 1.915ns (30.544%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         LDCE                         0.000     0.000 r  product_reg[2]/G
    SLICE_X64Y45         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  product_reg[2]/Q
                         net (fo=1, routed)           1.915     2.742    product_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.529     6.271 r  product_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.271    product[2]
    J1                                                                r  product[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            product_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.337ns (45.206%)  route 0.409ns (54.794%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M4                   IBUF (Prop_ibuf_I_O)         0.227     0.227 r  a_IBUF[2]_inst/O
                         net (fo=12, routed)          0.409     0.636    a_IBUF[2]
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.681 r  product_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     0.681    product_reg[7]_i_6_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.746 r  product_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.746    product_reg[7]_i_1_n_5
    SLICE_X64Y46         LDCE                                         r  product_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            product_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.317ns (42.413%)  route 0.430ns (57.587%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    L5                   IBUF (Prop_ibuf_I_O)         0.208     0.208 r  a_IBUF[0]_inst/O
                         net (fo=14, routed)          0.430     0.638    a_IBUF[0]
    SLICE_X64Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.683 r  product_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     0.683    product_reg[3]_i_5_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.747 r  product_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.747    product_reg[3]_i_1_n_4
    SLICE_X64Y45         LDCE                                         r  product_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            product_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.342ns (45.449%)  route 0.411ns (54.551%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M4                   IBUF (Prop_ibuf_I_O)         0.227     0.227 r  a_IBUF[2]_inst/O
                         net (fo=12, routed)          0.411     0.638    a_IBUF[2]
    SLICE_X64Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.683 r  product_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     0.683    product_reg[7]_i_8_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  product_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.753    product_reg[7]_i_1_n_7
    SLICE_X64Y46         LDCE                                         r  product_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            product_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.377ns (47.872%)  route 0.411ns (52.128%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M4                   IBUF (Prop_ibuf_I_O)         0.227     0.227 r  a_IBUF[2]_inst/O
                         net (fo=12, routed)          0.411     0.638    a_IBUF[2]
    SLICE_X64Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.683 r  product_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     0.683    product_reg[7]_i_8_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.788 r  product_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.788    product_reg[7]_i_1_n_6
    SLICE_X64Y46         LDCE                                         r  product_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            product_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.383ns (48.387%)  route 0.409ns (51.613%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M4                   IBUF (Prop_ibuf_I_O)         0.227     0.227 r  a_IBUF[2]_inst/O
                         net (fo=12, routed)          0.409     0.636    a_IBUF[2]
    SLICE_X64Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.681 r  product_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     0.681    product_reg[7]_i_6_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.792 r  product_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.792    product_reg[7]_i_1_n_0
    SLICE_X64Y46         LDCE                                         r  product_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            product_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.347ns (43.239%)  route 0.456ns (56.761%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    N3                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  b_IBUF[1]_inst/O
                         net (fo=18, routed)          0.456     0.692    b_IBUF[1]
    SLICE_X64Y45         LUT4 (Prop_lut4_I2_O)        0.045     0.737 r  product_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     0.737    product_reg[3]_i_7_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.803 r  product_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.803    product_reg[3]_i_1_n_6
    SLICE_X64Y45         LDCE                                         r  product_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            product_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.360ns (44.218%)  route 0.455ns (55.782%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    M1                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  b_IBUF[0]_inst/O
                         net (fo=12, routed)          0.455     0.700    b_IBUF[0]
    SLICE_X64Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.745 r  product_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     0.745    product_reg[3]_i_8_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.815 r  product_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.815    product_reg[3]_i_1_n_7
    SLICE_X64Y45         LDCE                                         r  product_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            product_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.337ns (41.230%)  route 0.481ns (58.770%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M4                   IBUF (Prop_ibuf_I_O)         0.227     0.227 r  a_IBUF[2]_inst/O
                         net (fo=12, routed)          0.481     0.708    a_IBUF[2]
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.753 r  product_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     0.753    product_reg[3]_i_6_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.818 r  product_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.818    product_reg[3]_i_1_n_5
    SLICE_X64Y45         LDCE                                         r  product_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            product[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.449ns (77.621%)  route 0.418ns (22.379%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  product_reg[6]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  product_reg[6]/Q
                         net (fo=1, routed)           0.418     0.658    product_OBUF[6]
    K3                   OBUF (Prop_obuf_I_O)         1.209     1.866 r  product_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.866    product[6]
    K3                                                                r  product[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            product[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.459ns (78.063%)  route 0.410ns (21.937%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  product_reg[7]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  product_reg[7]/Q
                         net (fo=1, routed)           0.410     0.650    product_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.870 r  product_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.870    product[7]
    K2                                                                r  product[7] (OUT)
  -------------------------------------------------------------------    -------------------





