set ::env(PROJECT_NAME) Dec8B10B
set ::env(DESIGN_TOP) DEC8B10B
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/8b10b_enc_dec/rtl/Dec8B10B
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/8b10b_enc_dec/rtl/Dec8B10B/Dec8B10B.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
