---
structs:
  dsi_host:
    description: DSI HOST
    instances:
      - name: DSI_HOST
        address: '0x4080C000'
    fields:
      - name: CFG_NUM_LANES
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) CFG_NUM_LANES
        fields:
          - name: NUM_LANES
            description: Sets the number of active lanes that are to be used for transmitting
              data.
            index: 0
            width: 2
            read: true
            write: true
            type: DSI_HOST_CFG_NUM_LANES_NUM_LANES
      - name: CFG_NONCONTINUOUS_CLK
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) CFG_NONCONTINUOUS_CLK
        fields:
          - name: CLK_MODE
            description: Sets the Host Controller into non-continuous MIPI clock mode.
              When in non-continuous clock mode, the high speed clock will transition
              into low power mode between transmissions.
            index: 0
            width: 1
            read: true
            write: true
      - name: CFG_T_PRE
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) CFG_T_PRE
        fields:
          - name: NUM_PERIODS
            description: Sets the number of byte clock periods ('clk_byte' input)
              that the controller will wait after enabling the clock lane for HS operation
              before enabling the data lanes for HS operation. This setting represents
              the TCLK-PRE DPHY timing parameter. The minimum value for this port
              is 1.
            index: 0
            width: 8
            read: true
            write: true
      - name: CFG_T_POST
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        description: (read-write) CFG_T_POST
        fields:
          - name: NUM_PERIODS
            description: Sets the number of byte clock periods ('clk_byte' input)
              to wait before putting the clock lane into LP mode after the data lanes
              have been detected to be in Stop State. This setting represents the
              DPHY timing parameters TLPX + TCLK-PREPARE + TCLK-ZERO + TCLK-PRE requirement
              for the clock lane before the data lane is allowed to change from LP11
              to start a high speed transmission. The minimum value for this port
              is 1.
            index: 0
            width: 8
            read: true
            write: true
      - name: CFG_TX_GAP
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) CFG_TX_GAP
        fields:
          - name: NUM_PERIODS
            description: Sets the number of byte clock periods ('clk_byte' input)
              that the controller will wait after the clock lane has been put into
              LP mode before enabling the clock lane for HS mode again. This setting
              represents the THS-EXIT DPHY timing parameter. The minimum value for
              this port is 1.
            index: 0
            width: 8
            read: true
            write: true
      - name: CFG_AUTOINSERT_EOTP
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) CFG_AUTOINSERT_ETOP
        fields:
          - name: AUTOINSERT
            description: Enables the Host Controller to automatically insert an EoTp
              short packet when switching from HS to LP mode.
            index: 0
            width: 1
            read: true
            write: true
      - name: CFG_EXTRA_CMDS_AFTER_EOTP
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        description: (read-write) CFG_EXTRA_CMDS_AFTER_ETOP
        fields:
          - name: EXTRA_EOTP
            description: Configures the DSI Host Controller to send extra End Of Transmission
              Packets after the end of a packet. The value is the number of extra
              EOTP packets sent.
            index: 0
            width: 8
            read: true
            write: true
      - name: CFG_HTX_TO_COUNT
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        description: (read-write) CFG_HTX_TO_COUNT
        fields:
          - name: COUNT
            description: Sets the value of the DSI Host High Speed TX timeout count
              in clk_byte clock periods that once reached will initiate a timeout
              error and follow the recovery procedure documented in the DSI specification.
            index: 0
            width: 24
            read: true
            write: true
      - name: CFG_LRX_H_TO_COUNT
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) CFG_LRX_H_TO_COUNT
        fields:
          - name: COUNT
            description: Sets the value of the DSI Host low power RX timeout count
              in clk_byte clock periods that once reached will initiate a timeout
              error and follow the recovery procedure documented in the DSI specification.
            index: 0
            width: 24
            read: true
            write: true
      - name: CFG_BTA_H_TO_COUNT
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        description: (read-write) CFG_BTA_H_TO_COUNT
        fields:
          - name: COUNT
            description: Sets the value of the DSI Host Bus Turn Around (BTA) timeout
              in clk_byte clock periods that once reached will initiate a timeout
              error.
            index: 0
            width: 24
            read: true
            write: true
      - name: CFG_TWAKEUP
        type: uint32_t
        expected_size: 4
        expected_offset: 40
        description: (read-write) CFG_TWAKEUP
        fields:
          - name: NUM_PERIODS
            description: DPHY Twakeup timing parameter. Sets the number of clk_esc
              clock periods to keep a clock or data lane in Mark-1 state after exiting
              ULPS. The MIPI DPHY spec requires a minimum of 1ms in Mark-1 state after
              leaving ULPS.
            index: 0
            width: 19
            read: true
            write: true
      - name: CFG_STATUS_OUT
        type: uint32_t
        expected_size: 4
        expected_offset: 44
        description: (read-write) CFG_STATUS_OUT
        fields:
          - name: STATUS
            description: Status Register
            index: 0
            width: 32
            read: true
            write: false
      - name: RX_ERROR_STATUS
        type: uint32_t
        expected_size: 4
        expected_offset: 48
        description: (read-write) RX_ERROR_STATUS
        fields:
          - name: STATUS
            description: Status Register for Host receive error detection, ECC errors,
              CRC errors and for timeout indicators
            index: 0
            width: 11
            read: true
            write: false
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  DSI_HOST_CFG_NUM_LANES_NUM_LANES:
    enum:
      _0:
        description: 1 lane
        value: 0
      _1:
        description: 2 lanes
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
