FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.4-2019 S031 (4044358) 7/23/2022}
"PAGE_NUMBER" = 1;
0"NC";
1"SFP.SCL<2..0>";
2"SFP.SDA<2..0>";
4"SFP<29..0>";
3"SFP<29..0>";
5"SFP.TD_N<2..0>";
6"SFP.RD_N<2>";
7"SFP.RD_P<2>";
8"SFP.LOS<2>";
9"SFP.TX_FAULT<2>";
10"SFP.TX_DISABLE<2>";
11"SFP.RATE_SELECT<2>";
12"SFP.RD_P<1>";
13"SFP.RD_N<1>";
14"SFP.TD_P<1>";
15"SFP.TD_N<1>";
16"SFP.SDA<1>";
17"SFP.SCL<1>";
18"SFP.RATE_SELECT<1>";
19"SFP.SCL<0>";
20"SFP.SDA<0>";
21"SFP.TD_N<0>";
22"SFP.TD_P<0>";
23"SFP.RD_N<0>";
24"SFP.RD_P<0>";
25"SFP.LOS<0>";
26"SFP.TX_FAULT<0>";
27"SFP.TX_DISABLE<0>";
28"SFP.RATE_SELECT<0>";
29"SFP.SCL<2>";
30"SFP.SDA<2>";
31"SFP.TD_N<2>";
32"SFP.TD_P<2>";
33"SFP.LOS<1>";
34"SFP.TX_FAULT<1>";
35"SFP.TX_DISABLE<1>";
36"SFP.TX_FAULT<2..0>";
37"SFP.LOS<2..0>";
38"SFP.RD_N<2..0>";
39"SFP.TD_P<2..0>";
40"SFP.TX_DISABLE<2..0>";
41"SFP.RD_P<2..0>";
42"SFP.RATE_SELECT<2..0>";
%"portboth-r_1"
"1","(3050,-650)","0","mtca_interface_board","1P";
;
NAME"SFP<29..0>"
CDS_LIB"mtca_interface_board";
"HOTSPOT_0"
HDL_PORT"INOUT"
PIN_NAME"SFP<29..0>"4,3;
%"04_ sfp_module"
"1","(1550,-1350)","0","mtca_interface_board_reocc","2P";
;
VALUE"04. SFP_MODULE"
$LOCATION"SFP2"
CDS_LIB"mtca_interface_board_reocc"
CDS_LOCATION"SFP2"
REUSEANNOTATED"YES"
DESIGNATORNAMEPROP"SFP?"
BLOCK"TRUE";
"RATE_SELECT"
VHDL_MODE"IN"18;
"SCL"
VHDL_MODE"IN"17;
"SDA"
VHDL_MODE"INOUT"16;
"TD_N"
VHDL_MODE"IN"15;
"TD_P"
VHDL_MODE"IN"14;
"TX_DISABLE"
VHDL_MODE"IN"35;
"LOS"
VHDL_MODE"OUT"33;
"RD_N"
VHDL_MODE"OUT"13;
"RD_P"
VHDL_MODE"OUT"12;
"TX_FAULT"
VHDL_MODE"OUT"34;
%"04_ sfp_module"
"2","(1525,-700)","0","mtca_interface_board_reocc","3P";
;
$LOCATION"SFP1"
VALUE"04. SFP_MODULE"
BLOCK"TRUE"
DESIGNATORNAMEPROP"SFP?"
REUSEANNOTATED"YES"
CAPTURECELLPACKPROP"04. SFP_MODULE##1"
CDS_LOCATION"SFP1"
CDS_LIB"mtca_interface_board_reocc";
"TD_N"
VHDL_MODE"OUT"21;
"TD_P"
VHDL_MODE"IN"22;
"SDA"
VHDL_MODE"INOUT"20;
"RD_N"
VHDL_MODE"IN"23;
"TX_FAULT"
VHDL_MODE"OUT"26;
"RD_P"
VHDL_MODE"OUT"24;
"LOS"
VHDL_MODE"OUT"25;
"TX_DISABLE"
VHDL_MODE"IN"27;
"SCL"
VHDL_MODE"IN"19;
"RATE_SELECT"
VHDL_MODE"IN"28;
%"04_ sfp_module"
"1","(1550,-2050)","0","mtca_interface_board_reocc","4P";
;
$LOCATION"SFP3"
VALUE"04. SFP_MODULE"
CDS_LIB"mtca_interface_board_reocc"
CDS_LOCATION"SFP3"
CAPTURECELLPACKPROP"04. SFP_MODULE##2"
REUSEANNOTATED"YES"
DESIGNATORNAMEPROP"SFP?"
BLOCK"TRUE";
"RATE_SELECT"
VHDL_MODE"IN"11;
"SCL"
VHDL_MODE"IN"29;
"SDA"
VHDL_MODE"INOUT"30;
"TD_N"
VHDL_MODE"IN"31;
"TD_P"
VHDL_MODE"IN"32;
"TX_DISABLE"
VHDL_MODE"IN"10;
"LOS"
VHDL_MODE"OUT"8;
"RD_N"
VHDL_MODE"OUT"6;
"RD_P"
VHDL_MODE"OUT"7;
"TX_FAULT"
VHDL_MODE"OUT"9;
%"BUSWIDE_TOP_LEFT_RIP"
"1","(3600,-950)","0","default","I10";
;
CDS_LIB"default"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"WIRE \NWC \NAC"
BN"23..21"36;
"BUNDLE \NWC \NAC"4,3;
%"BUSWIDE_TOP_LEFT_RIP"
"1","(3600,-1000)","0","default","I11";
;
CDS_LIB"default"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"WIRE \NWC \NAC"
BN"20..18"37;
"BUNDLE \NWC \NAC"4,3;
%"BUSWIDE_TOP_LEFT_RIP"
"1","(3600,-1050)","0","default","I12";
;
CDS_LIB"default"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"WIRE \NWC \NAC"
BN"17..15"41;
"BUNDLE \NWC \NAC"4,3;
%"BUSWIDE_TOP_LEFT_RIP"
"1","(3600,-1100)","0","default","I13";
;
CDS_LIB"default"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"WIRE \NWC \NAC"
BN"14..12"38;
"BUNDLE \NWC \NAC"4,3;
%"BUSWIDE_TOP_LEFT_RIP"
"1","(3600,-1150)","0","default","I14";
;
CDS_LIB"default"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"WIRE \NWC \NAC"
BN"11..9"39;
"BUNDLE \NWC \NAC"4,3;
%"BUSWIDE_TOP_LEFT_RIP"
"1","(3600,-1200)","0","default","I15";
;
CDS_LIB"default"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"WIRE \NWC \NAC"
BN"8..6"5;
"BUNDLE \NWC \NAC"4,3;
%"BUSWIDE_TOP_LEFT_RIP"
"1","(3600,-1250)","0","default","I16";
;
CDS_LIB"default"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"WIRE \NWC \NAC"
BN"5..3"2;
"BUNDLE \NWC \NAC"4,3;
%"BUSWIDE_TOP_LEFT_RIP"
"1","(3600,-1300)","0","default","I17";
;
CDS_LIB"default"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"WIRE \NWC \NAC"
BN"2..0"1;
"BUNDLE \NWC \NAC"4,3;
%"BUSWIDE_TOP_LEFT_RIP"
"1","(3600,-850)","0","default","I8";
;
CDS_LIB"default"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"WIRE \NWC \NAC"
BN"29..27"42;
"BUNDLE \NWC \NAC"4,3;
%"BUSWIDE_TOP_LEFT_RIP"
"1","(3600,-900)","0","default","I9";
;
CDS_LIB"default"
BODY_TYPE"PLUMBING"
HDL_TAP"TRUE";
"WIRE \NWC \NAC"
BN"26..24"40;
"BUNDLE \NWC \NAC"4,3;
END.
