

================================================================
== Vivado HLS Report for 'pooling2d_large_cl_nopad_pad_me'
================================================================
* Date:           Wed Aug 10 16:30:30 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   251473|   565306| 1.257 ms | 2.827 ms |  251473|  565306|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s  |     1355|     1355| 6.775 us | 6.775 us |  1355|  1355|   none  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +-----------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- Loop 1         |   251472|   565305| 1488 ~ 3345 |          -|          -|   169|    no    |
        | + Loop 1.1      |      128|      128|            2|          -|          -|    64|    no    |
        | + Loop 1.2      |     1856|     1856|           29|          -|          -|    64|    no    |
        |  ++ Loop 1.2.1  |       16|       16|            4|          -|          -|     4|    no    |
        |  ++ Loop 1.2.2  |        9|        9|            3|          -|          -|     3|    no    |
        +-----------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    512|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      -|    5295|   2708|    0|
|Memory           |        2|      -|      32|      1|    0|
|Multiplexer      |        -|      -|       -|    305|    -|
|Register         |        -|      -|     511|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|    5838|   3526|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|       5|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s  |        1|      0|  5295|  2708|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                            |                                                      |        1|      0|  5295|  2708|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |tmpdata_V_U     |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinPgM  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |pool_V_U        |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8Shg  |        0|  32|   1|    0|     4|   16|     1|           64|
    |layer_in_V_6_U  |pooling2d_large_cl_nopad_pad_me_layer_in_V_6                  |        1|   0|   0|    0|   256|   16|     1|         4096|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                              |        2|  32|   1|    0|   324|   48|     3|         5184|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln508_fu_688_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln530_fu_635_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln532_fu_646_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln535_fu_595_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln537_fu_606_p2     |     +    |      0|  0|  39|          32|           1|
    |i0_fu_505_p2            |     +    |      0|  0|  15|           7|           1|
    |i1_fu_584_p2            |     +    |      0|  0|  15|           7|           1|
    |i2_fu_670_p2            |     +    |      0|  0|  12|           3|           1|
    |i_fu_713_p2             |     +    |      0|  0|  12|           3|           1|
    |i_ih_fu_493_p2          |     +    |      0|  0|  15|           8|           1|
    |and_ln498_3_fu_562_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln498_4_fu_568_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln498_fu_556_p2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_719_p2   |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln484_fu_487_p2    |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln489_fu_499_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln498_4_fu_530_p2  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln498_5_fu_540_p2  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln498_6_fu_550_p2  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln498_fu_520_p2    |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln500_fu_578_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln506_fu_664_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln512_fu_702_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln522_fu_590_p2    |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln526_fu_630_p2    |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1099       |    or    |      0|  0|   2|           1|           1|
    |ap_condition_166        |    or    |      0|  0|   2|           1|           1|
    |ap_condition_177        |    or    |      0|  0|   2|           1|           1|
    |ap_condition_316        |    or    |      0|  0|   2|           1|           1|
    |pool_res_V_2_fu_724_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln532_fu_651_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln537_fu_611_p3  |  select  |      0|  0|  32|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 512|         413|         105|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  89|         18|    1|         18|
    |ap_done                |   9|          2|    1|          2|
    |data_V_V_blk_n         |   9|          2|    1|          2|
    |i0_0_reg_284           |   9|          2|    7|         14|
    |i1_0_reg_296           |   9|          2|    7|         14|
    |i2_0_reg_307           |   9|          2|    3|          6|
    |i_0_reg_330            |   9|          2|    3|          6|
    |i_ih_0_reg_273         |   9|          2|    8|         16|
    |layer_in_V_6_address0  |  15|          3|    8|         24|
    |layer_in_V_6_ce0       |  15|          3|    1|          3|
    |layer_in_V_6_we0       |   9|          2|    1|          2|
    |pX_1                   |   9|          2|   32|         64|
    |pY_1                   |   9|          2|   32|         64|
    |pool_V_address0        |  21|          4|    2|          8|
    |real_start             |   9|          2|    1|          2|
    |res_V_V_blk_n          |   9|          2|    1|          2|
    |sX_1                   |   9|          2|   32|         64|
    |storemerge_reg_341     |   9|          2|   32|         64|
    |tmp_V_reg_319          |   9|          2|   16|         32|
    |tmpdata_V_address0     |  15|          3|    6|         18|
    |tmpdata_V_ce0          |  15|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 305|         64|  196|        428|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln508_reg_842                                                             |   8|   0|    8|          0|
    |and_ln498_4_reg_800                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                     |  17|   0|   17|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start_reg  |   1|   0|    1|          0|
    |i0_0_reg_284                                                                  |   7|   0|    7|          0|
    |i0_reg_758                                                                    |   7|   0|    7|          0|
    |i1_0_reg_296                                                                  |   7|   0|    7|          0|
    |i1_reg_812                                                                    |   7|   0|    7|          0|
    |i2_0_reg_307                                                                  |   3|   0|    3|          0|
    |i2_reg_837                                                                    |   3|   0|    3|          0|
    |i_0_reg_330                                                                   |   3|   0|    3|          0|
    |i_ih_0_reg_273                                                                |   8|   0|    8|          0|
    |i_ih_reg_750                                                                  |   8|   0|    8|          0|
    |i_reg_870                                                                     |   3|   0|    3|          0|
    |icmp_ln498_4_reg_783                                                          |   1|   0|    1|          0|
    |icmp_ln498_reg_773                                                            |   1|   0|    1|          0|
    |icmp_ln522_reg_817                                                            |   1|   0|    1|          0|
    |layer_in_V_6_load_reg_852                                                     |  16|   0|   16|          0|
    |pX_1                                                                          |  32|   0|   32|          0|
    |pX_1_load_reg_794                                                             |  32|   0|   32|          0|
    |pY_1                                                                          |  32|   0|   32|          0|
    |pY_1_load_reg_788                                                             |  32|   0|   32|          0|
    |pool_V_load_reg_875                                                           |  16|   0|   16|          0|
    |sX_1                                                                          |  32|   0|   32|          0|
    |sX_1_load_reg_768                                                             |  32|   0|   32|          0|
    |sY_1                                                                          |  32|   0|   32|          0|
    |sY_1_load_reg_778                                                             |  32|   0|   32|          0|
    |select_ln532_reg_829                                                          |  32|   0|   32|          0|
    |select_ln537_reg_821                                                          |  32|   0|   32|          0|
    |start_once_reg                                                                |   1|   0|    1|          0|
    |storemerge_reg_341                                                            |  32|   0|   32|          0|
    |tmp_V_12_reg_763                                                              |  16|   0|   16|          0|
    |tmp_V_reg_319                                                                 |  16|   0|   16|          0|
    |zext_ln500_reg_804                                                            |   7|   0|    8|          1|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 511|   0|  512|          1|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_start          |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_done           | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_idle           | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_ready          | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|start_out         | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|start_write       | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |             data_V_V            |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |             data_V_V            |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |             data_V_V            |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |             res_V_V             |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |             res_V_V             |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |             res_V_V             |    pointer   |
+------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 15 16 17 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 6 
13 --> 14 
14 --> 12 
15 --> 17 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%tmpdata_V = alloca [64 x i16], align 2" [firmware/nnet_utils/nnet_pooling_stream.h:481]   --->   Operation 20 'alloca' 'tmpdata_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%pool_V = alloca [4 x i16], align 2" [firmware/nnet_utils/nnet_pooling_stream.h:503]   --->   Operation 21 'alloca' 'pool_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pool_V_addr = getelementptr [4 x i16]* %pool_V, i64 0, i64 0" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 22 'getelementptr' 'pool_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader56" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_ih_0 = phi i8 [ %i_ih, %11 ], [ 0, %codeRepl ]"   --->   Operation 24 'phi' 'i_ih_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%icmp_ln484 = icmp eq i8 %i_ih_0, -87" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 25 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 169, i64 169, i64 169)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%i_ih = add i8 %i_ih_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 27 'add' 'i_ih' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln484, label %12, label %.preheader55.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader55" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 29 'br' <Predicate = (!icmp_ln484)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:542]   --->   Operation 30 'ret' <Predicate = (icmp_ln484)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i0_0 = phi i7 [ %i0, %0 ], [ 0, %.preheader55.preheader ]"   --->   Operation 31 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.48ns)   --->   "%icmp_ln489 = icmp eq i7 %i0_0, -64" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 32 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 33 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.87ns)   --->   "%i0 = add i7 %i0_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 34 'add' 'i0' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln489, label %1, label %0" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.18ns)   --->   "%tmp_V_12 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 36 'read' 'tmp_V_12' <Predicate = (!icmp_ln489)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15>"([64 x i16]* %tmpdata_V, [256 x i16]* @layer_in_V_6)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 37 'call' <Predicate = (icmp_ln489)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i7 %i0_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 38 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmpdata_V_addr = getelementptr [64 x i16]* %tmpdata_V, i64 0, i64 %zext_ln492" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 39 'getelementptr' 'tmpdata_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (3.25ns)   --->   "store i16 %tmp_V_12, i16* %tmpdata_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 40 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader55" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.45>
ST_5 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15>"([64 x i16]* %tmpdata_V, [256 x i16]* @layer_in_V_6)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sX_1_load = load i32* @sX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 43 'load' 'sX_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln498 = icmp eq i32 %sX_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 44 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sY_1_load = load i32* @sY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 45 'load' 'sY_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln498_4 = icmp eq i32 %sY_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 46 'icmp' 'icmp_ln498_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%pY_1_load = load i32* @pY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 47 'load' 'pY_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.47ns)   --->   "%icmp_ln498_5 = icmp sgt i32 %pY_1_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 48 'icmp' 'icmp_ln498_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%pX_1_load = load i32* @pX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 49 'load' 'pX_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln498_6 = icmp sgt i32 %pX_1_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 50 'icmp' 'icmp_ln498_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_4)   --->   "%and_ln498 = and i1 %icmp_ln498, %icmp_ln498_4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 51 'and' 'and_ln498' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_4)   --->   "%and_ln498_3 = and i1 %icmp_ln498_5, %icmp_ln498_6" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 52 'and' 'and_ln498_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln498_4 = and i1 %and_ln498_3, %and_ln498" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 53 'and' 'and_ln498_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %and_ln498_4, label %.preheader54.preheader, label %.loopexit" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader54" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 55 'br' <Predicate = (and_ln498_4)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 4.32>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i1, %5 ], [ 0, %.preheader54.preheader ]"   --->   Operation 56 'phi' 'i1_0' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i7 %i1_0 to i8" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 57 'zext' 'zext_ln500' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.48ns)   --->   "%icmp_ln500 = icmp eq i7 %i1_0, -64" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 58 'icmp' 'icmp_ln500' <Predicate = (and_ln498_4)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 59 'speclooptripcount' 'empty_53' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.87ns)   --->   "%i1 = add i7 %i1_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 60 'add' 'i1' <Predicate = (and_ln498_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln500, label %.loopexit.loopexit, label %.preheader.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 61 'br' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 62 'br' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 1.76>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 63 'br' <Predicate = (and_ln498_4 & icmp_ln500)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln522 = icmp eq i32 %pX_1_load, 12" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 64 'icmp' 'icmp_ln522' <Predicate = (icmp_ln500) | (!and_ln498_4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln522, label %6, label %10" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 65 'br' <Predicate = (icmp_ln500) | (!and_ln498_4)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln535 = add nsw i32 %pX_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 66 'add' 'add_ln535' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.76ns)   --->   "store i32 %add_ln535, i32* @pX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 67 'store' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 1.76>
ST_6 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln537 = add i32 %sX_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 68 'add' 'add_ln537' <Predicate = (icmp_ln500 & !icmp_ln522 & !icmp_ln498) | (!and_ln498_4 & !icmp_ln522 & !icmp_ln498)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.69ns)   --->   "%select_ln537 = select i1 %icmp_ln498, i32 0, i32 %add_ln537" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 69 'select' 'select_ln537' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:524]   --->   Operation 70 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 1.76>
ST_6 : Operation 71 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:525]   --->   Operation 71 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 1.76>
ST_6 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln526 = icmp eq i32 %pY_1_load, 12" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 72 'icmp' 'icmp_ln526' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln526, label %7, label %8" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 73 'br' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln530 = add nsw i32 %pY_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 74 'add' 'add_ln530' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.76ns)   --->   "store i32 %add_ln530, i32* @pY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 75 'store' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 1.76>
ST_6 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln532 = add i32 %sY_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 76 'add' 'add_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_4) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.69ns)   --->   "%select_ln532 = select i1 %icmp_ln498_4, i32 0, i32 %add_ln532" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 77 'select' 'select_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:527]   --->   Operation 78 'store' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_4 & icmp_ln522 & icmp_ln526)> <Delay = 1.76>
ST_6 : Operation 79 [1/1] (1.76ns)   --->   "br label %9" [firmware/nnet_utils/nnet_pooling_stream.h:529]   --->   Operation 79 'br' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_4 & icmp_ln522 & icmp_ln526)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 80 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.13ns)   --->   "%icmp_ln506 = icmp eq i3 %i2_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 81 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 82 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.65ns)   --->   "%i2 = add i3 %i2_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 83 'add' 'i2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln506, label %3, label %2" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i3 %i2_0 to i2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 85 'trunc' 'trunc_ln508' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln508, i6 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 86 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.91ns)   --->   "%add_ln508 = add i8 %zext_ln500, %shl_ln" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 87 'add' 'add_ln508' <Predicate = (!icmp_ln506)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [2/2] (2.32ns)   --->   "%pool_res_V = load i16* %pool_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 88 'load' 'pool_res_V' <Predicate = (icmp_ln506)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln508_2 = zext i8 %add_ln508 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 89 'zext' 'zext_ln508_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%layer_in_V_6_addr = getelementptr [256 x i16]* @layer_in_V_6, i64 0, i64 %zext_ln508_2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 90 'getelementptr' 'layer_in_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (3.25ns)   --->   "%layer_in_V_6_load = load i16* %layer_in_V_6_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 91 'load' 'layer_in_V_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 92 [1/2] (3.25ns)   --->   "%layer_in_V_6_load = load i16* %layer_in_V_6_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 92 'load' 'layer_in_V_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 10 <SV = 8> <Delay = 2.32>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i3 %i2_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 93 'zext' 'zext_ln508' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%pool_V_addr_3 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %zext_ln508" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 94 'getelementptr' 'pool_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (2.32ns)   --->   "store i16 %layer_in_V_6_load, i16* %pool_V_addr_3, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 97 [1/2] (2.32ns)   --->   "%pool_res_V = load i16* %pool_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 97 'load' 'pool_res_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_11 : Operation 98 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 98 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 7> <Delay = 2.32>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_V = phi i16 [ %pool_res_V, %3 ], [ %pool_res_V_2, %._crit_edge66 ]"   --->   Operation 99 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 1, %3 ], [ %i, %._crit_edge66 ]"   --->   Operation 100 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.13ns)   --->   "%icmp_ln512 = icmp eq i3 %i_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 101 'icmp' 'icmp_ln512' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 102 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln512, label %5, label %._crit_edge66" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %i_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 104 'zext' 'zext_ln513' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%pool_V_addr_4 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %zext_ln513" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 105 'getelementptr' 'pool_V_addr_4' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_12 : Operation 106 [2/2] (2.32ns)   --->   "%pool_V_load = load i16* %pool_V_addr_4, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 106 'load' 'pool_V_load' <Predicate = (!icmp_ln512)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_12 : Operation 107 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 107 'add' 'i' <Predicate = (!icmp_ln512)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_pooling_stream.h:516]   --->   Operation 108 'write' <Predicate = (icmp_ln512)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader54" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 109 'br' <Predicate = (icmp_ln512)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 2.32>
ST_13 : Operation 110 [1/2] (2.32ns)   --->   "%pool_V_load = load i16* %pool_V_addr_4, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 110 'load' 'pool_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 14 <SV = 9> <Delay = 3.23>
ST_14 : Operation 111 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp sgt i16 %pool_V_load, %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 111 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.80ns)   --->   "%pool_res_V_2 = select i1 %icmp_ln1494, i16 %pool_V_load, i16 %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 112 'select' 'pool_res_V_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 1.76>
ST_15 : Operation 114 [1/1] (1.76ns)   --->   "store i32 %select_ln537, i32* @sX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 114 'store' <Predicate = true> <Delay = 1.76>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.76>
ST_16 : Operation 116 [1/1] (1.76ns)   --->   "br label %9"   --->   Operation 116 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln532, %8 ], [ 0, %7 ]" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 117 'phi' 'storemerge' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:528]   --->   Operation 118 'store' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "br label %11" [firmware/nnet_utils/nnet_pooling_stream.h:534]   --->   Operation 119 'br' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader56" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_row_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_56]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_0_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_V_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000]
tmpdata_V         (alloca           ) [ 001111111111111111]
pool_V            (alloca           ) [ 001111111111111111]
pool_V_addr       (getelementptr    ) [ 001111111111111111]
br_ln484          (br               ) [ 011111111111111111]
i_ih_0            (phi              ) [ 001000000000000000]
icmp_ln484        (icmp             ) [ 001111111111111111]
empty             (speclooptripcount) [ 000000000000000000]
i_ih              (add              ) [ 011111111111111111]
br_ln484          (br               ) [ 000000000000000000]
br_ln489          (br               ) [ 001111111111111111]
ret_ln542         (ret              ) [ 000000000000000000]
i0_0              (phi              ) [ 000110000000000000]
icmp_ln489        (icmp             ) [ 001111111111111111]
empty_52          (speclooptripcount) [ 000000000000000000]
i0                (add              ) [ 001111111111111111]
br_ln489          (br               ) [ 000000000000000000]
tmp_V_12          (read             ) [ 000010000000000000]
zext_ln492        (zext             ) [ 000000000000000000]
tmpdata_V_addr    (getelementptr    ) [ 000000000000000000]
store_ln492       (store            ) [ 000000000000000000]
br_ln489          (br               ) [ 001111111111111111]
call_ln497        (call             ) [ 000000000000000000]
sX_1_load         (load             ) [ 000000111111111000]
icmp_ln498        (icmp             ) [ 000000111111111000]
sY_1_load         (load             ) [ 000000111111111000]
icmp_ln498_4      (icmp             ) [ 000000111111111000]
pY_1_load         (load             ) [ 000000111111111000]
icmp_ln498_5      (icmp             ) [ 000000000000000000]
pX_1_load         (load             ) [ 000000111111111000]
icmp_ln498_6      (icmp             ) [ 000000000000000000]
and_ln498         (and              ) [ 000000000000000000]
and_ln498_3       (and              ) [ 000000000000000000]
and_ln498_4       (and              ) [ 001111111111111111]
br_ln498          (br               ) [ 000000000000000000]
br_ln500          (br               ) [ 001111111111111111]
i1_0              (phi              ) [ 000000100000000000]
zext_ln500        (zext             ) [ 000000011110000000]
icmp_ln500        (icmp             ) [ 001111111111111111]
empty_53          (speclooptripcount) [ 000000000000000000]
i1                (add              ) [ 001111111111111111]
br_ln500          (br               ) [ 000000000000000000]
br_ln506          (br               ) [ 001111111111111111]
br_ln0            (br               ) [ 000000000000000000]
icmp_ln522        (icmp             ) [ 001111111111111111]
br_ln522          (br               ) [ 000000000000000000]
add_ln535         (add              ) [ 000000000000000000]
store_ln535       (store            ) [ 000000000000000000]
add_ln537         (add              ) [ 000000000000000000]
select_ln537      (select           ) [ 000000000000000100]
store_ln524       (store            ) [ 000000000000000000]
store_ln525       (store            ) [ 000000000000000000]
icmp_ln526        (icmp             ) [ 001111111111111111]
br_ln526          (br               ) [ 000000000000000000]
add_ln530         (add              ) [ 000000000000000000]
store_ln530       (store            ) [ 000000000000000000]
add_ln532         (add              ) [ 000000000000000000]
select_ln532      (select           ) [ 001111111111111111]
store_ln527       (store            ) [ 000000000000000000]
br_ln529          (br               ) [ 001111111111111111]
i2_0              (phi              ) [ 000000011110000000]
icmp_ln506        (icmp             ) [ 001111111111111111]
empty_54          (speclooptripcount) [ 000000000000000000]
i2                (add              ) [ 001111111111111111]
br_ln506          (br               ) [ 000000000000000000]
trunc_ln508       (trunc            ) [ 000000000000000000]
shl_ln            (bitconcatenate   ) [ 000000000000000000]
add_ln508         (add              ) [ 000000001000000000]
zext_ln508_2      (zext             ) [ 000000000000000000]
layer_in_V_6_addr (getelementptr    ) [ 000000000100000000]
layer_in_V_6_load (load             ) [ 000000000010000000]
zext_ln508        (zext             ) [ 000000000000000000]
pool_V_addr_3     (getelementptr    ) [ 000000000000000000]
store_ln508       (store            ) [ 000000000000000000]
br_ln506          (br               ) [ 001111111111111111]
pool_res_V        (load             ) [ 001111111111111111]
br_ln512          (br               ) [ 001111111111111111]
tmp_V             (phi              ) [ 000000000000111000]
i_0               (phi              ) [ 000000000000100000]
icmp_ln512        (icmp             ) [ 001111111111111111]
empty_55          (speclooptripcount) [ 000000000000000000]
br_ln512          (br               ) [ 000000000000000000]
zext_ln513        (zext             ) [ 000000000000000000]
pool_V_addr_4     (getelementptr    ) [ 000000000000010000]
i                 (add              ) [ 001111111111111111]
write_ln516       (write            ) [ 000000000000000000]
br_ln500          (br               ) [ 001111111111111111]
pool_V_load       (load             ) [ 000000000000001000]
icmp_ln1494       (icmp             ) [ 000000000000000000]
pool_res_V_2      (select           ) [ 001111111111111111]
br_ln512          (br               ) [ 001111111111111111]
store_ln537       (store            ) [ 000000000000000000]
br_ln0            (br               ) [ 000000000000000000]
br_ln0            (br               ) [ 001111111111111111]
storemerge        (phi              ) [ 000000000000000001]
store_ln528       (store            ) [ 000000000000000000]
br_ln534          (br               ) [ 000000000000000000]
br_ln484          (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_row_Array_V_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_0_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_0_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_0_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_0_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_0_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_0_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_0_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_0_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_0_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_0_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_0_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_0_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_0_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_0_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer_in_row_Array_V_0_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer_in_row_Array_V_0_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer_in_row_Array_V_0_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer_in_row_Array_V_0_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer_in_row_Array_V_0_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer_in_row_Array_V_0_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer_in_row_Array_V_0_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer_in_row_Array_V_0_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer_in_row_Array_V_0_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer_in_row_Array_V_0_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer_in_row_Array_V_0_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer_in_row_Array_V_0_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer_in_row_Array_V_0_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer_in_row_Array_V_0_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer_in_row_Array_V_0_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer_in_row_Array_V_0_32">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_32"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer_in_row_Array_V_0_33">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_33"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer_in_row_Array_V_0_34">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_34"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer_in_row_Array_V_0_35">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_35"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer_in_row_Array_V_0_36">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_36"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer_in_row_Array_V_0_37">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_37"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="layer_in_row_Array_V_0_38">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_38"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer_in_row_Array_V_0_39">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_39"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="layer_in_row_Array_V_0_40">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_40"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="layer_in_row_Array_V_0_41">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_41"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="layer_in_row_Array_V_0_42">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_42"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="layer_in_row_Array_V_0_43">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_43"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="layer_in_row_Array_V_0_44">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_44"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="layer_in_row_Array_V_0_45">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_45"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="layer_in_row_Array_V_0_46">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_46"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="layer_in_row_Array_V_0_47">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_47"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="layer_in_row_Array_V_0_48">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_48"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="layer_in_row_Array_V_0_49">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_49"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="layer_in_row_Array_V_0_50">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_50"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="layer_in_row_Array_V_0_51">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_51"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="layer_in_row_Array_V_0_52">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_52"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="layer_in_row_Array_V_0_53">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_53"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="layer_in_row_Array_V_0_54">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_54"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="layer_in_row_Array_V_0_55">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_55"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="layer_in_row_Array_V_0_56">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_56"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="layer_in_row_Array_V_0_57">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_57"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="layer_in_row_Array_V_0_58">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_58"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="layer_in_row_Array_V_0_59">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_59"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="layer_in_row_Array_V_0_60">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_60"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="layer_in_row_Array_V_0_61">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_61"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="layer_in_row_Array_V_0_62">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_62"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="layer_in_row_Array_V_0_63">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_0_63"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="layer_in_V_6">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="sX_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="sY_1">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="pY_1">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="pX_1">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15>"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="200" class="1004" name="tmpdata_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpdata_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="pool_V_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_V_12_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_12/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln516_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="0" index="2" bw="16" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln516/12 "/>
</bind>
</comp>

<comp id="221" class="1004" name="pool_V_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmpdata_V_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpdata_V_addr/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln492_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="1"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln492/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="1"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="pool_res_V/7 store_ln508/10 pool_V_load/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="layer_in_V_6_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_in_V_6_addr/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_6_load/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="pool_V_addr_3_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr_3/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="pool_V_addr_4_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr_4/12 "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_ih_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_ih_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_ih_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_ih_0/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i0_0_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="1"/>
<pin id="286" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i0_0 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="i0_0_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0/3 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i1_0_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="1"/>
<pin id="298" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="i1_0_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/6 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i2_0_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="i2_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/7 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="2"/>
<pin id="321" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_V_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="16" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/12 "/>
</bind>
</comp>

<comp id="330" class="1005" name="i_0_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="1"/>
<pin id="332" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="i_0_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="3" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/12 "/>
</bind>
</comp>

<comp id="341" class="1005" name="storemerge_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2"/>
<pin id="343" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="storemerge_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="1" slack="2"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/17 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="16" slack="0"/>
<pin id="356" dir="0" index="3" bw="16" slack="0"/>
<pin id="357" dir="0" index="4" bw="16" slack="0"/>
<pin id="358" dir="0" index="5" bw="16" slack="0"/>
<pin id="359" dir="0" index="6" bw="16" slack="0"/>
<pin id="360" dir="0" index="7" bw="16" slack="0"/>
<pin id="361" dir="0" index="8" bw="16" slack="0"/>
<pin id="362" dir="0" index="9" bw="16" slack="0"/>
<pin id="363" dir="0" index="10" bw="16" slack="0"/>
<pin id="364" dir="0" index="11" bw="16" slack="0"/>
<pin id="365" dir="0" index="12" bw="16" slack="0"/>
<pin id="366" dir="0" index="13" bw="16" slack="0"/>
<pin id="367" dir="0" index="14" bw="16" slack="0"/>
<pin id="368" dir="0" index="15" bw="16" slack="0"/>
<pin id="369" dir="0" index="16" bw="16" slack="0"/>
<pin id="370" dir="0" index="17" bw="16" slack="0"/>
<pin id="371" dir="0" index="18" bw="16" slack="0"/>
<pin id="372" dir="0" index="19" bw="16" slack="0"/>
<pin id="373" dir="0" index="20" bw="16" slack="0"/>
<pin id="374" dir="0" index="21" bw="16" slack="0"/>
<pin id="375" dir="0" index="22" bw="16" slack="0"/>
<pin id="376" dir="0" index="23" bw="16" slack="0"/>
<pin id="377" dir="0" index="24" bw="16" slack="0"/>
<pin id="378" dir="0" index="25" bw="16" slack="0"/>
<pin id="379" dir="0" index="26" bw="16" slack="0"/>
<pin id="380" dir="0" index="27" bw="16" slack="0"/>
<pin id="381" dir="0" index="28" bw="16" slack="0"/>
<pin id="382" dir="0" index="29" bw="16" slack="0"/>
<pin id="383" dir="0" index="30" bw="16" slack="0"/>
<pin id="384" dir="0" index="31" bw="16" slack="0"/>
<pin id="385" dir="0" index="32" bw="16" slack="0"/>
<pin id="386" dir="0" index="33" bw="16" slack="0"/>
<pin id="387" dir="0" index="34" bw="16" slack="0"/>
<pin id="388" dir="0" index="35" bw="16" slack="0"/>
<pin id="389" dir="0" index="36" bw="16" slack="0"/>
<pin id="390" dir="0" index="37" bw="16" slack="0"/>
<pin id="391" dir="0" index="38" bw="16" slack="0"/>
<pin id="392" dir="0" index="39" bw="16" slack="0"/>
<pin id="393" dir="0" index="40" bw="16" slack="0"/>
<pin id="394" dir="0" index="41" bw="16" slack="0"/>
<pin id="395" dir="0" index="42" bw="16" slack="0"/>
<pin id="396" dir="0" index="43" bw="16" slack="0"/>
<pin id="397" dir="0" index="44" bw="16" slack="0"/>
<pin id="398" dir="0" index="45" bw="16" slack="0"/>
<pin id="399" dir="0" index="46" bw="16" slack="0"/>
<pin id="400" dir="0" index="47" bw="16" slack="0"/>
<pin id="401" dir="0" index="48" bw="16" slack="0"/>
<pin id="402" dir="0" index="49" bw="16" slack="0"/>
<pin id="403" dir="0" index="50" bw="16" slack="0"/>
<pin id="404" dir="0" index="51" bw="16" slack="0"/>
<pin id="405" dir="0" index="52" bw="16" slack="0"/>
<pin id="406" dir="0" index="53" bw="16" slack="0"/>
<pin id="407" dir="0" index="54" bw="16" slack="0"/>
<pin id="408" dir="0" index="55" bw="16" slack="0"/>
<pin id="409" dir="0" index="56" bw="16" slack="0"/>
<pin id="410" dir="0" index="57" bw="16" slack="0"/>
<pin id="411" dir="0" index="58" bw="16" slack="0"/>
<pin id="412" dir="0" index="59" bw="16" slack="0"/>
<pin id="413" dir="0" index="60" bw="16" slack="0"/>
<pin id="414" dir="0" index="61" bw="16" slack="0"/>
<pin id="415" dir="0" index="62" bw="16" slack="0"/>
<pin id="416" dir="0" index="63" bw="16" slack="0"/>
<pin id="417" dir="0" index="64" bw="16" slack="0"/>
<pin id="418" dir="0" index="65" bw="16" slack="0"/>
<pin id="419" dir="0" index="66" bw="16" slack="0"/>
<pin id="420" dir="1" index="67" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln497/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln484_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="i_ih_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_ih/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln489_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="0" index="1" bw="7" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln489/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="i0_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln492_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sX_1_load_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_1_load/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln498_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sY_1_load_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_1_load/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln498_4_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_4/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="pY_1_load_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_1_load/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln498_5_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_5/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="pX_1_load_load_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_1_load/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln498_6_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_6/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="and_ln498_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="and_ln498_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_3/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln498_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_4/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln500_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln500/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln500_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="0" index="1" bw="7" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln500/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="i1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln522_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln522/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln535_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln535/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln535_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln535/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln537_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln537/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln537_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="32" slack="0"/>
<pin id="615" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln537/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln524_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln524/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln525_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln526_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln530_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln530/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln530_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln530/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln532_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln532/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln532_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="32" slack="0"/>
<pin id="655" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln527_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln527/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln506_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="0"/>
<pin id="666" dir="0" index="1" bw="3" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln506/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="i2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln508_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="0"/>
<pin id="678" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln508/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="shl_ln_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="2" slack="0"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln508_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="7" slack="1"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln508/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln508_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="1"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508_2/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln508_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="3"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508/10 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln512_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="0"/>
<pin id="704" dir="0" index="1" bw="3" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln512/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln513_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="i_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln1494_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="1"/>
<pin id="721" dir="0" index="1" bw="16" slack="2"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/14 "/>
</bind>
</comp>

<comp id="724" class="1004" name="pool_res_V_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="16" slack="1"/>
<pin id="727" dir="0" index="2" bw="16" slack="2"/>
<pin id="728" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_res_V_2/14 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln537_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln537/15 "/>
</bind>
</comp>

<comp id="736" class="1004" name="store_ln528_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln528/17 "/>
</bind>
</comp>

<comp id="742" class="1005" name="pool_V_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="5"/>
<pin id="744" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="pool_V_addr "/>
</bind>
</comp>

<comp id="750" class="1005" name="i_ih_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_ih "/>
</bind>
</comp>

<comp id="758" class="1005" name="i0_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="0"/>
<pin id="760" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_V_12_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="1"/>
<pin id="765" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_12 "/>
</bind>
</comp>

<comp id="768" class="1005" name="sX_1_load_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sX_1_load "/>
</bind>
</comp>

<comp id="773" class="1005" name="icmp_ln498_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498 "/>
</bind>
</comp>

<comp id="778" class="1005" name="sY_1_load_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_1_load "/>
</bind>
</comp>

<comp id="783" class="1005" name="icmp_ln498_4_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498_4 "/>
</bind>
</comp>

<comp id="788" class="1005" name="pY_1_load_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pY_1_load "/>
</bind>
</comp>

<comp id="794" class="1005" name="pX_1_load_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pX_1_load "/>
</bind>
</comp>

<comp id="800" class="1005" name="and_ln498_4_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln498_4 "/>
</bind>
</comp>

<comp id="804" class="1005" name="zext_ln500_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="1"/>
<pin id="806" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln500 "/>
</bind>
</comp>

<comp id="812" class="1005" name="i1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="7" slack="0"/>
<pin id="814" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="icmp_ln522_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="2"/>
<pin id="819" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln522 "/>
</bind>
</comp>

<comp id="821" class="1005" name="select_ln537_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln537 "/>
</bind>
</comp>

<comp id="829" class="1005" name="select_ln532_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="2"/>
<pin id="831" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln532 "/>
</bind>
</comp>

<comp id="837" class="1005" name="i2_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="0"/>
<pin id="839" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="add_ln508_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="1"/>
<pin id="844" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln508 "/>
</bind>
</comp>

<comp id="847" class="1005" name="layer_in_V_6_addr_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer_in_V_6_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="layer_in_V_6_load_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer_in_V_6_load "/>
</bind>
</comp>

<comp id="857" class="1005" name="pool_res_V_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="1"/>
<pin id="859" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V "/>
</bind>
</comp>

<comp id="865" class="1005" name="pool_V_addr_4_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="2" slack="1"/>
<pin id="867" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pool_V_addr_4 "/>
</bind>
</comp>

<comp id="870" class="1005" name="i_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="3" slack="0"/>
<pin id="872" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="875" class="1005" name="pool_V_load_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="1"/>
<pin id="877" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_V_load "/>
</bind>
</comp>

<comp id="881" class="1005" name="pool_res_V_2_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="1"/>
<pin id="883" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="203"><net_src comp="154" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="154" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="176" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="198" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="204" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="156" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="156" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="156" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="251"><net_src comp="132" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="156" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="156" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="271"><net_src comp="156" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="276"><net_src comp="158" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="168" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="168" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="184" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="328"><net_src comp="322" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="333"><net_src comp="190" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="146" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="421"><net_src comp="178" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="422"><net_src comp="132" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="423"><net_src comp="4" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="424"><net_src comp="6" pin="0"/><net_sink comp="352" pin=4"/></net>

<net id="425"><net_src comp="8" pin="0"/><net_sink comp="352" pin=5"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="352" pin=6"/></net>

<net id="427"><net_src comp="12" pin="0"/><net_sink comp="352" pin=7"/></net>

<net id="428"><net_src comp="14" pin="0"/><net_sink comp="352" pin=8"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="352" pin=9"/></net>

<net id="430"><net_src comp="18" pin="0"/><net_sink comp="352" pin=10"/></net>

<net id="431"><net_src comp="20" pin="0"/><net_sink comp="352" pin=11"/></net>

<net id="432"><net_src comp="22" pin="0"/><net_sink comp="352" pin=12"/></net>

<net id="433"><net_src comp="24" pin="0"/><net_sink comp="352" pin=13"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="352" pin=14"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="352" pin=15"/></net>

<net id="436"><net_src comp="30" pin="0"/><net_sink comp="352" pin=16"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="352" pin=17"/></net>

<net id="438"><net_src comp="34" pin="0"/><net_sink comp="352" pin=18"/></net>

<net id="439"><net_src comp="36" pin="0"/><net_sink comp="352" pin=19"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="352" pin=20"/></net>

<net id="441"><net_src comp="40" pin="0"/><net_sink comp="352" pin=21"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="352" pin=22"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="352" pin=23"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="352" pin=24"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="352" pin=25"/></net>

<net id="446"><net_src comp="50" pin="0"/><net_sink comp="352" pin=26"/></net>

<net id="447"><net_src comp="52" pin="0"/><net_sink comp="352" pin=27"/></net>

<net id="448"><net_src comp="54" pin="0"/><net_sink comp="352" pin=28"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="352" pin=29"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="352" pin=30"/></net>

<net id="451"><net_src comp="60" pin="0"/><net_sink comp="352" pin=31"/></net>

<net id="452"><net_src comp="62" pin="0"/><net_sink comp="352" pin=32"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="352" pin=33"/></net>

<net id="454"><net_src comp="66" pin="0"/><net_sink comp="352" pin=34"/></net>

<net id="455"><net_src comp="68" pin="0"/><net_sink comp="352" pin=35"/></net>

<net id="456"><net_src comp="70" pin="0"/><net_sink comp="352" pin=36"/></net>

<net id="457"><net_src comp="72" pin="0"/><net_sink comp="352" pin=37"/></net>

<net id="458"><net_src comp="74" pin="0"/><net_sink comp="352" pin=38"/></net>

<net id="459"><net_src comp="76" pin="0"/><net_sink comp="352" pin=39"/></net>

<net id="460"><net_src comp="78" pin="0"/><net_sink comp="352" pin=40"/></net>

<net id="461"><net_src comp="80" pin="0"/><net_sink comp="352" pin=41"/></net>

<net id="462"><net_src comp="82" pin="0"/><net_sink comp="352" pin=42"/></net>

<net id="463"><net_src comp="84" pin="0"/><net_sink comp="352" pin=43"/></net>

<net id="464"><net_src comp="86" pin="0"/><net_sink comp="352" pin=44"/></net>

<net id="465"><net_src comp="88" pin="0"/><net_sink comp="352" pin=45"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="352" pin=46"/></net>

<net id="467"><net_src comp="92" pin="0"/><net_sink comp="352" pin=47"/></net>

<net id="468"><net_src comp="94" pin="0"/><net_sink comp="352" pin=48"/></net>

<net id="469"><net_src comp="96" pin="0"/><net_sink comp="352" pin=49"/></net>

<net id="470"><net_src comp="98" pin="0"/><net_sink comp="352" pin=50"/></net>

<net id="471"><net_src comp="100" pin="0"/><net_sink comp="352" pin=51"/></net>

<net id="472"><net_src comp="102" pin="0"/><net_sink comp="352" pin=52"/></net>

<net id="473"><net_src comp="104" pin="0"/><net_sink comp="352" pin=53"/></net>

<net id="474"><net_src comp="106" pin="0"/><net_sink comp="352" pin=54"/></net>

<net id="475"><net_src comp="108" pin="0"/><net_sink comp="352" pin=55"/></net>

<net id="476"><net_src comp="110" pin="0"/><net_sink comp="352" pin=56"/></net>

<net id="477"><net_src comp="112" pin="0"/><net_sink comp="352" pin=57"/></net>

<net id="478"><net_src comp="114" pin="0"/><net_sink comp="352" pin=58"/></net>

<net id="479"><net_src comp="116" pin="0"/><net_sink comp="352" pin=59"/></net>

<net id="480"><net_src comp="118" pin="0"/><net_sink comp="352" pin=60"/></net>

<net id="481"><net_src comp="120" pin="0"/><net_sink comp="352" pin=61"/></net>

<net id="482"><net_src comp="122" pin="0"/><net_sink comp="352" pin=62"/></net>

<net id="483"><net_src comp="124" pin="0"/><net_sink comp="352" pin=63"/></net>

<net id="484"><net_src comp="126" pin="0"/><net_sink comp="352" pin=64"/></net>

<net id="485"><net_src comp="128" pin="0"/><net_sink comp="352" pin=65"/></net>

<net id="486"><net_src comp="130" pin="0"/><net_sink comp="352" pin=66"/></net>

<net id="491"><net_src comp="277" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="160" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="277" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="166" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="288" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="170" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="288" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="174" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="284" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="519"><net_src comp="134" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="180" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="136" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="180" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="138" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="146" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="140" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="146" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="520" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="530" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="540" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="550" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="556" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="300" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="300" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="170" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="300" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="174" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="182" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="180" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="140" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="180" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="146" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="146" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="140" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="146" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="134" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="182" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="180" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="138" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="180" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="146" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="657"><net_src comp="646" pin="2"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="146" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="138" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="311" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="186" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="311" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="190" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="311" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="192" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="194" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="680" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="693" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="700"><net_src comp="307" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="706"><net_src comp="334" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="186" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="334" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="717"><net_src comp="334" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="190" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="319" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="319" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="134" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="345" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="136" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="221" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="753"><net_src comp="493" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="761"><net_src comp="505" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="766"><net_src comp="208" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="771"><net_src comp="516" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="776"><net_src comp="520" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="781"><net_src comp="526" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="786"><net_src comp="530" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="791"><net_src comp="536" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="797"><net_src comp="546" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="803"><net_src comp="568" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="574" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="815"><net_src comp="584" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="820"><net_src comp="590" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="611" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="832"><net_src comp="651" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="840"><net_src comp="670" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="845"><net_src comp="688" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="850"><net_src comp="246" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="855"><net_src comp="253" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="860"><net_src comp="241" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="868"><net_src comp="266" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="873"><net_src comp="713" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="878"><net_src comp="241" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="884"><net_src comp="724" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="322" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {12 }
	Port: layer_in_row_Array_V_0_0 | {}
	Port: layer_in_row_Array_V_0_1 | {}
	Port: layer_in_row_Array_V_0_2 | {}
	Port: layer_in_row_Array_V_0_3 | {}
	Port: layer_in_row_Array_V_0_4 | {}
	Port: layer_in_row_Array_V_0_5 | {}
	Port: layer_in_row_Array_V_0_6 | {}
	Port: layer_in_row_Array_V_0_7 | {}
	Port: layer_in_row_Array_V_0_8 | {}
	Port: layer_in_row_Array_V_0_9 | {}
	Port: layer_in_row_Array_V_0_10 | {}
	Port: layer_in_row_Array_V_0_11 | {}
	Port: layer_in_row_Array_V_0_12 | {}
	Port: layer_in_row_Array_V_0_13 | {}
	Port: layer_in_row_Array_V_0_14 | {}
	Port: layer_in_row_Array_V_0_15 | {}
	Port: layer_in_row_Array_V_0_16 | {}
	Port: layer_in_row_Array_V_0_17 | {}
	Port: layer_in_row_Array_V_0_18 | {}
	Port: layer_in_row_Array_V_0_19 | {}
	Port: layer_in_row_Array_V_0_20 | {}
	Port: layer_in_row_Array_V_0_21 | {}
	Port: layer_in_row_Array_V_0_22 | {}
	Port: layer_in_row_Array_V_0_23 | {}
	Port: layer_in_row_Array_V_0_24 | {}
	Port: layer_in_row_Array_V_0_25 | {}
	Port: layer_in_row_Array_V_0_26 | {}
	Port: layer_in_row_Array_V_0_27 | {}
	Port: layer_in_row_Array_V_0_28 | {}
	Port: layer_in_row_Array_V_0_29 | {}
	Port: layer_in_row_Array_V_0_30 | {}
	Port: layer_in_row_Array_V_0_31 | {}
	Port: layer_in_row_Array_V_0_32 | {}
	Port: layer_in_row_Array_V_0_33 | {}
	Port: layer_in_row_Array_V_0_34 | {}
	Port: layer_in_row_Array_V_0_35 | {}
	Port: layer_in_row_Array_V_0_36 | {}
	Port: layer_in_row_Array_V_0_37 | {}
	Port: layer_in_row_Array_V_0_38 | {}
	Port: layer_in_row_Array_V_0_39 | {}
	Port: layer_in_row_Array_V_0_40 | {}
	Port: layer_in_row_Array_V_0_41 | {}
	Port: layer_in_row_Array_V_0_42 | {}
	Port: layer_in_row_Array_V_0_43 | {}
	Port: layer_in_row_Array_V_0_44 | {}
	Port: layer_in_row_Array_V_0_45 | {}
	Port: layer_in_row_Array_V_0_46 | {}
	Port: layer_in_row_Array_V_0_47 | {}
	Port: layer_in_row_Array_V_0_48 | {}
	Port: layer_in_row_Array_V_0_49 | {}
	Port: layer_in_row_Array_V_0_50 | {}
	Port: layer_in_row_Array_V_0_51 | {}
	Port: layer_in_row_Array_V_0_52 | {}
	Port: layer_in_row_Array_V_0_53 | {}
	Port: layer_in_row_Array_V_0_54 | {}
	Port: layer_in_row_Array_V_0_55 | {}
	Port: layer_in_row_Array_V_0_56 | {}
	Port: layer_in_row_Array_V_0_57 | {}
	Port: layer_in_row_Array_V_0_58 | {}
	Port: layer_in_row_Array_V_0_59 | {}
	Port: layer_in_row_Array_V_0_60 | {}
	Port: layer_in_row_Array_V_0_61 | {}
	Port: layer_in_row_Array_V_0_62 | {}
	Port: layer_in_row_Array_V_0_63 | {}
	Port: layer_in_V_6 | {3 5 }
	Port: sX_1 | {6 15 }
	Port: sY_1 | {17 }
	Port: pY_1 | {6 }
	Port: pX_1 | {6 }
 - Input state : 
	Port: pooling2d_large_cl_nopad_pad_me : data_V_V | {3 }
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_0 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_1 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_2 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_3 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_4 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_5 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_6 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_7 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_8 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_9 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_10 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_11 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_12 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_13 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_14 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_15 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_16 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_17 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_18 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_19 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_20 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_21 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_22 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_23 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_24 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_25 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_26 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_27 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_28 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_29 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_30 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_31 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_32 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_33 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_34 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_35 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_36 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_37 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_38 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_39 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_40 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_41 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_42 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_43 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_44 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_45 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_46 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_47 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_48 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_49 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_50 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_51 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_52 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_53 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_54 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_55 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_56 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_57 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_58 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_59 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_60 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_61 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_62 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_row_Array_V_0_63 | {}
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_V_6 | {3 5 8 9 }
	Port: pooling2d_large_cl_nopad_pad_me : sX_1 | {5 }
	Port: pooling2d_large_cl_nopad_pad_me : sY_1 | {5 }
	Port: pooling2d_large_cl_nopad_pad_me : pY_1 | {5 }
	Port: pooling2d_large_cl_nopad_pad_me : pX_1 | {5 }
  - Chain level:
	State 1
		pool_V_addr : 1
	State 2
		icmp_ln484 : 1
		i_ih : 1
		br_ln484 : 2
	State 3
		icmp_ln489 : 1
		i0 : 1
		br_ln489 : 2
	State 4
		tmpdata_V_addr : 1
		store_ln492 : 2
	State 5
		icmp_ln498 : 1
		icmp_ln498_4 : 1
		icmp_ln498_5 : 1
		icmp_ln498_6 : 1
		and_ln498 : 2
		and_ln498_3 : 2
		and_ln498_4 : 2
		br_ln498 : 2
	State 6
		zext_ln500 : 1
		icmp_ln500 : 1
		i1 : 1
		br_ln500 : 2
		br_ln522 : 1
		store_ln535 : 1
		select_ln537 : 1
		br_ln526 : 1
		store_ln530 : 1
		select_ln532 : 1
	State 7
		icmp_ln506 : 1
		i2 : 1
		br_ln506 : 2
		trunc_ln508 : 1
		shl_ln : 2
		add_ln508 : 3
	State 8
		layer_in_V_6_addr : 1
		layer_in_V_6_load : 2
	State 9
	State 10
		pool_V_addr_3 : 1
		store_ln508 : 2
	State 11
	State 12
		icmp_ln512 : 1
		br_ln512 : 2
		zext_ln513 : 1
		pool_V_addr_4 : 2
		pool_V_load : 3
		i : 1
		write_ln516 : 1
	State 13
	State 14
		pool_res_V_2 : 1
	State 15
	State 16
	State 17
		store_ln528 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352 |    1    |  12.566 |   1227  |   253   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                           i_ih_fu_493                           |    0    |    0    |    0    |    15   |    0    |
|          |                            i0_fu_505                            |    0    |    0    |    0    |    15   |    0    |
|          |                            i1_fu_584                            |    0    |    0    |    0    |    15   |    0    |
|          |                         add_ln535_fu_595                        |    0    |    0    |    0    |    39   |    0    |
|    add   |                         add_ln537_fu_606                        |    0    |    0    |    0    |    39   |    0    |
|          |                         add_ln530_fu_635                        |    0    |    0    |    0    |    39   |    0    |
|          |                         add_ln532_fu_646                        |    0    |    0    |    0    |    39   |    0    |
|          |                            i2_fu_670                            |    0    |    0    |    0    |    12   |    0    |
|          |                         add_ln508_fu_688                        |    0    |    0    |    0    |    15   |    0    |
|          |                             i_fu_713                            |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        icmp_ln484_fu_487                        |    0    |    0    |    0    |    11   |    0    |
|          |                        icmp_ln489_fu_499                        |    0    |    0    |    0    |    11   |    0    |
|          |                        icmp_ln498_fu_520                        |    0    |    0    |    0    |    18   |    0    |
|          |                       icmp_ln498_4_fu_530                       |    0    |    0    |    0    |    18   |    0    |
|          |                       icmp_ln498_5_fu_540                       |    0    |    0    |    0    |    18   |    0    |
|   icmp   |                       icmp_ln498_6_fu_550                       |    0    |    0    |    0    |    18   |    0    |
|          |                        icmp_ln500_fu_578                        |    0    |    0    |    0    |    11   |    0    |
|          |                        icmp_ln522_fu_590                        |    0    |    0    |    0    |    18   |    0    |
|          |                        icmp_ln526_fu_630                        |    0    |    0    |    0    |    18   |    0    |
|          |                        icmp_ln506_fu_664                        |    0    |    0    |    0    |    9    |    0    |
|          |                        icmp_ln512_fu_702                        |    0    |    0    |    0    |    9    |    0    |
|          |                        icmp_ln1494_fu_719                       |    0    |    0    |    0    |    13   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       select_ln537_fu_611                       |    0    |    0    |    0    |    32   |    0    |
|  select  |                       select_ln532_fu_651                       |    0    |    0    |    0    |    32   |    0    |
|          |                       pool_res_V_2_fu_724                       |    0    |    0    |    0    |    16   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         and_ln498_fu_556                        |    0    |    0    |    0    |    2    |    0    |
|    and   |                        and_ln498_3_fu_562                       |    0    |    0    |    0    |    2    |    0    |
|          |                        and_ln498_4_fu_568                       |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                       tmp_V_12_read_fu_208                      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |                     write_ln516_write_fu_214                    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        zext_ln492_fu_511                        |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln500_fu_574                        |    0    |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln508_2_fu_693                       |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln508_fu_697                        |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln513_fu_708                        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                        trunc_ln508_fu_676                       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                          shl_ln_fu_680                          |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                 |    1    |  12.566 |   1227  |   751   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|  pool_V |    0   |   32   |    1   |    0   |
|tmpdata_V|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    1   |   32   |    1   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln508_reg_842    |    8   |
|   and_ln498_4_reg_800   |    1   |
|       i0_0_reg_284      |    7   |
|        i0_reg_758       |    7   |
|       i1_0_reg_296      |    7   |
|        i1_reg_812       |    7   |
|       i2_0_reg_307      |    3   |
|        i2_reg_837       |    3   |
|       i_0_reg_330       |    3   |
|      i_ih_0_reg_273     |    8   |
|       i_ih_reg_750      |    8   |
|        i_reg_870        |    3   |
|   icmp_ln498_4_reg_783  |    1   |
|    icmp_ln498_reg_773   |    1   |
|    icmp_ln522_reg_817   |    1   |
|layer_in_V_6_addr_reg_847|    8   |
|layer_in_V_6_load_reg_852|   16   |
|    pX_1_load_reg_794    |   32   |
|    pY_1_load_reg_788    |   32   |
|  pool_V_addr_4_reg_865  |    2   |
|   pool_V_addr_reg_742   |    2   |
|   pool_V_load_reg_875   |   16   |
|   pool_res_V_2_reg_881  |   16   |
|    pool_res_V_reg_857   |   16   |
|    sX_1_load_reg_768    |   32   |
|    sY_1_load_reg_778    |   32   |
|   select_ln532_reg_829  |   32   |
|   select_ln537_reg_821  |   32   |
|    storemerge_reg_341   |   32   |
|     tmp_V_12_reg_763    |   16   |
|      tmp_V_reg_319      |   16   |
|    zext_ln500_reg_804   |    8   |
+-------------------------+--------+
|          Total          |   408  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_241 |  p0  |   4  |   2  |    8   ||    21   |
| grp_access_fu_253 |  p0  |   2  |   8  |   16   ||    9    |
|    i0_0_reg_284   |  p0  |   2  |   7  |   14   ||    9    |
|    i2_0_reg_307   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  7.1675 ||    48   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   12   |  1227  |   751  |    0   |
|   Memory  |    1   |    -   |   32   |    1   |    0   |
|Multiplexer|    -   |    7   |    -   |   48   |    -   |
|  Register |    -   |    -   |   408  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   19   |  1667  |   800  |    0   |
+-----------+--------+--------+--------+--------+--------+
