<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='77' u='c' c='_ZN4llvm17MachineBasicBlock16RegisterMaskPairC1EtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='317' u='c' c='_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='195' u='c' c='_ZNK4llvm19TargetRegisterClass11getLaneMaskEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='392' u='c' c='_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='418' u='c' c='_ZNK4llvm18TargetRegisterInfo16getCoveringLanesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='612' u='c' c='_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='626' u='c' c='_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='97' u='c' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='650' u='c' c='_ZN4llvm12LiveInterval8SubRangeC1ENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='655' u='c' c='_ZN4llvm12LiveInterval8SubRangeC1ENS_11LaneBitmaskERKNS_9LiveRangeERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='734' u='c' c='_ZN4llvm12LiveInterval14createSubRangeERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='744' u='c' c='_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskERKNS_9LiveRangeE'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='57' u='c' c='_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='70' u='c' c='_ZN4llvm17VReg2SUnitOperIdxC1EjNS_11LaneBitmaskEjPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='203' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='208' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='214' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='224' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='225' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='243' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='248' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='267' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='297' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='298' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='301' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='306' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='317' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='324' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='336' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='401' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='405' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='462' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='462' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='481' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='516' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='519' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='528' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='529' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='908' u='c' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='927' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='929' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='930' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='935' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='943' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='946' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='947' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='954' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='972' u='c' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='981' u='c' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1031' u='c' c='_ZNK4llvm12LiveInterval8SubRange5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1084' u='c' c='_ZNK4llvm12LiveInterval6verifyEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1085' u='c' c='_ZNK4llvm12LiveInterval6verifyEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1404' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses10DistributeERNS_12LiveIntervalEPPS1_RNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='373' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='374' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='382' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='432' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='559' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='587' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='772' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1000' u='c' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1002' u='c' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1030' u='c' c='_ZN4llvm13LiveIntervals8HMEditor11updateRangeERNS_9LiveRangeEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1039' u='c' c='_ZN4llvm13LiveIntervals8HMEditor11updateRangeERNS_9LiveRangeEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1243' u='c' c='_ZN4llvm13LiveIntervals8HMEditor12handleMoveUpERNS_9LiveRangeEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1396' u='c' c='_ZN4llvm13LiveIntervals8HMEditor17findLastUseBeforeENS_9SlotIndexEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1503' u='c' c='_ZN4llvm13LiveIntervals19repairOldRegInRangeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_NS_9SlotIndexERNS_9LiveRangeEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1605' u='c' c='_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='160' u='c' c='_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='94' u='c' c='_ZN4llvm13LiveRangeCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='97' u='c' c='_ZN4llvm13LiveRangeCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='121' u='c' c='_ZN4llvm13LiveRangeCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='160' u='c' c='_ZN4llvm13LiveRangeCalc12extendToUsesERNS_9LiveRangeEjNS_11LaneBitmaskEPNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='183' u='c' c='_ZN4llvm13LiveRangeCalc12extendToUsesERNS_9LiveRangeEjNS_11LaneBitmaskEPNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='49' u='c' c='_ZN4llvm13LiveRangeEdit23createEmptyIntervalFromEjb'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='251' u='c' c='_ZNK4llvm13LiveRangeEdit9useIsKillERKNS_12LiveIntervalERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='87' u='c' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='88' u='c' c='_ZL15addBlockLiveInsRN4llvm12LiveRegUnitsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='722' u='c' c='_ZN12_GLOBAL__N_18MIParser22parseBasicBlockLiveinsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='639' u='c' c='_ZN4llvm9MIPrinter5printERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='395' u='c' c='_ZNK4llvm17MachineBasicBlock5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEPKNS_11SlotIndexesEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='463' u='c' c='_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='477' u='c' c='_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='479' u='c' c='_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='44' u='c' c='_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='264' u='c' c='_ZN4llvm10LiveRegSet13IndexMaskPairC1EjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='297' u='c' c='_ZNK4llvm10LiveRegSet8containsEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='304' u='c' c='_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='306' u='c' c='_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='307' u='c' c='_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='320' u='c' c='_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='334' u='c' c='_ZNK4llvm10LiveRegSet8appendToERT_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1118' u='c' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='531' u='c' c='_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='563' u='c' c='_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1738' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1753' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1762' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1781' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1830' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1832' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1835' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1838' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1932' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1934' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2219' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2226' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2234' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2242' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2252' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2272' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2281' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2290' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2295' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2311' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2318' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2325' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2332' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2340' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2359' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2367' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2376' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2387' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2417' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2429' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2440' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2461' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2493' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2504' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2520' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2523' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2534' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2544' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2546' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2547' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='920' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='923' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='931' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='934' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='951' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1350' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1388' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1407' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1410' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1529' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1568' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1590' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1625' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1702' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1929' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1931' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2333' u='c' c='_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2423' u='c' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2424' u='c' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2526' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2573' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2624' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2634' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2672' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2851' u='c' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2853' u='c' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2875' u='c' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3040' u='c' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3060' u='c' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3062' u='c' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3206' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3208' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3246' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3271' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3278' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3331' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3335' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3347' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3351' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3352' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='102' u='c' c='_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='110' u='c' c='_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='157' u='c' c='_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='157' u='c' c='_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='351' u='c' c='_ZN4llvm18RegPressureTracker12initLiveThruERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='362' u='c' c='_ZL11getRegLanesN4llvm8ArrayRefINS_16RegisterMaskPairEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='375' u='c' c='_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='415' u='c' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='542' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='597' u='c' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='608' u='c' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='692' u='c' c='_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='693' u='c' c='_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='693' u='c' c='_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='713' u='c' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='716' u='c' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='716' u='c' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='731' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='732' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='732' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='737' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='738' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='738' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='764' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='767' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='778' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='778' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='790' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='791' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='798' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='808' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='810' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='819' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='823' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='823' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='829' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='902' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='903' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='903' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='904' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='910' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='911' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='919' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='920' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='920' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1050' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1051' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1052' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1052' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1058' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1059' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1059' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1292' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1298' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1298' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1306' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1307' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1307' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='53' u='c' c='_ZN4llvm12RegScavenger10setRegUsedEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='186' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='231' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs15rewriteOperandsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='284' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs10distributeERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='394' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='412' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='414' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='419' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='450' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='454' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='473' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='478' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='482' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='499' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='505' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='506' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='410' u='c' c='_ZN4llvm11SplitEditor18getSubRangeForMaskENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='427' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='451' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='530' u='c' c='_ZN4llvm11SplitEditor21buildSingleSubRegCopyEjjRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRNS_12LiveIntervalEbNS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='568' u='c' c='_ZN4llvm11SplitEditor9buildCopyEjjNS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='601' u='c' c='_ZN4llvm11SplitEditor9buildCopyEjjNS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='608' u='c' c='_ZN4llvm11SplitEditor9buildCopyEjjNS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='660' u='c' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='666' u='c' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1252' u='c' c='_ZN4llvm11SplitEditor14extendPHIRangeERNS_17MachineBasicBlockERNS_13LiveRangeCalcERNS_9LiveRangeENS_11LaneBitmaskENS_8ArrayRefINS_9SlotIndexEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1288' u='c' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1296' u='c' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1297' u='c' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1380' u='c' c='_ZN4llvm11SplitEditor15rewriteAssignedEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1392' u='c' c='_ZN4llvm11SplitEditor15rewriteAssignedEb'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='52' u='c' c='_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='302' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalEj'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='307' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalEj'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='369' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='74' u='c' c='_ZL7isEqualRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='98' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='102' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='112' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='118' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='118' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='119' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='122' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='242' u='c' c='_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='244' u='c' c='_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='261' u='c' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='320' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='321' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='321' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='336' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='338' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='338' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='344' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='345' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='346' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='346' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='380' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='382' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='382' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='386' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='388' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='388' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='410' u='c' c='_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='412' u='c' c='_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='412' u='c' c='_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='448' u='c' c='_ZL14reportMismatchRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_PKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='451' u='c' c='_ZL14reportMismatchRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_PKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='454' u='c' c='_ZL14reportMismatchRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_PKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='456' u='c' c='_ZL14reportMismatchRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_PKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='464' u='c' c='_ZL14reportMismatchRKN4llvm8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_PKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='502' u='c' c='_ZN4llvm12GCNRPTracker13printLiveRegsERNS_11raw_ostreamERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS4_EEEERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='170' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='175' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='234' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='283' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='375' u='c' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='384' u='c' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1727' u='c' c='_ZNK4llvm14SIRegisterInfo15findReachingDefEjjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1727' u='c' c='_ZNK4llvm14SIRegisterInfo15findReachingDefEjjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='324' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='324' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='355' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='379' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='380' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='426' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='530' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateDeadFlagsEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='77' u='c' c='_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='84' u='c' c='_ZNK4llvm3rdf11RegisterRefeqERKS1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='92' u='c' c='_ZNK4llvm3rdf11RegisterRefltERKS1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='124' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo13getRefForUnitEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='197' u='c' c='_ZNK4llvm3rdf12RegisterAggr11rr_iteratordeEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='231' u='c' c='_ZN4llvm3rdf16PrintLaneMaskOptC1ENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.h' l='440' u='c' c='_ZN4llvm3rdf13LaneMaskIndex19getIndexForLaneMaskENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.h' l='445' u='c' c='_ZNK4llvm3rdf13LaneMaskIndex19getIndexForLaneMaskENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.h' l='741' u='c' c='_ZN4llvm3rdf13DataFlowGraph4packENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.h' l='741' u='c' c='_ZN4llvm3rdf13DataFlowGraph4packENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.h' l='744' u='c' c='_ZNK4llvm3rdf13DataFlowGraph4packENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.h' l='744' u='c' c='_ZNK4llvm3rdf13DataFlowGraph4packENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='124' u='c' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='124' u='c' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='53' u='c' c='_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_16PrintLaneMaskOptE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='63' u='c' c='_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_11RegisterRefEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='901' u='c' c='_ZN4llvm3rdf13DataFlowGraph5buildEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='982' u='c' c='_ZNK4llvm3rdf13DataFlowGraph11restrictRefENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='983' u='c' c='_ZNK4llvm3rdf13DataFlowGraph11restrictRefENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='65' u='c' c='_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintISt3mapIjSt3setISt4pairIjNS_11LaneBitmaskEESt4lessIS8_ESaIS8_EES9_IjESaIS6_IKjSC_EEEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='522' u='c' c='_ZN4llvm3rdf8Liveness14computePhiInfoEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='649' u='c' c='_ZN4llvm3rdf8Liveness14computePhiInfoEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='652' u='c' c='_ZN4llvm3rdf8Liveness14computePhiInfoEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='777' u='c' c='_ZN4llvm3rdf8Liveness14computeLiveInsEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='813' u='c' c='_ZN4llvm3rdf8Liveness14computeLiveInsEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='847' u='c' c='_ZN4llvm3rdf8Liveness12resetLiveInsEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='867' u='c' c='_ZN4llvm3rdf8Liveness10resetKillsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='1096' u='c' c='_ZN4llvm3rdf8Liveness8traverseEPNS_17MachineBasicBlockERSt3mapIjSt3setISt4pairIjNS_11LaneBitmaskEESt4lessIS8_ESaIS8_EES9_IjESaIS6_IKjSC_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='1097' u='c' c='_ZN4llvm3rdf8Liveness8traverseEPNS_17MachineBasicBlockERSt3mapIjSt3setISt4pairIjNS_11LaneBitmaskEESt4lessIS8_ESaIS8_EES9_IjESaIS6_IKjSC_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='1111' u='c' c='_ZN4llvm3rdf8Liveness8traverseEPNS_17MachineBasicBlockERSt3mapIjSt3setISt4pairIjNS_11LaneBitmaskEESt4lessIS8_ESaIS8_EES9_IjESaIS6_IKjSC_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='37' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='141' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='147' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='172' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='172' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='180' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='183' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='229' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='232' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='234' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='235' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='246' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='261' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='276' u='c' c='_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='359' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='361' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='376' u='c' c='_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='55' u='c' c='_ZNK4llvm11MaskRolPaireqES0_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='58' u='c' c='_ZNK4llvm11MaskRolPairneES0_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='108' u='c' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='119' u='c' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1469' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1486' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1491' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1530' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2050' u='c' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2057' u='c' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='667' u='c' c='_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='804' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1259' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1405' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1513' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1634' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1659' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
