IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.26        Core1: 12.34        
Core2: 45.20        Core3: 33.41        
Core4: 29.05        Core5: 44.57        
Core6: 36.30        Core7: 11.00        
Core8: 11.90        Core9: 34.29        
Core10: 42.04        Core11: 44.82        
Core12: 22.00        Core13: 40.77        
Core14: 14.76        Core15: 13.18        
Core16: 21.89        Core17: 28.56        
Core18: 43.38        Core19: 28.62        
Core20: 23.13        Core21: 14.81        
Core22: 13.00        Core23: 36.20        
Core24: 45.01        Core25: 28.78        
Core26: 43.86        Core27: 28.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.18
Socket1: 26.29
DDR read Latency(ns)
Socket0: 633.57
Socket1: 577.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.34        Core1: 12.59        
Core2: 46.37        Core3: 35.00        
Core4: 29.09        Core5: 45.05        
Core6: 37.60        Core7: 11.13        
Core8: 12.09        Core9: 34.17        
Core10: 45.46        Core11: 45.28        
Core12: 22.44        Core13: 40.99        
Core14: 15.37        Core15: 13.57        
Core16: 22.37        Core17: 28.38        
Core18: 43.33        Core19: 28.62        
Core20: 23.76        Core21: 15.28        
Core22: 13.93        Core23: 35.77        
Core24: 46.37        Core25: 27.72        
Core26: 43.85        Core27: 28.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.41
Socket1: 26.53
DDR read Latency(ns)
Socket0: 614.29
Socket1: 581.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.34        Core1: 12.73        
Core2: 43.92        Core3: 34.78        
Core4: 29.97        Core5: 45.42        
Core6: 39.70        Core7: 11.10        
Core8: 12.28        Core9: 33.39        
Core10: 34.29        Core11: 45.42        
Core12: 21.63        Core13: 33.80        
Core14: 15.29        Core15: 13.71        
Core16: 22.02        Core17: 29.69        
Core18: 43.54        Core19: 28.32        
Core20: 23.59        Core21: 15.51        
Core22: 13.91        Core23: 36.21        
Core24: 37.49        Core25: 28.97        
Core26: 43.84        Core27: 29.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 26.92
DDR read Latency(ns)
Socket0: 600.23
Socket1: 567.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.38        Core1: 12.45        
Core2: 45.80        Core3: 33.03        
Core4: 29.42        Core5: 44.96        
Core6: 36.10        Core7: 10.94        
Core8: 11.79        Core9: 34.18        
Core10: 44.38        Core11: 45.15        
Core12: 22.47        Core13: 36.81        
Core14: 15.66        Core15: 13.51        
Core16: 21.82        Core17: 29.81        
Core18: 43.25        Core19: 27.13        
Core20: 22.42        Core21: 15.07        
Core22: 13.67        Core23: 35.98        
Core24: 52.14        Core25: 28.58        
Core26: 43.27        Core27: 28.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.30
Socket1: 26.31
DDR read Latency(ns)
Socket0: 616.89
Socket1: 583.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.21        Core1: 12.57        
Core2: 47.42        Core3: 32.41        
Core4: 28.99        Core5: 45.21        
Core6: 37.75        Core7: 11.05        
Core8: 12.09        Core9: 33.76        
Core10: 44.38        Core11: 45.27        
Core12: 22.06        Core13: 38.22        
Core14: 15.60        Core15: 13.48        
Core16: 21.88        Core17: 29.57        
Core18: 43.60        Core19: 27.45        
Core20: 23.49        Core21: 15.38        
Core22: 13.56        Core23: 35.41        
Core24: 49.64        Core25: 28.98        
Core26: 44.15        Core27: 28.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 26.59
DDR read Latency(ns)
Socket0: 619.10
Socket1: 575.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.24        Core1: 12.49        
Core2: 45.03        Core3: 32.25        
Core4: 28.66        Core5: 44.90        
Core6: 35.18        Core7: 11.03        
Core8: 11.89        Core9: 37.14        
Core10: 40.83        Core11: 44.92        
Core12: 22.29        Core13: 38.11        
Core14: 14.59        Core15: 13.15        
Core16: 21.96        Core17: 31.99        
Core18: 43.49        Core19: 28.46        
Core20: 22.68        Core21: 15.07        
Core22: 13.45        Core23: 36.37        
Core24: 46.27        Core25: 29.39        
Core26: 44.04        Core27: 28.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.25
Socket1: 26.50
DDR read Latency(ns)
Socket0: 632.12
Socket1: 576.72
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.55        Core1: 11.43        
Core2: 44.26        Core3: 43.05        
Core4: 30.30        Core5: 41.99        
Core6: 27.31        Core7: 10.69        
Core8: 10.85        Core9: 33.53        
Core10: 33.72        Core11: 41.56        
Core12: 30.10        Core13: 33.79        
Core14: 12.87        Core15: 12.36        
Core16: 24.05        Core17: 31.42        
Core18: 42.05        Core19: 29.97        
Core20: 20.23        Core21: 13.98        
Core22: 13.84        Core23: 33.85        
Core24: 43.63        Core25: 25.83        
Core26: 44.12        Core27: 30.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.34
Socket1: 25.05
DDR read Latency(ns)
Socket0: 666.61
Socket1: 682.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.41        Core1: 11.35        
Core2: 43.38        Core3: 42.88        
Core4: 31.67        Core5: 41.79        
Core6: 27.17        Core7: 10.57        
Core8: 10.81        Core9: 34.32        
Core10: 34.12        Core11: 41.42        
Core12: 29.58        Core13: 32.24        
Core14: 12.86        Core15: 12.52        
Core16: 23.21        Core17: 29.70        
Core18: 41.82        Core19: 27.07        
Core20: 19.83        Core21: 13.37        
Core22: 14.40        Core23: 34.66        
Core24: 50.11        Core25: 25.84        
Core26: 42.87        Core27: 30.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.20
Socket1: 24.52
DDR read Latency(ns)
Socket0: 674.74
Socket1: 710.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.53        Core1: 11.49        
Core2: 43.73        Core3: 40.40        
Core4: 31.45        Core5: 41.90        
Core6: 26.09        Core7: 10.83        
Core8: 10.91        Core9: 30.90        
Core10: 35.48        Core11: 40.97        
Core12: 28.73        Core13: 31.94        
Core14: 12.80        Core15: 12.31        
Core16: 23.81        Core17: 31.74        
Core18: 42.04        Core19: 29.75        
Core20: 19.79        Core21: 12.87        
Core22: 14.05        Core23: 34.10        
Core24: 38.08        Core25: 25.95        
Core26: 43.83        Core27: 29.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.40
Socket1: 24.73
DDR read Latency(ns)
Socket0: 679.17
Socket1: 695.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.55        Core1: 11.13        
Core2: 40.94        Core3: 41.35        
Core4: 31.54        Core5: 41.34        
Core6: 26.91        Core7: 10.63        
Core8: 10.67        Core9: 33.59        
Core10: 35.12        Core11: 41.97        
Core12: 29.91        Core13: 32.80        
Core14: 12.98        Core15: 12.40        
Core16: 23.22        Core17: 28.62        
Core18: 41.75        Core19: 25.30        
Core20: 19.78        Core21: 12.90        
Core22: 14.00        Core23: 33.48        
Core24: 41.29        Core25: 23.23        
Core26: 43.00        Core27: 28.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 23.90
DDR read Latency(ns)
Socket0: 677.56
Socket1: 736.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.70        Core1: 11.64        
Core2: 43.46        Core3: 43.20        
Core4: 30.08        Core5: 41.88        
Core6: 27.65        Core7: 10.62        
Core8: 10.78        Core9: 34.97        
Core10: 33.71        Core11: 42.39        
Core12: 30.41        Core13: 33.43        
Core14: 12.86        Core15: 12.48        
Core16: 24.62        Core17: 32.28        
Core18: 41.85        Core19: 30.86        
Core20: 20.11        Core21: 13.23        
Core22: 14.89        Core23: 36.96        
Core24: 45.79        Core25: 26.37        
Core26: 43.10        Core27: 31.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.37
Socket1: 25.25
DDR read Latency(ns)
Socket0: 675.35
Socket1: 691.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.46        Core1: 11.47        
Core2: 43.76        Core3: 41.87        
Core4: 31.25        Core5: 41.57        
Core6: 26.91        Core7: 10.74        
Core8: 10.77        Core9: 34.01        
Core10: 34.69        Core11: 41.71        
Core12: 30.22        Core13: 30.95        
Core14: 12.82        Core15: 12.72        
Core16: 22.90        Core17: 30.32        
Core18: 41.66        Core19: 28.29        
Core20: 19.76        Core21: 12.84        
Core22: 13.95        Core23: 35.30        
Core24: 42.62        Core25: 26.23        
Core26: 43.69        Core27: 30.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.22
Socket1: 24.80
DDR read Latency(ns)
Socket0: 676.69
Socket1: 708.81
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.93        Core1: 12.34        
Core2: 38.06        Core3: 46.04        
Core4: 23.25        Core5: 43.08        
Core6: 42.64        Core7: 10.32        
Core8: 11.32        Core9: 28.24        
Core10: 36.69        Core11: 41.73        
Core12: 29.38        Core13: 41.25        
Core14: 13.09        Core15: 14.62        
Core16: 23.59        Core17: 47.64        
Core18: 44.20        Core19: 32.68        
Core20: 21.75        Core21: 14.92        
Core22: 14.42        Core23: 39.83        
Core24: 46.14        Core25: 28.26        
Core26: 45.12        Core27: 39.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.35
Socket1: 26.49
DDR read Latency(ns)
Socket0: 728.98
Socket1: 570.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.05        Core1: 12.38        
Core2: 38.48        Core3: 46.63        
Core4: 22.82        Core5: 43.11        
Core6: 38.76        Core7: 10.31        
Core8: 11.31        Core9: 28.14        
Core10: 36.49        Core11: 41.00        
Core12: 30.06        Core13: 41.11        
Core14: 12.81        Core15: 14.13        
Core16: 22.93        Core17: 47.97        
Core18: 44.38        Core19: 32.75        
Core20: 22.36        Core21: 14.36        
Core22: 13.81        Core23: 37.02        
Core24: 42.22        Core25: 27.85        
Core26: 45.22        Core27: 41.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.40
Socket1: 26.20
DDR read Latency(ns)
Socket0: 740.00
Socket1: 581.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.03        Core1: 12.16        
Core2: 38.20        Core3: 45.66        
Core4: 25.04        Core5: 42.50        
Core6: 36.71        Core7: 10.37        
Core8: 11.19        Core9: 27.90        
Core10: 35.98        Core11: 40.74        
Core12: 29.55        Core13: 34.27        
Core14: 13.07        Core15: 14.42        
Core16: 22.80        Core17: 48.24        
Core18: 44.58        Core19: 32.78        
Core20: 21.04        Core21: 14.79        
Core22: 13.68        Core23: 41.49        
Core24: 43.24        Core25: 27.69        
Core26: 45.35        Core27: 41.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 26.21
DDR read Latency(ns)
Socket0: 738.90
Socket1: 585.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.97        Core1: 12.34        
Core2: 37.87        Core3: 46.03        
Core4: 23.79        Core5: 43.06        
Core6: 39.14        Core7: 10.30        
Core8: 11.28        Core9: 27.70        
Core10: 37.32        Core11: 41.84        
Core12: 30.21        Core13: 42.94        
Core14: 12.87        Core15: 14.63        
Core16: 23.39        Core17: 47.55        
Core18: 44.41        Core19: 32.70        
Core20: 20.98        Core21: 15.36        
Core22: 14.04        Core23: 41.12        
Core24: 43.07        Core25: 27.79        
Core26: 45.22        Core27: 41.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.58
Socket1: 26.58
DDR read Latency(ns)
Socket0: 726.34
Socket1: 580.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.91        Core1: 12.36        
Core2: 38.62        Core3: 46.37        
Core4: 22.90        Core5: 43.13        
Core6: 45.43        Core7: 10.24        
Core8: 11.24        Core9: 27.60        
Core10: 36.54        Core11: 42.12        
Core12: 30.51        Core13: 41.29        
Core14: 12.94        Core15: 14.73        
Core16: 22.80        Core17: 47.46        
Core18: 44.44        Core19: 32.64        
Core20: 21.91        Core21: 15.45        
Core22: 14.62        Core23: 41.09        
Core24: 44.67        Core25: 27.21        
Core26: 45.14        Core27: 41.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.46
Socket1: 26.45
DDR read Latency(ns)
Socket0: 726.08
Socket1: 582.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.90        Core1: 12.37        
Core2: 38.52        Core3: 44.24        
Core4: 21.43        Core5: 42.51        
Core6: 44.99        Core7: 10.21        
Core8: 11.11        Core9: 27.42        
Core10: 35.80        Core11: 41.13        
Core12: 29.38        Core13: 43.83        
Core14: 12.43        Core15: 14.11        
Core16: 22.69        Core17: 47.11        
Core18: 43.86        Core19: 32.44        
Core20: 21.43        Core21: 15.17        
Core22: 13.97        Core23: 39.50        
Core24: 45.11        Core25: 26.72        
Core26: 44.98        Core27: 39.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.93
Socket1: 25.97
DDR read Latency(ns)
Socket0: 753.82
Socket1: 585.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.18        Core1: 12.30        
Core2: 46.62        Core3: 43.01        
Core4: 29.13        Core5: 44.07        
Core6: 35.70        Core7: 11.11        
Core8: 11.50        Core9: 32.48        
Core10: 46.29        Core11: 42.09        
Core12: 29.36        Core13: 21.68        
Core14: 13.62        Core15: 13.87        
Core16: 26.88        Core17: 27.53        
Core18: 42.31        Core19: 27.86        
Core20: 31.25        Core21: 13.77        
Core22: 16.24        Core23: 33.39        
Core24: 19.33        Core25: 25.95        
Core26: 42.41        Core27: 33.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 26.03
DDR read Latency(ns)
Socket0: 634.09
Socket1: 655.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.17        Core1: 12.19        
Core2: 45.41        Core3: 41.48        
Core4: 27.25        Core5: 43.92        
Core6: 35.50        Core7: 11.12        
Core8: 11.47        Core9: 37.00        
Core10: 45.85        Core11: 41.99        
Core12: 29.07        Core13: 21.10        
Core14: 13.38        Core15: 14.04        
Core16: 26.63        Core17: 28.20        
Core18: 42.31        Core19: 31.80        
Core20: 30.89        Core21: 13.51        
Core22: 16.17        Core23: 37.59        
Core24: 19.23        Core25: 26.53        
Core26: 41.87        Core27: 35.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.70
Socket1: 26.40
DDR read Latency(ns)
Socket0: 648.61
Socket1: 638.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.34        Core1: 12.23        
Core2: 41.72        Core3: 42.59        
Core4: 26.88        Core5: 43.85        
Core6: 35.83        Core7: 11.33        
Core8: 11.33        Core9: 33.70        
Core10: 35.71        Core11: 42.07        
Core12: 29.88        Core13: 23.16        
Core14: 13.44        Core15: 13.90        
Core16: 27.11        Core17: 27.71        
Core18: 42.06        Core19: 29.73        
Core20: 31.84        Core21: 13.59        
Core22: 15.82        Core23: 37.10        
Core24: 18.82        Core25: 25.87        
Core26: 42.40        Core27: 33.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 26.10
DDR read Latency(ns)
Socket0: 650.31
Socket1: 649.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.21        Core1: 12.13        
Core2: 44.21        Core3: 42.47        
Core4: 27.18        Core5: 44.10        
Core6: 35.63        Core7: 11.17        
Core8: 11.24        Core9: 36.77        
Core10: 44.18        Core11: 42.33        
Core12: 28.35        Core13: 22.98        
Core14: 13.43        Core15: 14.31        
Core16: 26.23        Core17: 28.84        
Core18: 42.47        Core19: 32.01        
Core20: 30.07        Core21: 13.70        
Core22: 16.13        Core23: 33.18        
Core24: 19.39        Core25: 27.62        
Core26: 42.78        Core27: 35.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 26.69
DDR read Latency(ns)
Socket0: 654.75
Socket1: 628.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.11        Core1: 12.29        
Core2: 46.14        Core3: 43.15        
Core4: 29.09        Core5: 44.28        
Core6: 35.30        Core7: 11.18        
Core8: 11.24        Core9: 34.99        
Core10: 43.04        Core11: 42.01        
Core12: 28.35        Core13: 22.18        
Core14: 13.85        Core15: 13.90        
Core16: 26.20        Core17: 27.86        
Core18: 42.66        Core19: 29.53        
Core20: 30.79        Core21: 13.97        
Core22: 16.11        Core23: 32.10        
Core24: 19.18        Core25: 25.70        
Core26: 41.90        Core27: 32.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 26.30
DDR read Latency(ns)
Socket0: 643.71
Socket1: 647.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.18        Core1: 12.13        
Core2: 45.10        Core3: 43.73        
Core4: 27.16        Core5: 43.41        
Core6: 35.10        Core7: 11.01        
Core8: 11.01        Core9: 32.22        
Core10: 43.10        Core11: 41.57        
Core12: 29.15        Core13: 23.43        
Core14: 13.59        Core15: 13.85        
Core16: 27.40        Core17: 27.18        
Core18: 42.48        Core19: 26.56        
Core20: 31.09        Core21: 14.12        
Core22: 16.85        Core23: 36.74        
Core24: 18.95        Core25: 24.91        
Core26: 41.87        Core27: 31.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.71
Socket1: 25.48
DDR read Latency(ns)
Socket0: 658.33
Socket1: 664.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.08        Core1: 11.65        
Core2: 45.56        Core3: 43.01        
Core4: 24.09        Core5: 43.91        
Core6: 42.02        Core7: 11.51        
Core8: 11.23        Core9: 31.57        
Core10: 37.80        Core11: 43.13        
Core12: 22.55        Core13: 31.32        
Core14: 14.66        Core15: 15.83        
Core16: 22.27        Core17: 30.76        
Core18: 42.99        Core19: 30.19        
Core20: 24.04        Core21: 15.05        
Core22: 13.58        Core23: 36.90        
Core24: 24.11        Core25: 29.47        
Core26: 43.24        Core27: 33.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.75
Socket1: 27.94
DDR read Latency(ns)
Socket0: 715.96
Socket1: 580.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.87        Core1: 11.87        
Core2: 46.59        Core3: 43.65        
Core4: 24.19        Core5: 44.11        
Core6: 47.04        Core7: 11.89        
Core8: 11.19        Core9: 31.29        
Core10: 36.61        Core11: 43.59        
Core12: 21.72        Core13: 36.05        
Core14: 15.20        Core15: 16.71        
Core16: 22.24        Core17: 35.68        
Core18: 42.53        Core19: 32.33        
Core20: 24.19        Core21: 15.22        
Core22: 13.64        Core23: 39.96        
Core24: 23.18        Core25: 30.23        
Core26: 43.40        Core27: 35.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 28.80
DDR read Latency(ns)
Socket0: 729.59
Socket1: 576.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.05        Core1: 11.95        
Core2: 45.55        Core3: 44.11        
Core4: 24.85        Core5: 44.31        
Core6: 51.35        Core7: 11.74        
Core8: 11.37        Core9: 30.69        
Core10: 37.76        Core11: 43.87        
Core12: 23.64        Core13: 31.88        
Core14: 15.17        Core15: 16.84        
Core16: 23.63        Core17: 34.84        
Core18: 43.18        Core19: 32.46        
Core20: 24.31        Core21: 15.29        
Core22: 14.09        Core23: 43.18        
Core24: 24.91        Core25: 31.59        
Core26: 43.42        Core27: 34.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.24
Socket1: 29.03
DDR read Latency(ns)
Socket0: 709.66
Socket1: 569.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.18        Core1: 11.62        
Core2: 48.07        Core3: 44.51        
Core4: 24.63        Core5: 44.25        
Core6: 43.83        Core7: 11.88        
Core8: 11.14        Core9: 32.30        
Core10: 36.95        Core11: 43.51        
Core12: 22.75        Core13: 35.44        
Core14: 15.11        Core15: 16.52        
Core16: 23.04        Core17: 36.00        
Core18: 43.28        Core19: 32.46        
Core20: 24.39        Core21: 15.89        
Core22: 13.82        Core23: 40.24        
Core24: 22.76        Core25: 31.56        
Core26: 43.74        Core27: 34.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.09
Socket1: 29.01
DDR read Latency(ns)
Socket0: 718.35
Socket1: 565.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.00        Core1: 11.72        
Core2: 46.17        Core3: 45.13        
Core4: 23.08        Core5: 44.14        
Core6: 45.57        Core7: 11.92        
Core8: 11.12        Core9: 33.30        
Core10: 36.30        Core11: 43.44        
Core12: 22.36        Core13: 33.70        
Core14: 14.73        Core15: 16.64        
Core16: 21.97        Core17: 32.97        
Core18: 43.38        Core19: 32.66        
Core20: 23.85        Core21: 15.55        
Core22: 14.13        Core23: 43.59        
Core24: 22.69        Core25: 32.30        
Core26: 43.83        Core27: 34.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.87
Socket1: 29.18
DDR read Latency(ns)
Socket0: 733.09
Socket1: 563.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.18        Core1: 11.72        
Core2: 47.23        Core3: 44.12        
Core4: 24.16        Core5: 44.19        
Core6: 46.04        Core7: 12.05        
Core8: 10.95        Core9: 30.93        
Core10: 36.31        Core11: 43.52        
Core12: 22.45        Core13: 33.32        
Core14: 14.77        Core15: 16.67        
Core16: 22.44        Core17: 35.51        
Core18: 42.83        Core19: 32.41        
Core20: 23.81        Core21: 15.35        
Core22: 13.71        Core23: 37.59        
Core24: 22.06        Core25: 30.97        
Core26: 43.72        Core27: 35.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 29.02
DDR read Latency(ns)
Socket0: 719.40
Socket1: 571.03
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.84        Core1: 11.18        
Core2: 35.58        Core3: 42.11        
Core4: 21.75        Core5: 41.61        
Core6: 42.05        Core7: 10.09        
Core8: 10.98        Core9: 23.89        
Core10: 18.62        Core11: 42.20        
Core12: 22.33        Core13: 37.85        
Core14: 12.95        Core15: 13.92        
Core16: 21.62        Core17: 33.91        
Core18: 42.28        Core19: 27.22        
Core20: 25.00        Core21: 13.59        
Core22: 15.28        Core23: 37.22        
Core24: 44.14        Core25: 24.39        
Core26: 43.35        Core27: 27.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.03
Socket1: 24.78
DDR read Latency(ns)
Socket0: 767.55
Socket1: 661.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.99        Core1: 11.08        
Core2: 35.84        Core3: 41.59        
Core4: 23.19        Core5: 42.29        
Core6: 40.81        Core7: 10.12        
Core8: 10.95        Core9: 22.51        
Core10: 18.35        Core11: 41.61        
Core12: 19.57        Core13: 46.93        
Core14: 12.94        Core15: 13.31        
Core16: 21.57        Core17: 33.76        
Core18: 42.58        Core19: 24.60        
Core20: 24.73        Core21: 13.38        
Core22: 14.60        Core23: 35.95        
Core24: 45.42        Core25: 24.20        
Core26: 43.40        Core27: 28.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.87
Socket1: 24.48
DDR read Latency(ns)
Socket0: 793.42
Socket1: 683.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.95        Core1: 11.25        
Core2: 35.69        Core3: 40.30        
Core4: 22.70        Core5: 42.17        
Core6: 38.17        Core7: 10.26        
Core8: 11.32        Core9: 22.40        
Core10: 18.22        Core11: 41.42        
Core12: 21.11        Core13: 38.87        
Core14: 13.27        Core15: 13.46        
Core16: 20.48        Core17: 32.75        
Core18: 42.57        Core19: 25.58        
Core20: 22.52        Core21: 13.63        
Core22: 14.95        Core23: 35.16        
Core24: 42.19        Core25: 24.43        
Core26: 42.19        Core27: 28.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.08
Socket1: 24.52
DDR read Latency(ns)
Socket0: 786.20
Socket1: 672.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.05        Core1: 11.36        
Core2: 35.78        Core3: 41.86        
Core4: 23.71        Core5: 41.92        
Core6: 37.37        Core7: 10.21        
Core8: 11.22        Core9: 22.70        
Core10: 18.28        Core11: 41.62        
Core12: 22.44        Core13: 47.20        
Core14: 13.18        Core15: 13.51        
Core16: 21.82        Core17: 34.07        
Core18: 42.79        Core19: 27.23        
Core20: 24.31        Core21: 13.14        
Core22: 14.48        Core23: 36.15        
Core24: 45.86        Core25: 24.91        
Core26: 43.13        Core27: 29.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.46
Socket1: 24.75
DDR read Latency(ns)
Socket0: 771.15
Socket1: 666.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.88        Core1: 11.44        
Core2: 35.99        Core3: 42.20        
Core4: 21.90        Core5: 42.30        
Core6: 41.79        Core7: 10.26        
Core8: 10.97        Core9: 22.15        
Core10: 18.39        Core11: 42.08        
Core12: 19.51        Core13: 50.08        
Core14: 13.30        Core15: 13.43        
Core16: 21.02        Core17: 34.09        
Core18: 42.88        Core19: 29.14        
Core20: 24.14        Core21: 13.40        
Core22: 14.62        Core23: 37.21        
Core24: 45.01        Core25: 25.82        
Core26: 42.97        Core27: 30.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.67
Socket1: 25.28
DDR read Latency(ns)
Socket0: 806.68
Socket1: 655.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.91        Core1: 11.49        
Core2: 35.84        Core3: 41.94        
Core4: 21.39        Core5: 41.95        
Core6: 41.14        Core7: 10.14        
Core8: 11.11        Core9: 22.79        
Core10: 18.19        Core11: 41.74        
Core12: 22.05        Core13: 43.36        
Core14: 13.04        Core15: 14.15        
Core16: 21.78        Core17: 32.86        
Core18: 42.07        Core19: 27.11        
Core20: 24.24        Core21: 13.53        
Core22: 14.30        Core23: 35.93        
Core24: 44.65        Core25: 24.47        
Core26: 43.40        Core27: 29.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.81
Socket1: 24.90
DDR read Latency(ns)
Socket0: 780.82
Socket1: 661.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.81        Core1: 11.82        
Core2: 44.36        Core3: 40.54        
Core4: 27.58        Core5: 43.15        
Core6: 37.08        Core7: 10.89        
Core8: 10.91        Core9: 33.78        
Core10: 36.79        Core11: 39.58        
Core12: 13.65        Core13: 21.62        
Core14: 12.24        Core15: 14.47        
Core16: 21.94        Core17: 44.01        
Core18: 42.93        Core19: 32.75        
Core20: 19.21        Core21: 14.89        
Core22: 13.37        Core23: 40.42        
Core24: 42.44        Core25: 31.83        
Core26: 45.18        Core27: 35.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.81
Socket1: 26.83
DDR read Latency(ns)
Socket0: 768.65
Socket1: 531.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.79        Core1: 11.90        
Core2: 44.98        Core3: 40.92        
Core4: 30.86        Core5: 43.38        
Core6: 39.83        Core7: 10.80        
Core8: 10.99        Core9: 34.65        
Core10: 37.12        Core11: 39.48        
Core12: 13.39        Core13: 21.17        
Core14: 13.25        Core15: 15.02        
Core16: 21.97        Core17: 46.53        
Core18: 43.18        Core19: 30.75        
Core20: 19.19        Core21: 14.97        
Core22: 14.24        Core23: 41.54        
Core24: 44.40        Core25: 30.06        
Core26: 44.68        Core27: 34.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.51
Socket1: 26.41
DDR read Latency(ns)
Socket0: 756.63
Socket1: 546.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.76        Core1: 12.09        
Core2: 44.85        Core3: 41.20        
Core4: 28.52        Core5: 43.21        
Core6: 32.72        Core7: 10.72        
Core8: 10.96        Core9: 34.74        
Core10: 37.59        Core11: 39.90        
Core12: 13.79        Core13: 22.93        
Core14: 13.24        Core15: 15.12        
Core16: 21.98        Core17: 37.87        
Core18: 42.81        Core19: 32.15        
Core20: 19.57        Core21: 14.97        
Core22: 14.26        Core23: 41.79        
Core24: 37.15        Core25: 29.46        
Core26: 44.93        Core27: 34.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.26
Socket1: 26.51
DDR read Latency(ns)
Socket0: 780.01
Socket1: 544.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.86        Core1: 11.98        
Core2: 44.47        Core3: 41.15        
Core4: 27.96        Core5: 43.22        
Core6: 48.05        Core7: 10.91        
Core8: 10.99        Core9: 33.20        
Core10: 37.09        Core11: 40.35        
Core12: 13.71        Core13: 22.42        
Core14: 13.16        Core15: 14.71        
Core16: 21.95        Core17: 38.32        
Core18: 43.05        Core19: 32.66        
Core20: 19.41        Core21: 15.23        
Core22: 14.15        Core23: 40.85        
Core24: 43.59        Core25: 32.02        
Core26: 45.05        Core27: 35.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.24
Socket1: 27.01
DDR read Latency(ns)
Socket0: 778.12
Socket1: 534.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.78        Core1: 11.64        
Core2: 43.84        Core3: 41.27        
Core4: 28.58        Core5: 43.39        
Core6: 41.27        Core7: 10.93        
Core8: 10.92        Core9: 32.97        
Core10: 36.79        Core11: 39.82        
Core12: 14.31        Core13: 23.71        
Core14: 13.49        Core15: 15.10        
Core16: 20.92        Core17: 43.72        
Core18: 42.20        Core19: 31.52        
Core20: 18.84        Core21: 14.81        
Core22: 14.68        Core23: 41.82        
Core24: 40.29        Core25: 29.02        
Core26: 44.30        Core27: 35.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.22
Socket1: 26.37
DDR read Latency(ns)
Socket0: 771.51
Socket1: 548.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.61        Core1: 11.94        
Core2: 45.01        Core3: 41.42        
Core4: 28.54        Core5: 43.29        
Core6: 41.76        Core7: 10.81        
Core8: 10.80        Core9: 33.46        
Core10: 36.94        Core11: 39.90        
Core12: 13.24        Core13: 23.10        
Core14: 13.12        Core15: 14.99        
Core16: 21.48        Core17: 43.17        
Core18: 42.57        Core19: 32.52        
Core20: 18.64        Core21: 15.07        
Core22: 13.85        Core23: 40.98        
Core24: 42.21        Core25: 30.12        
Core26: 44.95        Core27: 35.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.99
Socket1: 26.81
DDR read Latency(ns)
Socket0: 781.93
Socket1: 539.63
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.01        Core1: 11.80        
Core2: 44.57        Core3: 41.45        
Core4: 27.40        Core5: 42.93        
Core6: 39.16        Core7: 10.73        
Core8: 11.30        Core9: 37.57        
Core10: 41.85        Core11: 43.80        
Core12: 30.15        Core13: 29.22        
Core14: 12.66        Core15: 15.08        
Core16: 22.18        Core17: 43.60        
Core18: 44.85        Core19: 31.87        
Core20: 29.13        Core21: 14.02        
Core22: 13.63        Core23: 34.13        
Core24: 29.35        Core25: 30.96        
Core26: 44.57        Core27: 32.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.51
Socket1: 26.68
DDR read Latency(ns)
Socket0: 655.55
Socket1: 553.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.97        Core1: 11.86        
Core2: 44.99        Core3: 41.88        
Core4: 29.10        Core5: 42.71        
Core6: 39.16        Core7: 10.72        
Core8: 11.26        Core9: 38.77        
Core10: 36.67        Core11: 43.82        
Core12: 31.27        Core13: 28.35        
Core14: 12.51        Core15: 14.70        
Core16: 22.28        Core17: 35.19        
Core18: 45.19        Core19: 32.41        
Core20: 29.82        Core21: 13.94        
Core22: 13.72        Core23: 38.14        
Core24: 29.82        Core25: 31.83        
Core26: 44.89        Core27: 34.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.95
Socket1: 26.71
DDR read Latency(ns)
Socket0: 673.47
Socket1: 562.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.98        Core1: 11.98        
Core2: 43.78        Core3: 41.52        
Core4: 29.34        Core5: 42.92        
Core6: 38.36        Core7: 10.75        
Core8: 11.47        Core9: 35.28        
Core10: 33.71        Core11: 43.66        
Core12: 30.17        Core13: 29.39        
Core14: 12.48        Core15: 14.84        
Core16: 22.54        Core17: 35.15        
Core18: 44.40        Core19: 31.86        
Core20: 29.59        Core21: 13.75        
Core22: 13.21        Core23: 39.44        
Core24: 29.85        Core25: 32.07        
Core26: 44.58        Core27: 34.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 26.94
DDR read Latency(ns)
Socket0: 667.06
Socket1: 567.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.96        Core1: 12.06        
Core2: 39.46        Core3: 41.29        
Core4: 28.82        Core5: 42.55        
Core6: 39.16        Core7: 10.68        
Core8: 11.27        Core9: 40.10        
Core10: 33.86        Core11: 43.33        
Core12: 29.37        Core13: 28.18        
Core14: 12.79        Core15: 14.58        
Core16: 22.61        Core17: 43.05        
Core18: 44.49        Core19: 31.80        
Core20: 28.86        Core21: 13.69        
Core22: 13.54        Core23: 39.21        
Core24: 29.24        Core25: 30.75        
Core26: 44.22        Core27: 34.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 26.60
DDR read Latency(ns)
Socket0: 671.41
Socket1: 569.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.01        Core1: 12.07        
Core2: 44.82        Core3: 42.83        
Core4: 26.85        Core5: 43.06        
Core6: 38.94        Core7: 10.68        
Core8: 11.36        Core9: 40.85        
Core10: 37.20        Core11: 43.91        
Core12: 30.07        Core13: 29.16        
Core14: 12.54        Core15: 15.12        
Core16: 22.42        Core17: 43.29        
Core18: 45.29        Core19: 33.19        
Core20: 28.74        Core21: 13.82        
Core22: 13.91        Core23: 37.80        
Core24: 29.55        Core25: 32.65        
Core26: 44.90        Core27: 35.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 27.26
DDR read Latency(ns)
Socket0: 672.10
Socket1: 554.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.21        Core1: 11.78        
Core2: 46.04        Core3: 41.68        
Core4: 30.09        Core5: 42.79        
Core6: 39.65        Core7: 10.71        
Core8: 11.31        Core9: 39.86        
Core10: 38.86        Core11: 43.60        
Core12: 30.62        Core13: 29.17        
Core14: 12.40        Core15: 14.85        
Core16: 22.91        Core17: 40.04        
Core18: 45.50        Core19: 33.46        
Core20: 29.99        Core21: 13.67        
Core22: 13.75        Core23: 42.67        
Core24: 29.80        Core25: 32.80        
Core26: 45.28        Core27: 35.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.13
Socket1: 27.09
DDR read Latency(ns)
Socket0: 664.48
Socket1: 554.58
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.81        Core1: 11.21        
Core2: 37.01        Core3: 29.45        
Core4: 32.63        Core5: 42.28        
Core6: 32.98        Core7: 10.21        
Core8: 10.20        Core9: 34.72        
Core10: 33.31        Core11: 39.56        
Core12: 31.45        Core13: 23.30        
Core14: 11.48        Core15: 11.68        
Core16: 32.48        Core17: 33.67        
Core18: 37.19        Core19: 22.44        
Core20: 26.82        Core21: 13.18        
Core22: 13.74        Core23: 33.29        
Core24: 33.28        Core25: 22.00        
Core26: 39.57        Core27: 30.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.29
Socket1: 22.89
DDR read Latency(ns)
Socket0: 624.42
Socket1: 935.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.66        Core1: 11.16        
Core2: 36.74        Core3: 30.40        
Core4: 32.64        Core5: 42.63        
Core6: 33.10        Core7: 10.24        
Core8: 10.24        Core9: 35.99        
Core10: 33.74        Core11: 39.70        
Core12: 31.60        Core13: 25.58        
Core14: 11.47        Core15: 11.81        
Core16: 32.62        Core17: 35.34        
Core18: 37.22        Core19: 23.89        
Core20: 27.10        Core21: 13.53        
Core22: 14.36        Core23: 34.10        
Core24: 34.73        Core25: 23.99        
Core26: 40.26        Core27: 30.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.35
Socket1: 23.45
DDR read Latency(ns)
Socket0: 617.21
Socket1: 926.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.74        Core1: 11.18        
Core2: 35.04        Core3: 28.99        
Core4: 32.64        Core5: 42.41        
Core6: 31.40        Core7: 10.04        
Core8: 10.22        Core9: 34.57        
Core10: 33.66        Core11: 39.37        
Core12: 31.53        Core13: 24.45        
Core14: 11.58        Core15: 11.87        
Core16: 32.63        Core17: 33.60        
Core18: 37.14        Core19: 23.22        
Core20: 25.96        Core21: 13.04        
Core22: 13.99        Core23: 33.80        
Core24: 34.00        Core25: 21.21        
Core26: 40.47        Core27: 30.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.31
Socket1: 22.96
DDR read Latency(ns)
Socket0: 619.35
Socket1: 944.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.63        Core1: 10.99        
Core2: 37.07        Core3: 30.60        
Core4: 32.73        Core5: 42.52        
Core6: 33.44        Core7: 10.25        
Core8: 10.33        Core9: 35.52        
Core10: 33.51        Core11: 39.61        
Core12: 31.58        Core13: 25.63        
Core14: 11.40        Core15: 12.00        
Core16: 32.71        Core17: 34.08        
Core18: 36.93        Core19: 24.83        
Core20: 27.50        Core21: 13.41        
Core22: 14.63        Core23: 33.67        
Core24: 34.38        Core25: 21.35        
Core26: 39.68        Core27: 32.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.44
Socket1: 23.24
DDR read Latency(ns)
Socket0: 617.65
Socket1: 923.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.84        Core1: 11.24        
Core2: 36.04        Core3: 32.27        
Core4: 32.76        Core5: 42.36        
Core6: 33.40        Core7: 10.01        
Core8: 10.20        Core9: 34.51        
Core10: 33.40        Core11: 39.67        
Core12: 31.59        Core13: 26.04        
Core14: 11.48        Core15: 11.78        
Core16: 32.47        Core17: 34.67        
Core18: 36.69        Core19: 26.23        
Core20: 26.02        Core21: 13.10        
Core22: 13.79        Core23: 34.52        
Core24: 33.58        Core25: 25.66        
Core26: 40.44        Core27: 31.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.36
Socket1: 23.59
DDR read Latency(ns)
Socket0: 618.47
Socket1: 896.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.73        Core1: 11.15        
Core2: 36.45        Core3: 28.48        
Core4: 32.65        Core5: 42.20        
Core6: 33.41        Core7: 10.18        
Core8: 10.21        Core9: 35.90        
Core10: 33.26        Core11: 39.69        
Core12: 31.46        Core13: 26.20        
Core14: 11.50        Core15: 11.60        
Core16: 32.70        Core17: 35.50        
Core18: 36.98        Core19: 23.34        
Core20: 27.13        Core21: 13.25        
Core22: 13.72        Core23: 33.81        
Core24: 34.25        Core25: 22.47        
Core26: 39.46        Core27: 30.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.18
Socket1: 22.94
DDR read Latency(ns)
Socket0: 621.35
Socket1: 940.62
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.84        Core1: 11.75        
Core2: 24.05        Core3: 41.70        
Core4: 30.81        Core5: 43.82        
Core6: 31.68        Core7: 10.26        
Core8: 10.96        Core9: 32.00        
Core10: 29.80        Core11: 42.50        
Core12: 31.89        Core13: 45.77        
Core14: 13.68        Core15: 14.02        
Core16: 21.28        Core17: 34.07        
Core18: 42.39        Core19: 26.71        
Core20: 33.56        Core21: 12.80        
Core22: 12.80        Core23: 30.78        
Core24: 48.88        Core25: 26.01        
Core26: 43.88        Core27: 32.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 25.33
DDR read Latency(ns)
Socket0: 638.30
Socket1: 688.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.75        Core1: 11.48        
Core2: 23.97        Core3: 40.90        
Core4: 30.59        Core5: 43.81        
Core6: 31.22        Core7: 10.12        
Core8: 10.76        Core9: 31.13        
Core10: 28.84        Core11: 42.68        
Core12: 31.46        Core13: 43.35        
Core14: 13.67        Core15: 13.63        
Core16: 19.33        Core17: 34.50        
Core18: 42.21        Core19: 26.36        
Core20: 33.35        Core21: 12.90        
Core22: 12.04        Core23: 30.15        
Core24: 49.27        Core25: 26.05        
Core26: 43.31        Core27: 31.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.52
Socket1: 25.16
DDR read Latency(ns)
Socket0: 653.77
Socket1: 706.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.83        Core1: 11.80        
Core2: 23.96        Core3: 41.02        
Core4: 30.67        Core5: 43.81        
Core6: 30.46        Core7: 10.25        
Core8: 10.74        Core9: 32.74        
Core10: 28.66        Core11: 42.59        
Core12: 31.58        Core13: 43.56        
Core14: 14.49        Core15: 13.88        
Core16: 21.39        Core17: 36.29        
Core18: 42.90        Core19: 29.18        
Core20: 33.49        Core21: 13.25        
Core22: 12.22        Core23: 31.34        
Core24: 50.26        Core25: 26.26        
Core26: 43.55        Core27: 33.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.96
Socket1: 25.61
DDR read Latency(ns)
Socket0: 650.40
Socket1: 685.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.79        Core1: 11.56        
Core2: 23.89        Core3: 41.52        
Core4: 31.12        Core5: 43.92        
Core6: 31.49        Core7: 10.23        
Core8: 10.66        Core9: 30.62        
Core10: 29.33        Core11: 42.86        
Core12: 31.81        Core13: 44.60        
Core14: 15.07        Core15: 13.79        
Core16: 21.75        Core17: 34.01        
Core18: 42.80        Core19: 27.14        
Core20: 33.69        Core21: 13.93        
Core22: 12.55        Core23: 30.96        
Core24: 50.23        Core25: 26.10        
Core26: 44.02        Core27: 32.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 25.35
DDR read Latency(ns)
Socket0: 643.58
Socket1: 681.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.80        Core1: 11.68        
Core2: 23.92        Core3: 41.92        
Core4: 30.19        Core5: 43.92        
Core6: 31.17        Core7: 10.23        
Core8: 10.65        Core9: 31.01        
Core10: 29.19        Core11: 42.95        
Core12: 31.27        Core13: 44.23        
Core14: 14.40        Core15: 13.81        
Core16: 22.30        Core17: 34.94        
Core18: 42.13        Core19: 26.45        
Core20: 33.20        Core21: 13.08        
Core22: 12.40        Core23: 32.33        
Core24: 50.24        Core25: 27.44        
Core26: 42.84        Core27: 33.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.59
Socket1: 25.49
DDR read Latency(ns)
Socket0: 652.22
Socket1: 690.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 9.78        Core1: 11.61        
Core2: 23.82        Core3: 40.87        
Core4: 27.45        Core5: 43.47        
Core6: 29.39        Core7: 10.26        
Core8: 10.65        Core9: 31.41        
Core10: 29.31        Core11: 42.41        
Core12: 30.52        Core13: 43.28        
Core14: 13.83        Core15: 13.47        
Core16: 20.96        Core17: 34.31        
Core18: 42.71        Core19: 28.52        
Core20: 33.30        Core21: 13.31        
Core22: 12.27        Core23: 29.63        
Core24: 48.68        Core25: 24.37        
Core26: 42.22        Core27: 33.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.11
Socket1: 24.99
DDR read Latency(ns)
Socket0: 682.11
Socket1: 697.67
