0.7
2020.2
Jun 16 2023
19:36:26
/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1693542479,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.gen/sources_1/ip/vio_0/sim/vio_0.v,,blk_mem_gen_0,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1693542515,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,1693542870,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,,blk_mem_gen_2,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.gen/sources_1/ip/ila_0/sim/ila_0.v,1693544988,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,,ila_0,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.gen/sources_1/ip/vio_0/sim/vio_0.v,1693542602,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.srcs/sources_1/imports/new/block_ram.v,,vio_0,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/bram_assignment/bram_assignment.srcs/sources_1/imports/new/block_ram.v,1693543223,verilog,,,,block_ram,,,,,,,,
