Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 14 13:51:52 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab6_Tennis_timing_summary_routed.rpt -pb Lab6_Tennis_timing_summary_routed.pb -rpx Lab6_Tennis_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab6_Tennis
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.912        0.000                      0                  155        0.126        0.000                      0                  155        4.020        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.912        0.000                      0                  155        0.126        0.000                      0                  155        4.020        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 ubc0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 2.201ns (43.231%)  route 2.890ns (56.769%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.637     5.240    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  ubc0/q_reg[23]/Q
                         net (fo=2, routed)           1.015     6.710    ubc0/q_reg[23]
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  ubc0/nL[6]_i_4/O
                         net (fo=1, routed)           0.782     7.616    ubc0/nL[6]_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.124     7.740 f  ubc0/nL[6]_i_1/O
                         net (fo=57, routed)          0.525     8.266    ubc0/moveBall
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  ubc0/q[0]_i_2/O
                         net (fo=1, routed)           0.568     8.958    ubc0/q[0]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.538 r  ubc0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    ubc0/q_reg[0]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  ubc0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    ubc0/q_reg[4]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  ubc0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    ubc0/q_reg[8]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  ubc0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    ubc0/q_reg[12]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.994 r  ubc0/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    ubc0/q_reg[16]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  ubc0/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    ubc0/q_reg[20]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.331 r  ubc0/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.331    ubc0/q_reg[24]_i_1_n_7
    SLICE_X9Y83          FDRE                                         r  ubc0/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.517    14.940    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  ubc0/q_reg[24]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)        0.062    15.243    ubc0/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 ubc0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 2.198ns (43.197%)  route 2.890ns (56.802%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.637     5.240    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  ubc0/q_reg[23]/Q
                         net (fo=2, routed)           1.015     6.710    ubc0/q_reg[23]
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  ubc0/nL[6]_i_4/O
                         net (fo=1, routed)           0.782     7.616    ubc0/nL[6]_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.124     7.740 f  ubc0/nL[6]_i_1/O
                         net (fo=57, routed)          0.525     8.266    ubc0/moveBall
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  ubc0/q[0]_i_2/O
                         net (fo=1, routed)           0.568     8.958    ubc0/q[0]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.538 r  ubc0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    ubc0/q_reg[0]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  ubc0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    ubc0/q_reg[4]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  ubc0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    ubc0/q_reg[8]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  ubc0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    ubc0/q_reg[12]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.994 r  ubc0/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    ubc0/q_reg[16]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.328 r  ubc0/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.328    ubc0/q_reg[20]_i_1_n_6
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.516    14.939    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[21]/C
                         clock pessimism              0.301    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.062    15.266    ubc0/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 ubc0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 2.177ns (42.962%)  route 2.890ns (57.038%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.637     5.240    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  ubc0/q_reg[23]/Q
                         net (fo=2, routed)           1.015     6.710    ubc0/q_reg[23]
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  ubc0/nL[6]_i_4/O
                         net (fo=1, routed)           0.782     7.616    ubc0/nL[6]_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.124     7.740 f  ubc0/nL[6]_i_1/O
                         net (fo=57, routed)          0.525     8.266    ubc0/moveBall
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  ubc0/q[0]_i_2/O
                         net (fo=1, routed)           0.568     8.958    ubc0/q[0]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.538 r  ubc0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    ubc0/q_reg[0]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  ubc0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    ubc0/q_reg[4]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  ubc0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    ubc0/q_reg[8]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  ubc0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    ubc0/q_reg[12]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.994 r  ubc0/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    ubc0/q_reg[16]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.307 r  ubc0/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.307    ubc0/q_reg[20]_i_1_n_4
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.516    14.939    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
                         clock pessimism              0.301    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.062    15.266    ubc0/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 ubc0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 2.084ns (41.896%)  route 2.890ns (58.104%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.637     5.240    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  ubc0/q_reg[23]/Q
                         net (fo=2, routed)           1.015     6.710    ubc0/q_reg[23]
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  ubc0/nL[6]_i_4/O
                         net (fo=1, routed)           0.782     7.616    ubc0/nL[6]_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.124     7.740 f  ubc0/nL[6]_i_1/O
                         net (fo=57, routed)          0.525     8.266    ubc0/moveBall
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  ubc0/q[0]_i_2/O
                         net (fo=1, routed)           0.568     8.958    ubc0/q[0]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.538 r  ubc0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    ubc0/q_reg[0]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  ubc0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    ubc0/q_reg[4]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  ubc0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    ubc0/q_reg[8]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  ubc0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    ubc0/q_reg[12]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.214 r  ubc0/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.214    ubc0/q_reg[16]_i_1_n_6
    SLICE_X9Y81          FDRE                                         r  ubc0/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.514    14.937    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  ubc0/q_reg[17]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.062    15.240    ubc0/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 ubc0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 2.103ns (42.117%)  route 2.890ns (57.883%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.637     5.240    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  ubc0/q_reg[23]/Q
                         net (fo=2, routed)           1.015     6.710    ubc0/q_reg[23]
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  ubc0/nL[6]_i_4/O
                         net (fo=1, routed)           0.782     7.616    ubc0/nL[6]_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.124     7.740 f  ubc0/nL[6]_i_1/O
                         net (fo=57, routed)          0.525     8.266    ubc0/moveBall
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  ubc0/q[0]_i_2/O
                         net (fo=1, routed)           0.568     8.958    ubc0/q[0]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.538 r  ubc0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    ubc0/q_reg[0]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  ubc0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    ubc0/q_reg[4]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  ubc0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    ubc0/q_reg[8]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  ubc0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    ubc0/q_reg[12]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.994 r  ubc0/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    ubc0/q_reg[16]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.233 r  ubc0/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.233    ubc0/q_reg[20]_i_1_n_5
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.516    14.939    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[22]/C
                         clock pessimism              0.301    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.062    15.266    ubc0/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 ubc0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.063ns (41.649%)  route 2.890ns (58.351%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.637     5.240    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  ubc0/q_reg[23]/Q
                         net (fo=2, routed)           1.015     6.710    ubc0/q_reg[23]
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  ubc0/nL[6]_i_4/O
                         net (fo=1, routed)           0.782     7.616    ubc0/nL[6]_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.124     7.740 f  ubc0/nL[6]_i_1/O
                         net (fo=57, routed)          0.525     8.266    ubc0/moveBall
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  ubc0/q[0]_i_2/O
                         net (fo=1, routed)           0.568     8.958    ubc0/q[0]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.538 r  ubc0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    ubc0/q_reg[0]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  ubc0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    ubc0/q_reg[4]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  ubc0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    ubc0/q_reg[8]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  ubc0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    ubc0/q_reg[12]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.193 r  ubc0/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.193    ubc0/q_reg[16]_i_1_n_4
    SLICE_X9Y81          FDRE                                         r  ubc0/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.514    14.937    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  ubc0/q_reg[19]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.062    15.240    ubc0/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 ubc0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.087ns (41.931%)  route 2.890ns (58.069%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.637     5.240    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  ubc0/q_reg[23]/Q
                         net (fo=2, routed)           1.015     6.710    ubc0/q_reg[23]
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  ubc0/nL[6]_i_4/O
                         net (fo=1, routed)           0.782     7.616    ubc0/nL[6]_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.124     7.740 f  ubc0/nL[6]_i_1/O
                         net (fo=57, routed)          0.525     8.266    ubc0/moveBall
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  ubc0/q[0]_i_2/O
                         net (fo=1, routed)           0.568     8.958    ubc0/q[0]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.538 r  ubc0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    ubc0/q_reg[0]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  ubc0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    ubc0/q_reg[4]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  ubc0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    ubc0/q_reg[8]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  ubc0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    ubc0/q_reg[12]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.994 r  ubc0/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    ubc0/q_reg[16]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.217 r  ubc0/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.217    ubc0/q_reg[20]_i_1_n_7
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.516    14.939    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[20]/C
                         clock pessimism              0.301    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.062    15.266    ubc0/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 ubc0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.989ns (40.764%)  route 2.890ns (59.236%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.637     5.240    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  ubc0/q_reg[23]/Q
                         net (fo=2, routed)           1.015     6.710    ubc0/q_reg[23]
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  ubc0/nL[6]_i_4/O
                         net (fo=1, routed)           0.782     7.616    ubc0/nL[6]_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.124     7.740 f  ubc0/nL[6]_i_1/O
                         net (fo=57, routed)          0.525     8.266    ubc0/moveBall
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  ubc0/q[0]_i_2/O
                         net (fo=1, routed)           0.568     8.958    ubc0/q[0]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.538 r  ubc0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    ubc0/q_reg[0]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  ubc0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    ubc0/q_reg[4]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  ubc0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    ubc0/q_reg[8]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  ubc0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    ubc0/q_reg[12]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.119 r  ubc0/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.119    ubc0/q_reg[16]_i_1_n_5
    SLICE_X9Y81          FDRE                                         r  ubc0/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.514    14.937    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  ubc0/q_reg[18]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.062    15.240    ubc0/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 ubc0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.973ns (40.569%)  route 2.890ns (59.430%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.637     5.240    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  ubc0/q_reg[23]/Q
                         net (fo=2, routed)           1.015     6.710    ubc0/q_reg[23]
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  ubc0/nL[6]_i_4/O
                         net (fo=1, routed)           0.782     7.616    ubc0/nL[6]_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.124     7.740 f  ubc0/nL[6]_i_1/O
                         net (fo=57, routed)          0.525     8.266    ubc0/moveBall
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  ubc0/q[0]_i_2/O
                         net (fo=1, routed)           0.568     8.958    ubc0/q[0]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.538 r  ubc0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    ubc0/q_reg[0]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  ubc0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    ubc0/q_reg[4]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  ubc0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    ubc0/q_reg[8]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  ubc0/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    ubc0/q_reg[12]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.103 r  ubc0/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.103    ubc0/q_reg[16]_i_1_n_7
    SLICE_X9Y81          FDRE                                         r  ubc0/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.514    14.937    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  ubc0/q_reg[16]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.062    15.240    ubc0/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 ubc0/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.970ns (40.533%)  route 2.890ns (59.467%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.637     5.240    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ubc0/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.696 r  ubc0/q_reg[23]/Q
                         net (fo=2, routed)           1.015     6.710    ubc0/q_reg[23]
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  ubc0/nL[6]_i_4/O
                         net (fo=1, routed)           0.782     7.616    ubc0/nL[6]_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I1_O)        0.124     7.740 f  ubc0/nL[6]_i_1/O
                         net (fo=57, routed)          0.525     8.266    ubc0/moveBall
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.124     8.390 r  ubc0/q[0]_i_2/O
                         net (fo=1, routed)           0.568     8.958    ubc0/q[0]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.538 r  ubc0/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    ubc0/q_reg[0]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  ubc0/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    ubc0/q_reg[4]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.766 r  ubc0/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    ubc0/q_reg[8]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.100 r  ubc0/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.100    ubc0/q_reg[12]_i_1_n_6
    SLICE_X9Y80          FDRE                                         r  ubc0/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.513    14.936    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  ubc0/q_reg[13]/C
                         clock pessimism              0.277    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.062    15.239    ubc0/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  5.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMemOut_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.168%)  route 0.225ns (57.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  s1_reg/Q
                         net (fo=10, routed)          0.225     1.876    s1
    RAMB18_X0Y32         RAMB18E1                                     r  displayMemOut_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.881     2.046    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  displayMemOut_reg/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.750    displayMemOut_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 swingRight_instance/q_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swingRight_instance/q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.513    swingRight_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  swingRight_instance/q_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  swingRight_instance/q_reg[3]__0/Q
                         net (fo=1, routed)           0.116     1.794    swingRight_instance/q_reg[3]__0_n_0
    SLICE_X6Y77          SRL16E                                       r  swingRight_instance/q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     2.026    swingRight_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y77          SRL16E                                       r  swingRight_instance/q_reg[1]_srl2/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.640    swingRight_instance/q_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 swingLeft_instance/q_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swingLeft_instance/q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.512    swingLeft_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  swingLeft_instance/q_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  swingLeft_instance/q_reg[3]__0/Q
                         net (fo=1, routed)           0.157     1.810    swingLeft_instance/q_reg[3]__0_n_0
    SLICE_X6Y77          SRL16E                                       r  swingLeft_instance/q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     2.026    swingLeft_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y77          SRL16E                                       r  swingLeft_instance/q_reg[1]_srl2/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.642    swingLeft_instance/q_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nL_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  nL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  nL_reg[0]/Q
                         net (fo=6, routed)           0.083     1.735    nL_reg_n_0_[0]
    SLICE_X11Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.780 r  nL[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    nL[1]_i_1_n_0
    SLICE_X11Y81         FDSE                                         r  nL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDSE                                         r  nL_reg[1]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X11Y81         FDSE (Hold_fdse_C_D)         0.092     1.592    nL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nHit_instance/previousSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.568     1.487    nHit_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  nHit_instance/previousSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.148     1.635 r  nHit_instance/previousSignal_reg/Q
                         net (fo=2, routed)           0.072     1.707    nHit_instance/previousSignal
    SLICE_X10Y81         LUT6 (Prop_lut6_I1_O)        0.098     1.805 r  nHit_instance/s1_i_1/O
                         net (fo=1, routed)           0.000     1.805    nHit_instance_n_1
    SLICE_X10Y81         FDRE                                         r  s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  s1_reg/C
                         clock pessimism             -0.514     1.487    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.121     1.608    s1_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 nHit_instance/previousSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.568     1.487    nHit_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  nHit_instance/previousSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.148     1.635 r  nHit_instance/previousSignal_reg/Q
                         net (fo=2, routed)           0.074     1.709    nHit_instance/previousSignal
    SLICE_X10Y81         LUT6 (Prop_lut6_I1_O)        0.098     1.807 r  nHit_instance/s0_i_1/O
                         net (fo=1, routed)           0.000     1.807    nHit_instance_n_0
    SLICE_X10Y81         FDRE                                         r  s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  s0_reg/C
                         clock pessimism             -0.514     1.487    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.120     1.607    s0_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nL_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.206%)  route 0.184ns (49.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDSE                                         r  nL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  nL_reg[1]/Q
                         net (fo=6, routed)           0.184     1.813    ubc0/nL_reg[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  ubc0/nL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    ubc0_n_0
    SLICE_X10Y81         FDRE                                         r  nL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  nL_reg[0]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.121     1.621    nL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 toss_instance/q_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toss_instance/q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.887%)  route 0.222ns (61.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.595     1.514    toss_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  toss_instance/q_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  toss_instance/q_reg[3]__0/Q
                         net (fo=1, routed)           0.222     1.877    toss_instance/q_reg[3]__0_n_0
    SLICE_X6Y77          SRL16E                                       r  toss_instance/q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     2.026    toss_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y77          SRL16E                                       r  toss_instance/q_reg[1]_srl2/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.634    toss_instance/q_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 nServe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayMemOut_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.167%)  route 0.346ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.567     1.486    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  nServe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  nServe_reg/Q
                         net (fo=3, routed)           0.346     1.996    p_1_in[0]
    RAMB18_X0Y32         RAMB18E1                                     r  displayMemOut_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.881     2.046    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  displayMemOut_reg/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.750    displayMemOut_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 d_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.272ns (74.478%)  route 0.093ns (25.522%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y79          FDSE                                         r  d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDSE (Prop_fdse_C_Q)         0.164     1.649 r  d_reg[11]/Q
                         net (fo=2, routed)           0.093     1.743    ubc0/d_reg[7]
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.045     1.788 r  ubc0/q[8]_i_6/O
                         net (fo=1, routed)           0.000     1.788    ubc0/q[8]_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.851 r  ubc0/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    ubc0/q_reg[8]_i_1_n_4
    SLICE_X9Y79          FDRE                                         r  ubc0/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.835     2.000    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  ubc0/q_reg[11]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.105     1.603    ubc0/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    displayMemOut_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y82    AN_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y82    AN_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y82    AN_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y82    AN_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y82    AN_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y82    AN_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X11Y82    AN_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X11Y82    AN_reg[7]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     swingRight_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     toss_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     swingLeft_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     swingRight_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     toss_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     swingLeft_instance/q_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75    displayCounter_instance/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75    displayCounter_instance/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75    displayCounter_instance/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y75    displayCounter_instance/q_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     swingRight_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     toss_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     swingLeft_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     swingRight_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     toss_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77     swingLeft_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82    AN_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82    AN_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82    AN_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82    AN_reg[3]/C



