// Seed: 107126910
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[-1'h0 : 1],
    id_6,
    id_7,
    id_8,
    id_9#(
        .id_10(id_11),
        .id_12(-1)
    ),
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_17;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    _id_1["" : ~1'b0],
    id_2,
    id_3[1 : id_1],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_9,
      id_2,
      id_3,
      id_9,
      id_7,
      id_2,
      id_9,
      id_2,
      id_5,
      id_9,
      id_2
  );
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  inout logic [7:0] _id_1;
endmodule
