/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [20:0] _08_;
  wire [8:0] _09_;
  wire [7:0] _10_;
  reg [2:0] _11_;
  wire [19:0] _12_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_30z;
  wire [15:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire [17:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_16z = ~_00_;
  assign celloutsig_0_36z = ~((celloutsig_0_34z | celloutsig_0_21z[5]) & celloutsig_0_18z);
  assign celloutsig_1_3z = ~((in_data[172] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[70] | ~(in_data[21]);
  assign celloutsig_0_34z = _03_ | ~(in_data[56]);
  assign celloutsig_0_48z = celloutsig_0_5z | ~(celloutsig_0_31z[5]);
  assign celloutsig_0_5z = in_data[62] | ~(_04_);
  assign celloutsig_0_4z = _05_ | _06_;
  assign celloutsig_0_66z = in_data[82] | celloutsig_0_13z[3];
  assign celloutsig_0_19z = celloutsig_0_15z[1] | celloutsig_0_18z;
  assign celloutsig_1_0z = in_data[98] ^ in_data[135];
  assign celloutsig_1_8z = celloutsig_1_7z ^ in_data[100];
  assign celloutsig_0_40z = { celloutsig_0_38z, celloutsig_0_13z, celloutsig_0_27z } + in_data[85:78];
  assign celloutsig_1_11z = in_data[185:174] + in_data[128:117];
  reg [7:0] _28_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 8'h00;
    else _28_ <= { in_data[190:187], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _10_[7:4], _01_, _10_[2:1], _02_ } = _28_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 3'h0;
    else _11_ <= { celloutsig_1_11z[0], celloutsig_1_8z, celloutsig_1_10z };
  reg [20:0] _30_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _30_ <= 21'h000000;
    else _30_ <= { in_data[73:62], celloutsig_0_1z, celloutsig_0_0z };
  assign { _08_[20:19], _04_, _05_, _08_[16], _07_, _08_[14:10], _00_, _08_[8:4], _06_, _08_[2:0] } = _30_;
  reg [19:0] _31_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _31_ <= 20'h00000;
    else _31_ <= { celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_21z };
  assign { _12_[19:17], _03_, _12_[15:11], _09_[8:2], _12_[3:0] } = _31_;
  assign celloutsig_0_9z = in_data[33:21] / { 1'h1, celloutsig_0_1z[3:1], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_8z[4:1], celloutsig_0_3z } / { 1'h1, celloutsig_0_8z[3:0], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_22z = celloutsig_0_15z[4:2] / { 1'h1, celloutsig_0_15z[2], celloutsig_0_16z };
  assign celloutsig_0_27z = celloutsig_0_23z / { 1'h1, celloutsig_0_15z[2:1] };
  assign celloutsig_0_28z = celloutsig_0_15z[3:0] / { 1'h1, celloutsig_0_6z };
  assign celloutsig_0_30z = { celloutsig_0_14z[3:0], celloutsig_0_10z, celloutsig_0_19z } / { 1'h1, celloutsig_0_22z[1], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_15z = celloutsig_0_12z % { 1'h1, celloutsig_0_9z[10:8], celloutsig_0_5z };
  assign celloutsig_0_65z = { celloutsig_0_14z[11:9], celloutsig_0_48z, celloutsig_0_27z, celloutsig_0_25z } % { 1'h1, celloutsig_0_47z[13:7] };
  assign celloutsig_0_47z = { celloutsig_0_23z[2:1], celloutsig_0_20z, celloutsig_0_40z } * { celloutsig_0_39z, celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_36z };
  assign celloutsig_0_13z = celloutsig_0_0z ? { _05_, _08_[16], _07_, _08_[14] } : celloutsig_0_10z;
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[150:148] };
  assign celloutsig_1_7z = & { celloutsig_1_0z, in_data[125:117] };
  assign celloutsig_0_18z = & in_data[32:9];
  assign celloutsig_1_16z = | { celloutsig_1_11z[8:0], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_25z = celloutsig_0_21z[4] & celloutsig_0_12z[2];
  assign celloutsig_0_38z = | { celloutsig_0_14z, celloutsig_0_8z[3:2] };
  assign celloutsig_1_4z = | in_data[145:134];
  assign celloutsig_0_39z = { celloutsig_0_11z[1:0], celloutsig_0_23z, celloutsig_0_27z } >> { celloutsig_0_30z[8:2], celloutsig_0_18z };
  assign celloutsig_0_8z = { _08_[19], _04_, celloutsig_0_3z } >> { in_data[33], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[5:3], celloutsig_0_0z } << in_data[89:86];
  assign celloutsig_1_5z = { _01_, _10_[2:1] } >> _10_[7:5];
  assign celloutsig_1_14z = { celloutsig_1_6z[5:3], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_3z } >> { in_data[163:150], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_3z } >> { celloutsig_1_6z[2:1], celloutsig_1_10z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_1z } >> in_data[50:39];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } >>> { _10_[5:4], _01_, _10_[2:1], celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_3z[2:0] >>> celloutsig_0_6z;
  assign celloutsig_0_6z = { _08_[4], _06_, _08_[2] } - { _00_, _08_[8], celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_14z[4:1] - { _11_, celloutsig_1_10z };
  assign celloutsig_0_31z = { celloutsig_0_1z[6], celloutsig_0_28z, celloutsig_0_21z } - { in_data[47:40], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_6z[2:1], celloutsig_0_4z, celloutsig_0_7z } ~^ celloutsig_0_9z[5:2];
  assign celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_5z } ~^ in_data[85:81];
  assign celloutsig_0_1z = in_data[85:78] ~^ in_data[70:63];
  assign celloutsig_0_21z = { celloutsig_0_12z[4], celloutsig_0_10z, celloutsig_0_8z } ~^ { celloutsig_0_9z[3:2], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_20z[3:1] ~^ { celloutsig_0_9z[1], celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_1_10z = ~((in_data[122] & celloutsig_1_3z) | (celloutsig_1_1z & _02_));
  assign { _08_[18:17], _08_[15], _08_[9], _08_[3] } = { _04_, _05_, _07_, _00_, _06_ };
  assign _09_[1:0] = { celloutsig_0_25z, celloutsig_0_16z };
  assign { _10_[3], _10_[0] } = { _01_, _02_ };
  assign { _12_[16], _12_[10:4] } = { _03_, _09_[8:2] };
  assign { out_data[130:128], out_data[99:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
