{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711105112080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711105112080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 10:58:31 2024 " "Processing started: Fri Mar 22 10:58:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711105112080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711105112080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711105112080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711105112286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711105112286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftRegister4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ShiftRegister4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister4-Behavioral " "Found design unit 1: ShiftRegister4-Behavioral" {  } { { "ShiftRegister4.vhd" "" { Text "/home/tiago/Documents/LSD/Aula06/Parte1/ShiftRegister4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711105120134 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister4 " "Found entity 1: ShiftRegister4" {  } { { "ShiftRegister4.vhd" "" { Text "/home/tiago/Documents/LSD/Aula06/Parte1/ShiftRegister4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711105120134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711105120134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftRegisterN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ShiftRegisterN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegisterN-Behavioral " "Found design unit 1: ShiftRegisterN-Behavioral" {  } { { "ShiftRegisterN.vhd" "" { Text "/home/tiago/Documents/LSD/Aula06/Parte1/ShiftRegisterN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711105120135 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterN " "Found entity 1: ShiftRegisterN" {  } { { "ShiftRegisterN.vhd" "" { Text "/home/tiago/Documents/LSD/Aula06/Parte1/ShiftRegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711105120135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711105120135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClkDIviderN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClkDIviderN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDIviderN.vhd" "" { Text "/home/tiago/Documents/LSD/Aula06/Parte1/ClkDIviderN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711105120135 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDIviderN.vhd" "" { Text "/home/tiago/Documents/LSD/Aula06/Parte1/ClkDIviderN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711105120135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711105120135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tiago/Documents/LSD/Aula06/ShiftRegister_Demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tiago/Documents/LSD/Aula06/ShiftRegister_Demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_Demo-Shell " "Found design unit 1: ShiftRegister_Demo-Shell" {  } { { "../ShiftRegister_Demo.vhd" "" { Text "/home/tiago/Documents/LSD/Aula06/ShiftRegister_Demo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711105120136 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_Demo " "Found entity 1: ShiftRegister_Demo" {  } { { "../ShiftRegister_Demo.vhd" "" { Text "/home/tiago/Documents/LSD/Aula06/ShiftRegister_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711105120136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711105120136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ShiftRegister_Demo " "Elaborating entity \"ShiftRegister_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711105120192 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 ShiftRegister_Demo.vhd(20) " "VHDL expression error at ShiftRegister_Demo.vhd(20): expression has 4 elements, but must have 8 elements" {  } { { "../ShiftRegister_Demo.vhd" "" { Text "/home/tiago/Documents/LSD/Aula06/ShiftRegister_Demo.vhd" 20 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1711105120193 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 4 ShiftRegister_Demo.vhd(20) " "VHDL expression error at ShiftRegister_Demo.vhd(20): expression has 8 elements, but must have 4 elements" {  } { { "../ShiftRegister_Demo.vhd" "" { Text "/home/tiago/Documents/LSD/Aula06/ShiftRegister_Demo.vhd" 20 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1711105120193 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711105120193 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711105120262 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 22 10:58:40 2024 " "Processing ended: Fri Mar 22 10:58:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711105120262 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711105120262 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711105120262 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711105120262 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711105120893 ""}
