============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 02:32:51 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
RUN-1001 : Project manager successfully analyzed 36 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 11063835754496"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 13 view nodes, 92 trigger nets, 92 data nets.
KIT-1004 : Chipwatcher code = 1110000001110001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=13,BUS_DIN_NUM=92,BUS_CTRL_NUM=236,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01001000,32'sb01010000,32'sb01011000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb010110010,32'sb010111000,32'sb011001100,32'sb011100000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=258) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=258) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=13,BUS_DIN_NUM=92,BUS_CTRL_NUM=236,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01001000,32'sb01010000,32'sb01011000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb010110010,32'sb010111000,32'sb011001100,32'sb011100000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=92,BUS_CTRL_NUM=236,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01001000,32'sb01010000,32'sb01011000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb010110010,32'sb010111000,32'sb011001100,32'sb011100000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=13,BUS_DIN_NUM=92,BUS_CTRL_NUM=236,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01001000,32'sb01010000,32'sb01011000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb010110010,32'sb010111000,32'sb011001100,32'sb011100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=258)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=258)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=13,BUS_DIN_NUM=92,BUS_CTRL_NUM=236,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01001000,32'sb01010000,32'sb01011000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb010110010,32'sb010111000,32'sb011001100,32'sb011100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=92,BUS_CTRL_NUM=236,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01001000,32'sb01010000,32'sb01011000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010100110,32'sb010101100,32'sb010110010,32'sb010111000,32'sb011001100,32'sb011100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 6668/51 useful/useless nets, 4601/34 useful/useless insts
SYN-1016 : Merged 61 instances.
SYN-1032 : 6049/16 useful/useless nets, 5314/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 6033/16 useful/useless nets, 5302/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 744 better
SYN-1014 : Optimize round 2
SYN-1032 : 5421/75 useful/useless nets, 4690/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.287849s wall, 1.031250s user + 0.140625s system = 1.171875s CPU (91.0%)

RUN-1004 : used memory is 178 MB, reserved memory is 145 MB, peak memory is 181 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5431/185 useful/useless nets, 4720/95 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 289 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 170 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 6191/3 useful/useless nets, 5480/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23699, tnet num: 6191, tinst num: 5479, tnode num: 30791, tedge num: 36938.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 404 (3.23), #lev = 7 (1.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 393 (3.30), #lev = 7 (1.55)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 938 instances into 393 LUTs, name keeping = 71%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 705 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 224 adder to BLE ...
SYN-4008 : Packed 224 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.781204s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (78.1%)

RUN-1004 : used memory is 184 MB, reserved memory is 150 MB, peak memory is 223 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.312936s wall, 2.468750s user + 0.171875s system = 2.640625s CPU (79.7%)

RUN-1004 : used memory is 185 MB, reserved memory is 150 MB, peak memory is 223 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (529 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 4568 instances
RUN-0007 : 1767 luts, 2125 seqs, 385 mslices, 182 lslices, 71 pads, 27 brams, 2 dsps
RUN-1001 : There are total 5279 nets
RUN-1001 : 3234 nets have 2 pins
RUN-1001 : 1673 nets have [3 - 5] pins
RUN-1001 : 242 nets have [6 - 10] pins
RUN-1001 : 62 nets have [11 - 20] pins
RUN-1001 : 53 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     123     
RUN-1001 :   No   |  No   |  Yes  |     822     
RUN-1001 :   No   |  Yes  |  No   |     64      
RUN-1001 :   Yes  |  No   |  No   |     115     
RUN-1001 :   Yes  |  No   |  Yes  |    1001     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  26   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 48
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4566 instances, 1767 luts, 2125 seqs, 567 slices, 103 macros(567 instances: 385 mslices 182 lslices)
PHY-0007 : Cell area utilization is 14%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 21628, tnet num: 5277, tinst num: 4566, tnode num: 29105, tedge num: 35238.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.599652s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (75.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.20727e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 4566.
PHY-3001 : End clustering;  0.000046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 823601, overlap = 69.75
PHY-3002 : Step(2): len = 649565, overlap = 65.25
PHY-3002 : Step(3): len = 397809, overlap = 63
PHY-3002 : Step(4): len = 329594, overlap = 59.5625
PHY-3002 : Step(5): len = 280642, overlap = 69.2188
PHY-3002 : Step(6): len = 252883, overlap = 71.75
PHY-3002 : Step(7): len = 230985, overlap = 67.125
PHY-3002 : Step(8): len = 206584, overlap = 78.5
PHY-3002 : Step(9): len = 191427, overlap = 82.1562
PHY-3002 : Step(10): len = 174553, overlap = 86.125
PHY-3002 : Step(11): len = 162928, overlap = 95.7188
PHY-3002 : Step(12): len = 158839, overlap = 98.2188
PHY-3002 : Step(13): len = 147734, overlap = 108.375
PHY-3002 : Step(14): len = 139774, overlap = 105
PHY-3002 : Step(15): len = 136921, overlap = 111.719
PHY-3002 : Step(16): len = 130941, overlap = 114.062
PHY-3002 : Step(17): len = 122905, overlap = 111.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.55955e-05
PHY-3002 : Step(18): len = 128422, overlap = 102.375
PHY-3002 : Step(19): len = 129408, overlap = 102.219
PHY-3002 : Step(20): len = 125604, overlap = 97.2812
PHY-3002 : Step(21): len = 124633, overlap = 93.0312
PHY-3002 : Step(22): len = 120911, overlap = 91.4688
PHY-3002 : Step(23): len = 119961, overlap = 91.2188
PHY-3002 : Step(24): len = 117683, overlap = 95.8438
PHY-3002 : Step(25): len = 116819, overlap = 95.8438
PHY-3002 : Step(26): len = 115490, overlap = 91.75
PHY-3002 : Step(27): len = 115444, overlap = 96.3125
PHY-3002 : Step(28): len = 115388, overlap = 96.1875
PHY-3002 : Step(29): len = 113877, overlap = 104.969
PHY-3002 : Step(30): len = 113178, overlap = 109.625
PHY-3002 : Step(31): len = 109985, overlap = 99.5312
PHY-3002 : Step(32): len = 109202, overlap = 95.5625
PHY-3002 : Step(33): len = 108664, overlap = 89.1562
PHY-3002 : Step(34): len = 108577, overlap = 94.0938
PHY-3002 : Step(35): len = 108468, overlap = 91.8438
PHY-3002 : Step(36): len = 107588, overlap = 91.3438
PHY-3002 : Step(37): len = 106517, overlap = 96.6562
PHY-3002 : Step(38): len = 105939, overlap = 109.156
PHY-3002 : Step(39): len = 105694, overlap = 113.812
PHY-3002 : Step(40): len = 105028, overlap = 119.875
PHY-3002 : Step(41): len = 104456, overlap = 122.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.11909e-05
PHY-3002 : Step(42): len = 104603, overlap = 126.125
PHY-3002 : Step(43): len = 104739, overlap = 125.812
PHY-3002 : Step(44): len = 105099, overlap = 120.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000102382
PHY-3002 : Step(45): len = 105242, overlap = 120.438
PHY-3002 : Step(46): len = 105281, overlap = 118.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000204764
PHY-3002 : Step(47): len = 105362, overlap = 118.406
PHY-3002 : Step(48): len = 105418, overlap = 113.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025632s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (61.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.111075s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (84.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.69722e-06
PHY-3002 : Step(49): len = 116572, overlap = 134.375
PHY-3002 : Step(50): len = 116846, overlap = 135.25
PHY-3002 : Step(51): len = 114439, overlap = 136.375
PHY-3002 : Step(52): len = 114470, overlap = 135.344
PHY-3002 : Step(53): len = 113367, overlap = 137.406
PHY-3002 : Step(54): len = 113207, overlap = 140.125
PHY-3002 : Step(55): len = 112721, overlap = 137.594
PHY-3002 : Step(56): len = 112258, overlap = 142
PHY-3002 : Step(57): len = 111636, overlap = 144.469
PHY-3002 : Step(58): len = 111332, overlap = 148.031
PHY-3002 : Step(59): len = 109650, overlap = 150.5
PHY-3002 : Step(60): len = 109264, overlap = 151.594
PHY-3002 : Step(61): len = 107806, overlap = 152.875
PHY-3002 : Step(62): len = 107147, overlap = 150.219
PHY-3002 : Step(63): len = 106729, overlap = 151
PHY-3002 : Step(64): len = 106184, overlap = 150.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.39443e-06
PHY-3002 : Step(65): len = 104930, overlap = 150.406
PHY-3002 : Step(66): len = 104804, overlap = 149.938
PHY-3002 : Step(67): len = 104696, overlap = 149.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.47889e-05
PHY-3002 : Step(68): len = 104255, overlap = 149.25
PHY-3002 : Step(69): len = 104245, overlap = 149.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.95777e-05
PHY-3002 : Step(70): len = 104809, overlap = 144.562
PHY-3002 : Step(71): len = 104961, overlap = 144.156
PHY-3002 : Step(72): len = 110562, overlap = 112.031
PHY-3002 : Step(73): len = 109223, overlap = 113.188
PHY-3002 : Step(74): len = 108915, overlap = 113.125
PHY-3002 : Step(75): len = 107445, overlap = 108.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.91555e-05
PHY-3002 : Step(76): len = 106801, overlap = 106.5
PHY-3002 : Step(77): len = 106801, overlap = 106.5
PHY-3002 : Step(78): len = 106083, overlap = 101.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000118311
PHY-3002 : Step(79): len = 106613, overlap = 98
PHY-3002 : Step(80): len = 106965, overlap = 98.25
PHY-3002 : Step(81): len = 107111, overlap = 97.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.121865s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (76.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.65083e-05
PHY-3002 : Step(82): len = 106908, overlap = 201.812
PHY-3002 : Step(83): len = 107034, overlap = 200.531
PHY-3002 : Step(84): len = 108358, overlap = 192.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.30167e-05
PHY-3002 : Step(85): len = 109247, overlap = 184.156
PHY-3002 : Step(86): len = 109753, overlap = 178
PHY-3002 : Step(87): len = 111500, overlap = 166.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.60333e-05
PHY-3002 : Step(88): len = 113571, overlap = 152.719
PHY-3002 : Step(89): len = 115084, overlap = 145.75
PHY-3002 : Step(90): len = 118420, overlap = 129.062
PHY-3002 : Step(91): len = 120096, overlap = 119.5
PHY-3002 : Step(92): len = 117203, overlap = 110.781
PHY-3002 : Step(93): len = 116928, overlap = 103.562
PHY-3002 : Step(94): len = 115360, overlap = 102.25
PHY-3002 : Step(95): len = 114894, overlap = 101.219
PHY-3002 : Step(96): len = 114894, overlap = 101.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000132067
PHY-3002 : Step(97): len = 115074, overlap = 97.7812
PHY-3002 : Step(98): len = 115223, overlap = 97.125
PHY-3002 : Step(99): len = 115385, overlap = 96.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000264133
PHY-3002 : Step(100): len = 117027, overlap = 92.7812
PHY-3002 : Step(101): len = 117027, overlap = 92.7812
PHY-3002 : Step(102): len = 116858, overlap = 90.7812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000528267
PHY-3002 : Step(103): len = 119065, overlap = 84.1562
PHY-3002 : Step(104): len = 119576, overlap = 81.9375
PHY-3002 : Step(105): len = 120049, overlap = 80.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00105653
PHY-3002 : Step(106): len = 118988, overlap = 80.5625
PHY-3002 : Step(107): len = 118804, overlap = 80.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00206332
PHY-3002 : Step(108): len = 119680, overlap = 79.875
PHY-3002 : Step(109): len = 119779, overlap = 79.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00412665
PHY-3002 : Step(110): len = 120042, overlap = 78.4688
PHY-3002 : Step(111): len = 120042, overlap = 78.4688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0082533
PHY-3002 : Step(112): len = 120147, overlap = 77.875
PHY-3002 : Step(113): len = 120230, overlap = 77.4375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0165066
PHY-3002 : Step(114): len = 120238, overlap = 76.3125
PHY-3002 : Step(115): len = 120198, overlap = 76.0938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0325716
PHY-3002 : Step(116): len = 120195, overlap = 76.0938
PHY-3002 : Step(117): len = 120195, overlap = 76.0938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 21628, tnet num: 5277, tinst num: 4566, tnode num: 29105, tedge num: 35238.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 263.81 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5279.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 141104, over cnt = 626(1%), over = 2245, worst = 17
PHY-1001 : End global iterations;  0.320134s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (43.9%)

PHY-1001 : Congestion index: top1 = 45.88, top5 = 33.75, top10 = 27.47, top15 = 23.37.
PHY-1001 : End incremental global routing;  0.421272s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (51.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173268s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (45.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.692957s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (45.1%)

OPT-1001 : Current memory(MB): used = 272, reserve = 237, peak = 272.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3824/5279.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 141104, over cnt = 626(1%), over = 2245, worst = 17
PHY-1002 : len = 153040, over cnt = 422(1%), over = 1095, worst = 16
PHY-1002 : len = 159240, over cnt = 237(0%), over = 631, worst = 16
PHY-1002 : len = 165880, over cnt = 63(0%), over = 145, worst = 9
PHY-1002 : len = 168136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.318450s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (44.2%)

PHY-1001 : Congestion index: top1 = 40.97, top5 = 32.26, top10 = 27.63, top15 = 24.34.
OPT-1001 : End congestion update;  0.419650s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (41.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122892s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (76.3%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.542782s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (48.9%)

OPT-1001 : Current memory(MB): used = 276, reserve = 241, peak = 276.
OPT-1001 : End physical optimization;  1.891524s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (57.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1767 LUT to BLE ...
SYN-4008 : Packed 1767 LUT and 929 SEQ to BLE.
SYN-4003 : Packing 1196 remaining SEQ's ...
SYN-4005 : Packed 617 SEQ with LUT/SLICE
SYN-4006 : 329 single LUT's are left
SYN-4006 : 579 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2346/3182 primitive instances ...
PHY-3001 : End packing;  0.222382s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (91.3%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 1924 instances
RUN-1001 : 907 mslices, 908 lslices, 71 pads, 27 brams, 2 dsps
RUN-1001 : There are total 4467 nets
RUN-1001 : 2471 nets have 2 pins
RUN-1001 : 1614 nets have [3 - 5] pins
RUN-1001 : 261 nets have [6 - 10] pins
RUN-1001 : 57 nets have [11 - 20] pins
RUN-1001 : 51 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
PHY-3001 : design contains 1922 instances, 1815 slices, 103 macros(567 instances: 385 mslices 182 lslices)
PHY-3001 : Cell area utilization is 23%
PHY-3001 : After packing: Len = 122543, Over = 121.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 23%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17723, tnet num: 4465, tinst num: 1922, tnode num: 22931, tedge num: 30291.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.731432s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (76.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.80882e-05
PHY-3002 : Step(118): len = 120683, overlap = 120.75
PHY-3002 : Step(119): len = 119898, overlap = 119.5
PHY-3002 : Step(120): len = 119292, overlap = 121.5
PHY-3002 : Step(121): len = 117345, overlap = 123.25
PHY-3002 : Step(122): len = 116955, overlap = 122.5
PHY-3002 : Step(123): len = 116189, overlap = 124.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61763e-05
PHY-3002 : Step(124): len = 117420, overlap = 121.25
PHY-3002 : Step(125): len = 117960, overlap = 120.75
PHY-3002 : Step(126): len = 121321, overlap = 109.5
PHY-3002 : Step(127): len = 122533, overlap = 101
PHY-3002 : Step(128): len = 123010, overlap = 96.5
PHY-3002 : Step(129): len = 123150, overlap = 94.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.23526e-05
PHY-3002 : Step(130): len = 123484, overlap = 95.5
PHY-3002 : Step(131): len = 123649, overlap = 94.75
PHY-3002 : Step(132): len = 124898, overlap = 91.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.598980s wall, 0.015625s user + 0.093750s system = 0.109375s CPU (18.3%)

PHY-3001 : Trial Legalized: Len = 155721
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.092031s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (84.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000197015
PHY-3002 : Step(133): len = 145262, overlap = 11.5
PHY-3002 : Step(134): len = 138022, overlap = 26.25
PHY-3002 : Step(135): len = 135004, overlap = 41
PHY-3002 : Step(136): len = 133116, overlap = 45.5
PHY-3002 : Step(137): len = 132287, overlap = 46.25
PHY-3002 : Step(138): len = 131820, overlap = 45.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000394029
PHY-3002 : Step(139): len = 133603, overlap = 42
PHY-3002 : Step(140): len = 134025, overlap = 41.25
PHY-3002 : Step(141): len = 134283, overlap = 42.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000788058
PHY-3002 : Step(142): len = 135008, overlap = 41.25
PHY-3002 : Step(143): len = 135254, overlap = 41
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006594s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 147465, Over = 0
PHY-3001 : Spreading special nets. 69 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020972s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.5%)

PHY-3001 : 95 instances has been re-located, deltaX = 45, deltaY = 66, maxDist = 3.
PHY-3001 : Final: Len = 149607, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17723, tnet num: 4465, tinst num: 1923, tnode num: 22931, tedge num: 30291.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 144/4467.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 178872, over cnt = 483(1%), over = 784, worst = 5
PHY-1002 : len = 181720, over cnt = 274(0%), over = 396, worst = 5
PHY-1002 : len = 184856, over cnt = 87(0%), over = 121, worst = 4
PHY-1002 : len = 186080, over cnt = 22(0%), over = 29, worst = 3
PHY-1002 : len = 186480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.452172s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (44.9%)

PHY-1001 : Congestion index: top1 = 36.29, top5 = 29.41, top10 = 25.68, top15 = 23.17.
PHY-1001 : End incremental global routing;  0.560273s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (50.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122239s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (63.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.761388s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (55.4%)

OPT-1001 : Current memory(MB): used = 281, reserve = 246, peak = 281.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3886/4467.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 186480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018112s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.3%)

PHY-1001 : Congestion index: top1 = 36.29, top5 = 29.41, top10 = 25.68, top15 = 23.17.
OPT-1001 : End congestion update;  0.116093s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.087549s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.2%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.203824s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (69.0%)

OPT-1001 : Current memory(MB): used = 283, reserve = 248, peak = 283.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.086388s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (54.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3886/4467.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 186480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017839s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.6%)

PHY-1001 : Congestion index: top1 = 36.29, top5 = 29.41, top10 = 25.68, top15 = 23.17.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.090925s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (120.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 35.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.933834s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (74.3%)

RUN-1003 : finish command "place" in  12.528519s wall, 6.812500s user + 1.625000s system = 8.437500s CPU (67.3%)

RUN-1004 : used memory is 267 MB, reserved memory is 232 MB, peak memory is 283 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1925 instances
RUN-1001 : 907 mslices, 908 lslices, 71 pads, 27 brams, 2 dsps
RUN-1001 : There are total 4467 nets
RUN-1001 : 2471 nets have 2 pins
RUN-1001 : 1614 nets have [3 - 5] pins
RUN-1001 : 261 nets have [6 - 10] pins
RUN-1001 : 57 nets have [11 - 20] pins
RUN-1001 : 51 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17723, tnet num: 4465, tinst num: 1923, tnode num: 22931, tedge num: 30291.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 907 mslices, 908 lslices, 71 pads, 27 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 176992, over cnt = 482(1%), over = 812, worst = 5
PHY-1002 : len = 180096, over cnt = 276(0%), over = 421, worst = 5
PHY-1002 : len = 183512, over cnt = 108(0%), over = 152, worst = 4
PHY-1002 : len = 185472, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 185504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.452197s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (34.6%)

PHY-1001 : Congestion index: top1 = 36.75, top5 = 29.63, top10 = 25.82, top15 = 23.26.
PHY-1001 : End global routing;  0.557711s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (44.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 312, reserve = 279, peak = 318.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 564, reserve = 534, peak = 564.
PHY-1001 : End build detailed router design. 3.678709s wall, 3.046875s user + 0.062500s system = 3.109375s CPU (84.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 68904, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.033872s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (83.9%)

PHY-1001 : Current memory(MB): used = 597, reserve = 569, peak = 597.
PHY-1001 : End phase 1; 3.039242s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (83.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 534464, over cnt = 121(0%), over = 121, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 598, reserve = 569, peak = 598.
PHY-1001 : End initial routed; 5.790405s wall, 4.390625s user + 0.031250s system = 4.421875s CPU (76.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3989(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.828003s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (92.5%)

PHY-1001 : Current memory(MB): used = 603, reserve = 574, peak = 603.
PHY-1001 : End phase 2; 6.618549s wall, 5.156250s user + 0.031250s system = 5.187500s CPU (78.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 534464, over cnt = 121(0%), over = 121, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.018994s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 533456, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.112460s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 533664, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.092928s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (33.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 533688, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.052836s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (59.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 533696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.044916s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (34.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3989(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.856147s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (85.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 21 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.488455s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (89.6%)

PHY-1001 : Current memory(MB): used = 632, reserve = 604, peak = 632.
PHY-1001 : End phase 3; 1.824029s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (78.0%)

PHY-1003 : Routed, final wirelength = 533696
PHY-1001 : Current memory(MB): used = 633, reserve = 605, peak = 633.
PHY-1001 : End export database. 0.017930s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.1%)

PHY-1001 : End detail routing;  15.434396s wall, 12.390625s user + 0.125000s system = 12.515625s CPU (81.1%)

RUN-1003 : finish command "route" in  16.774445s wall, 13.250000s user + 0.125000s system = 13.375000s CPU (79.7%)

RUN-1004 : used memory is 603 MB, reserved memory is 575 MB, peak memory is 633 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     2927   out of  19600   14.93%
#reg                     2140   out of  19600   10.92%
#le                      3506
  #lut only              1366   out of   3506   38.96%
  #reg only               579   out of   3506   16.51%
  #lut&reg               1561   out of   3506   44.52%
#dsp                        2   out of     29    6.90%
#bram                      25   out of     64   39.06%
  #bram9k                  25
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                                Fanout
#1        u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                            429
#2        config_inst_syn_9                           GCLK               config             config_inst.jtck                                      283
#3        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                            171
#4        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                            154
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                      124
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               mslice             u_sd_ctrl_top/u_sd_read/res_bit_cnt_b[0]_syn_17.q0    63
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                            37
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                            25
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                            0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                             |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                  |sd_bmp_hdmi                                |3506   |2360    |567     |2144    |27      |2       |
|  u_clk_wiz_0                        |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                        |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                         |ddr3_top1                                  |552    |359     |100     |342     |2       |0       |
|    physica_sdram                    |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller               |sdram_controller                           |195    |141     |40      |81      |0       |0       |
|      u_sdram_cmd                    |sdram_cmd                                  |29     |29      |0       |16      |0       |0       |
|      u_sdram_ctrl                   |sdram_ctrl                                 |155    |109     |40      |54      |0       |0       |
|      u_sdram_data                   |sdram_data                                 |11     |3       |0       |11      |0       |0       |
|    u_sdram_fifo_ctrl                |sdram_fifo_ctrl                            |357    |218     |60      |261     |2       |0       |
|      rdfifo                         |SOFTFIFO                                   |138    |73      |18      |113     |1       |0       |
|        ram_inst                     |ram_infer_SOFTFIFO                         |8      |0       |0       |8       |1       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_SOFTFIFO |43     |26      |0       |43      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_SOFTFIFO |32     |27      |0       |32      |0       |0       |
|      wrfifo                         |SOFTFIFO                                   |140    |93      |18      |115     |1       |0       |
|        ram_inst                     |ram_infer_SOFTFIFO                         |15     |7       |0       |15      |1       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |23      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_SOFTFIFO |35     |34      |0       |35      |0       |0       |
|  u_hdmi_top                         |hdmi_top1                                  |1318   |980     |209     |734     |4       |2       |
|    awb                              |ISP_awb_top                                |599    |482     |52      |390     |0       |2       |
|      cal_awb                        |alg_awb                                    |381    |347     |34      |212     |0       |0       |
|        div_bgain                    |shift_div                                  |347    |326     |21      |204     |0       |0       |
|      stat                           |isp_stat_awb                               |191    |109     |18      |152     |0       |0       |
|      wb                             |isp_wb                                     |27     |26      |0       |26      |0       |2       |
|    debayer_l                        |isp_demosaic_l                             |197    |115     |42      |126     |4       |0       |
|      linebuffer                     |shift_register                             |51     |35      |16      |25      |4       |0       |
|        gen_ram_inst[0]$u_ram        |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram        |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    u3_hdmi_tx                       |hdmi_tx                                    |375    |298     |54      |179     |0       |0       |
|      Inst_DVITransmitter            |DVITransmitter                             |375    |298     |54      |179     |0       |0       |
|        Inst_TMDSEncoder_blue        |TMDSEncoder                                |105    |87      |18      |50      |0       |0       |
|        Inst_TMDSEncoder_green       |TMDSEncoder                                |110    |91      |18      |36      |0       |0       |
|        Inst_TMDSEncoder_red         |TMDSEncoder                                |110    |87      |18      |44      |0       |0       |
|        Inst_blue_serializer_10_1    |Serial_N_1_lvds_dat                        |19     |11      |0       |19      |0       |0       |
|        Inst_clk_serializer_10_1     |Serial_N_1_lvds                            |6      |3       |0       |6       |0       |0       |
|        Inst_green_serializer_10_1   |Serial_N_1_lvds_dat                        |13     |9       |0       |13      |0       |0       |
|        Inst_red_serializer_10_1     |Serial_N_1_lvds_dat                        |12     |10      |0       |11      |0       |0       |
|    u_video_driver                   |video_driver                               |147    |85      |61      |39      |0       |0       |
|  u_sd_ctrl_top                      |sd_ctrl_top                                |372    |264     |49      |208     |0       |0       |
|    u_sd_init                        |sd_init                                    |225    |154     |32      |110     |0       |0       |
|    u_sd_read                        |sd_read                                    |147    |110     |17      |98      |0       |0       |
|  u_sd_read_photo                    |read_rawdata                               |274    |195     |58      |152     |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER                             |986    |558     |151     |703     |0       |0       |
|    wrapper_cwc_top                  |cwc_top                                    |986    |558     |151     |703     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int                                |501    |260     |0       |501     |0       |0       |
|        reg_inst                     |register                                   |498    |257     |0       |498     |0       |0       |
|        tap_inst                     |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger                                    |485    |298     |151     |202     |0       |0       |
|        bus_inst                     |bus_top                                    |272    |153     |94      |101     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det                                    |27     |17      |10      |11      |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det                                    |20     |10      |10      |4       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det                                    |15     |6       |6       |7       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det                                    |103    |53      |34      |36      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det                                    |94     |54      |34      |30      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det                                    |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl                                   |109    |80      |29      |59      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2458  
    #2          2       845   
    #3          3       591   
    #4          4       178   
    #5        5-10      271   
    #6        11-50      83   
    #7       51-100      13   
    #8       101-500     5    
  Average     2.69            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17723, tnet num: 4465, tinst num: 1923, tnode num: 22931, tedge num: 30291.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 4465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 8a0dc421f13138d5c835c7696de7c4532dac6f94245fe146c5d246e355db0bfd -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1923
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 4467, pip num: 40726
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 21
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2057 valid insts, and 115049 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111001110000001110001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  4.171683s wall, 17.625000s user + 0.343750s system = 17.968750s CPU (430.7%)

RUN-1004 : used memory is 613 MB, reserved memory is 586 MB, peak memory is 788 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_023251.log"
