// hssi_ss_axilite_avmm_bridge.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_axilite_avmm_bridge (
		input  wire        clk_clk,                           //                 clk.clk,          Clock Input
		input  wire        reset_reset_n,                     //               reset.reset_n,      Reset Input
		output wire [15:0] p0_eth_reconfig_address,           //     p0_eth_reconfig.address
		output wire [0:0]  p0_eth_reconfig_burstcount,        //                    .burstcount
		output wire        p0_eth_reconfig_read,              //                    .read
		output wire        p0_eth_reconfig_write,             //                    .write
		input  wire        p0_eth_reconfig_waitrequest,       //                    .waitrequest
		input  wire        p0_eth_reconfig_readdatavalid,     //                    .readdatavalid
		output wire [3:0]  p0_eth_reconfig_byteenable,        //                    .byteenable
		input  wire [31:0] p0_eth_reconfig_readdata,          //                    .readdata
		output wire [31:0] p0_eth_reconfig_writedata,         //                    .writedata
		output wire        p0_eth_reconfig_lock,              //                    .lock
		output wire        p0_eth_reconfig_debugaccess,       //                    .debugaccess
		output wire [19:0] p0_c0_xcvr_reconfig_address,       // p0_c0_xcvr_reconfig.address
		output wire [0:0]  p0_c0_xcvr_reconfig_burstcount,    //                    .burstcount
		output wire        p0_c0_xcvr_reconfig_read,          //                    .read
		output wire        p0_c0_xcvr_reconfig_write,         //                    .write
		input  wire        p0_c0_xcvr_reconfig_waitrequest,   //                    .waitrequest
		input  wire        p0_c0_xcvr_reconfig_readdatavalid, //                    .readdatavalid
		output wire [3:0]  p0_c0_xcvr_reconfig_byteenable,    //                    .byteenable
		input  wire [31:0] p0_c0_xcvr_reconfig_readdata,      //                    .readdata
		output wire [31:0] p0_c0_xcvr_reconfig_writedata,     //                    .writedata
		output wire        p0_c0_xcvr_reconfig_lock,          //                    .lock
		output wire        p0_c0_xcvr_reconfig_debugaccess,   //                    .debugaccess
		output wire [9:0]  ss_reconfig_address,               //         ss_reconfig.address
		output wire [0:0]  ss_reconfig_burstcount,            //                    .burstcount
		output wire        ss_reconfig_read,                  //                    .read
		output wire        ss_reconfig_write,                 //                    .write
		input  wire        ss_reconfig_waitrequest,           //                    .waitrequest
		input  wire        ss_reconfig_readdatavalid,         //                    .readdatavalid
		output wire [3:0]  ss_reconfig_byteenable,            //                    .byteenable
		input  wire [31:0] ss_reconfig_readdata,              //                    .readdata
		output wire [31:0] ss_reconfig_writedata,             //                    .writedata
		output wire        ss_reconfig_lock,                  //                    .lock
		output wire        ss_reconfig_debugaccess,           //                    .debugaccess
		output wire [16:0] ptp_asym_reconfig_address,         //   ptp_asym_reconfig.address
		output wire [0:0]  ptp_asym_reconfig_burstcount,      //                    .burstcount
		output wire        ptp_asym_reconfig_read,            //                    .read
		output wire        ptp_asym_reconfig_write,           //                    .write
		input  wire        ptp_asym_reconfig_waitrequest,     //                    .waitrequest
		input  wire        ptp_asym_reconfig_readdatavalid,   //                    .readdatavalid
		output wire [3:0]  ptp_asym_reconfig_byteenable,      //                    .byteenable
		input  wire [31:0] ptp_asym_reconfig_readdata,        //                    .readdata
		output wire [31:0] ptp_asym_reconfig_writedata,       //                    .writedata
		output wire        ptp_asym_reconfig_lock,            //                    .lock
		output wire        ptp_asym_reconfig_debugaccess,     //                    .debugaccess
		output wire [16:0] ptp_p2p_reconfig_address,          //    ptp_p2p_reconfig.address
		output wire [0:0]  ptp_p2p_reconfig_burstcount,       //                    .burstcount
		output wire        ptp_p2p_reconfig_read,             //                    .read
		output wire        ptp_p2p_reconfig_write,            //                    .write
		input  wire        ptp_p2p_reconfig_waitrequest,      //                    .waitrequest
		input  wire        ptp_p2p_reconfig_readdatavalid,    //                    .readdatavalid
		output wire [3:0]  ptp_p2p_reconfig_byteenable,       //                    .byteenable
		input  wire [31:0] ptp_p2p_reconfig_readdata,         //                    .readdata
		output wire [31:0] ptp_p2p_reconfig_writedata,        //                    .writedata
		output wire        ptp_p2p_reconfig_lock,             //                    .lock
		output wire        ptp_p2p_reconfig_debugaccess,      //                    .debugaccess
		input  wire [25:0] axi_bridge_0_s0_awaddr,            //     axi_bridge_0_s0.awaddr
		input  wire [2:0]  axi_bridge_0_s0_awprot,            //                    .awprot
		input  wire        axi_bridge_0_s0_awvalid,           //                    .awvalid
		output wire        axi_bridge_0_s0_awready,           //                    .awready
		input  wire [31:0] axi_bridge_0_s0_wdata,             //                    .wdata
		input  wire [3:0]  axi_bridge_0_s0_wstrb,             //                    .wstrb
		input  wire        axi_bridge_0_s0_wvalid,            //                    .wvalid
		output wire        axi_bridge_0_s0_wready,            //                    .wready
		output wire [1:0]  axi_bridge_0_s0_bresp,             //                    .bresp
		output wire        axi_bridge_0_s0_bvalid,            //                    .bvalid
		input  wire        axi_bridge_0_s0_bready,            //                    .bready
		input  wire [25:0] axi_bridge_0_s0_araddr,            //                    .araddr
		input  wire [2:0]  axi_bridge_0_s0_arprot,            //                    .arprot
		input  wire        axi_bridge_0_s0_arvalid,           //                    .arvalid
		output wire        axi_bridge_0_s0_arready,           //                    .arready
		output wire [31:0] axi_bridge_0_s0_rdata,             //                    .rdata
		output wire [1:0]  axi_bridge_0_s0_rresp,             //                    .rresp
		output wire        axi_bridge_0_s0_rvalid,            //                    .rvalid
		input  wire        axi_bridge_0_s0_rready,            //                    .rready
		output wire        cpu_reconfig_s0_waitrequest,       //     cpu_reconfig_s0.waitrequest
		output wire [31:0] cpu_reconfig_s0_readdata,          //                    .readdata
		output wire        cpu_reconfig_s0_readdatavalid,     //                    .readdatavalid
		input  wire [0:0]  cpu_reconfig_s0_burstcount,        //                    .burstcount
		input  wire [31:0] cpu_reconfig_s0_writedata,         //                    .writedata
		input  wire [25:0] cpu_reconfig_s0_address,           //                    .address
		input  wire        cpu_reconfig_s0_write,             //                    .write
		input  wire        cpu_reconfig_s0_read,              //                    .read
		input  wire [3:0]  cpu_reconfig_s0_byteenable,        //                    .byteenable
		input  wire        cpu_reconfig_s0_debugaccess        //                    .debugaccess
	);

	hssi_ss_1_hssi_ss_axilite_avmm_bridge_2110_udjcpgi hssi_ss_axilite_avmm_bridge (
		.clk_clk                           (clk_clk),                           //   input,   width = 1,                 clk.clk
		.reset_reset_n                     (reset_reset_n),                     //   input,   width = 1,               reset.reset_n
		.p0_eth_reconfig_address           (p0_eth_reconfig_address),           //  output,  width = 16,     p0_eth_reconfig.address
		.p0_eth_reconfig_burstcount        (p0_eth_reconfig_burstcount),        //  output,   width = 1,                    .burstcount
		.p0_eth_reconfig_read              (p0_eth_reconfig_read),              //  output,   width = 1,                    .read
		.p0_eth_reconfig_write             (p0_eth_reconfig_write),             //  output,   width = 1,                    .write
		.p0_eth_reconfig_waitrequest       (p0_eth_reconfig_waitrequest),       //   input,   width = 1,                    .waitrequest
		.p0_eth_reconfig_readdatavalid     (p0_eth_reconfig_readdatavalid),     //   input,   width = 1,                    .readdatavalid
		.p0_eth_reconfig_byteenable        (p0_eth_reconfig_byteenable),        //  output,   width = 4,                    .byteenable
		.p0_eth_reconfig_readdata          (p0_eth_reconfig_readdata),          //   input,  width = 32,                    .readdata
		.p0_eth_reconfig_writedata         (p0_eth_reconfig_writedata),         //  output,  width = 32,                    .writedata
		.p0_eth_reconfig_lock              (p0_eth_reconfig_lock),              //  output,   width = 1,                    .lock
		.p0_eth_reconfig_debugaccess       (p0_eth_reconfig_debugaccess),       //  output,   width = 1,                    .debugaccess
		.p0_c0_xcvr_reconfig_address       (p0_c0_xcvr_reconfig_address),       //  output,  width = 20, p0_c0_xcvr_reconfig.address
		.p0_c0_xcvr_reconfig_burstcount    (p0_c0_xcvr_reconfig_burstcount),    //  output,   width = 1,                    .burstcount
		.p0_c0_xcvr_reconfig_read          (p0_c0_xcvr_reconfig_read),          //  output,   width = 1,                    .read
		.p0_c0_xcvr_reconfig_write         (p0_c0_xcvr_reconfig_write),         //  output,   width = 1,                    .write
		.p0_c0_xcvr_reconfig_waitrequest   (p0_c0_xcvr_reconfig_waitrequest),   //   input,   width = 1,                    .waitrequest
		.p0_c0_xcvr_reconfig_readdatavalid (p0_c0_xcvr_reconfig_readdatavalid), //   input,   width = 1,                    .readdatavalid
		.p0_c0_xcvr_reconfig_byteenable    (p0_c0_xcvr_reconfig_byteenable),    //  output,   width = 4,                    .byteenable
		.p0_c0_xcvr_reconfig_readdata      (p0_c0_xcvr_reconfig_readdata),      //   input,  width = 32,                    .readdata
		.p0_c0_xcvr_reconfig_writedata     (p0_c0_xcvr_reconfig_writedata),     //  output,  width = 32,                    .writedata
		.p0_c0_xcvr_reconfig_lock          (p0_c0_xcvr_reconfig_lock),          //  output,   width = 1,                    .lock
		.p0_c0_xcvr_reconfig_debugaccess   (p0_c0_xcvr_reconfig_debugaccess),   //  output,   width = 1,                    .debugaccess
		.ss_reconfig_address               (ss_reconfig_address),               //  output,  width = 10,         ss_reconfig.address
		.ss_reconfig_burstcount            (ss_reconfig_burstcount),            //  output,   width = 1,                    .burstcount
		.ss_reconfig_read                  (ss_reconfig_read),                  //  output,   width = 1,                    .read
		.ss_reconfig_write                 (ss_reconfig_write),                 //  output,   width = 1,                    .write
		.ss_reconfig_waitrequest           (ss_reconfig_waitrequest),           //   input,   width = 1,                    .waitrequest
		.ss_reconfig_readdatavalid         (ss_reconfig_readdatavalid),         //   input,   width = 1,                    .readdatavalid
		.ss_reconfig_byteenable            (ss_reconfig_byteenable),            //  output,   width = 4,                    .byteenable
		.ss_reconfig_readdata              (ss_reconfig_readdata),              //   input,  width = 32,                    .readdata
		.ss_reconfig_writedata             (ss_reconfig_writedata),             //  output,  width = 32,                    .writedata
		.ss_reconfig_lock                  (ss_reconfig_lock),                  //  output,   width = 1,                    .lock
		.ss_reconfig_debugaccess           (ss_reconfig_debugaccess),           //  output,   width = 1,                    .debugaccess
		.ptp_asym_reconfig_address         (ptp_asym_reconfig_address),         //  output,  width = 17,   ptp_asym_reconfig.address
		.ptp_asym_reconfig_burstcount      (ptp_asym_reconfig_burstcount),      //  output,   width = 1,                    .burstcount
		.ptp_asym_reconfig_read            (ptp_asym_reconfig_read),            //  output,   width = 1,                    .read
		.ptp_asym_reconfig_write           (ptp_asym_reconfig_write),           //  output,   width = 1,                    .write
		.ptp_asym_reconfig_waitrequest     (ptp_asym_reconfig_waitrequest),     //   input,   width = 1,                    .waitrequest
		.ptp_asym_reconfig_readdatavalid   (ptp_asym_reconfig_readdatavalid),   //   input,   width = 1,                    .readdatavalid
		.ptp_asym_reconfig_byteenable      (ptp_asym_reconfig_byteenable),      //  output,   width = 4,                    .byteenable
		.ptp_asym_reconfig_readdata        (ptp_asym_reconfig_readdata),        //   input,  width = 32,                    .readdata
		.ptp_asym_reconfig_writedata       (ptp_asym_reconfig_writedata),       //  output,  width = 32,                    .writedata
		.ptp_asym_reconfig_lock            (ptp_asym_reconfig_lock),            //  output,   width = 1,                    .lock
		.ptp_asym_reconfig_debugaccess     (ptp_asym_reconfig_debugaccess),     //  output,   width = 1,                    .debugaccess
		.ptp_p2p_reconfig_address          (ptp_p2p_reconfig_address),          //  output,  width = 17,    ptp_p2p_reconfig.address
		.ptp_p2p_reconfig_burstcount       (ptp_p2p_reconfig_burstcount),       //  output,   width = 1,                    .burstcount
		.ptp_p2p_reconfig_read             (ptp_p2p_reconfig_read),             //  output,   width = 1,                    .read
		.ptp_p2p_reconfig_write            (ptp_p2p_reconfig_write),            //  output,   width = 1,                    .write
		.ptp_p2p_reconfig_waitrequest      (ptp_p2p_reconfig_waitrequest),      //   input,   width = 1,                    .waitrequest
		.ptp_p2p_reconfig_readdatavalid    (ptp_p2p_reconfig_readdatavalid),    //   input,   width = 1,                    .readdatavalid
		.ptp_p2p_reconfig_byteenable       (ptp_p2p_reconfig_byteenable),       //  output,   width = 4,                    .byteenable
		.ptp_p2p_reconfig_readdata         (ptp_p2p_reconfig_readdata),         //   input,  width = 32,                    .readdata
		.ptp_p2p_reconfig_writedata        (ptp_p2p_reconfig_writedata),        //  output,  width = 32,                    .writedata
		.ptp_p2p_reconfig_lock             (ptp_p2p_reconfig_lock),             //  output,   width = 1,                    .lock
		.ptp_p2p_reconfig_debugaccess      (ptp_p2p_reconfig_debugaccess),      //  output,   width = 1,                    .debugaccess
		.axi_bridge_0_s0_awaddr            (axi_bridge_0_s0_awaddr),            //   input,  width = 26,     axi_bridge_0_s0.awaddr
		.axi_bridge_0_s0_awprot            (axi_bridge_0_s0_awprot),            //   input,   width = 3,                    .awprot
		.axi_bridge_0_s0_awvalid           (axi_bridge_0_s0_awvalid),           //   input,   width = 1,                    .awvalid
		.axi_bridge_0_s0_awready           (axi_bridge_0_s0_awready),           //  output,   width = 1,                    .awready
		.axi_bridge_0_s0_wdata             (axi_bridge_0_s0_wdata),             //   input,  width = 32,                    .wdata
		.axi_bridge_0_s0_wstrb             (axi_bridge_0_s0_wstrb),             //   input,   width = 4,                    .wstrb
		.axi_bridge_0_s0_wvalid            (axi_bridge_0_s0_wvalid),            //   input,   width = 1,                    .wvalid
		.axi_bridge_0_s0_wready            (axi_bridge_0_s0_wready),            //  output,   width = 1,                    .wready
		.axi_bridge_0_s0_bresp             (axi_bridge_0_s0_bresp),             //  output,   width = 2,                    .bresp
		.axi_bridge_0_s0_bvalid            (axi_bridge_0_s0_bvalid),            //  output,   width = 1,                    .bvalid
		.axi_bridge_0_s0_bready            (axi_bridge_0_s0_bready),            //   input,   width = 1,                    .bready
		.axi_bridge_0_s0_araddr            (axi_bridge_0_s0_araddr),            //   input,  width = 26,                    .araddr
		.axi_bridge_0_s0_arprot            (axi_bridge_0_s0_arprot),            //   input,   width = 3,                    .arprot
		.axi_bridge_0_s0_arvalid           (axi_bridge_0_s0_arvalid),           //   input,   width = 1,                    .arvalid
		.axi_bridge_0_s0_arready           (axi_bridge_0_s0_arready),           //  output,   width = 1,                    .arready
		.axi_bridge_0_s0_rdata             (axi_bridge_0_s0_rdata),             //  output,  width = 32,                    .rdata
		.axi_bridge_0_s0_rresp             (axi_bridge_0_s0_rresp),             //  output,   width = 2,                    .rresp
		.axi_bridge_0_s0_rvalid            (axi_bridge_0_s0_rvalid),            //  output,   width = 1,                    .rvalid
		.axi_bridge_0_s0_rready            (axi_bridge_0_s0_rready),            //   input,   width = 1,                    .rready
		.cpu_reconfig_s0_waitrequest       (cpu_reconfig_s0_waitrequest),       //  output,   width = 1,     cpu_reconfig_s0.waitrequest
		.cpu_reconfig_s0_readdata          (cpu_reconfig_s0_readdata),          //  output,  width = 32,                    .readdata
		.cpu_reconfig_s0_readdatavalid     (cpu_reconfig_s0_readdatavalid),     //  output,   width = 1,                    .readdatavalid
		.cpu_reconfig_s0_burstcount        (cpu_reconfig_s0_burstcount),        //   input,   width = 1,                    .burstcount
		.cpu_reconfig_s0_writedata         (cpu_reconfig_s0_writedata),         //   input,  width = 32,                    .writedata
		.cpu_reconfig_s0_address           (cpu_reconfig_s0_address),           //   input,  width = 26,                    .address
		.cpu_reconfig_s0_write             (cpu_reconfig_s0_write),             //   input,   width = 1,                    .write
		.cpu_reconfig_s0_read              (cpu_reconfig_s0_read),              //   input,   width = 1,                    .read
		.cpu_reconfig_s0_byteenable        (cpu_reconfig_s0_byteenable),        //   input,   width = 4,                    .byteenable
		.cpu_reconfig_s0_debugaccess       (cpu_reconfig_s0_debugaccess)        //   input,   width = 1,                    .debugaccess
	);

endmodule
