// Seed: 525092480
module module_0 (
    output wor id_0
    , id_24, id_25,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    input supply1 id_4
    , id_26,
    output uwire id_5
    , id_27,
    input tri1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input wor id_13,
    output uwire id_14,
    output wor id_15,
    input supply0 id_16,
    output tri0 id_17,
    input tri0 id_18,
    input wire id_19,
    input wand id_20,
    input wire id_21,
    output tri0 id_22
);
  always @(posedge 1) force id_25 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output supply0 id_2,
    output tri0 id_3,
    output wor id_4
);
  supply0 id_6 = id_1;
  module_0(
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_6,
      id_6,
      id_2,
      id_6,
      id_6,
      id_1,
      id_1,
      id_1,
      id_3,
      id_4,
      id_0,
      id_4,
      id_6,
      id_0,
      id_6,
      id_0,
      id_6
  );
endmodule
