

================================================================
== Vitis HLS Report for 'RoPE_1_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Thu Oct  2 21:26:33 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      422|      422|  1.688 us|  1.688 us|  384|  384|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pow_generic_float_s_fu_763  |pow_generic_float_s  |       11|       11|  44.000 ns|  44.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      420|      420|        38|          1|          1|   384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1733|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        1|     26|      576|     2763|     -|
|Memory               |        -|      -|      288|      553|     -|
|Multiplexer          |        -|      -|        0|       34|     -|
|Register             |        -|      -|     1593|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     26|     2457|     5243|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                     Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |ctlz_30_30_1_1_U449                                  |ctlz_30_30_1_1                                  |        0|   0|    0|    41|    0|
    |ctlz_32_32_1_1_U455                                  |ctlz_32_32_1_1                                  |        0|   0|    0|    45|    0|
    |ctlz_32_32_1_1_U456                                  |ctlz_32_32_1_1                                  |        0|   0|    0|    43|    0|
    |ctlz_32_32_1_1_U457                                  |ctlz_32_32_1_1                                  |        0|   0|    0|    45|    0|
    |ctlz_32_32_1_1_U458                                  |ctlz_32_32_1_1                                  |        0|   0|    0|    45|    0|
    |fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U445  |fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1  |        0|   1|    1|     1|    0|
    |fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U446  |fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1  |        0|   1|    1|     1|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U439             |fmul_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|    0|     0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U440             |fmul_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|    0|     0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U441             |fmul_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|    0|     0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U442             |fmul_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|    0|     0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U443             |fmul_32ns_32ns_32_1_primitive_dsp_1             |        0|   1|    0|     0|    0|
    |mul_15ns_13s_28_1_1_U454                             |mul_15ns_13s_28_1_1                             |        0|   1|    0|     0|    0|
    |mul_15ns_14ns_29_1_1_U452                            |mul_15ns_14ns_29_1_1                            |        0|   1|    0|     0|    0|
    |mul_15ns_15ns_30_1_1_U450                            |mul_15ns_15ns_30_1_1                            |        0|   1|    0|     0|    0|
    |mul_22ns_21s_43_1_1_U453                             |mul_22ns_21s_43_1_1                             |        0|   1|    0|     0|    0|
    |mul_22ns_22ns_44_1_1_U451                            |mul_22ns_22ns_44_1_1                            |        0|   1|    0|     0|    0|
    |mul_29ns_28ns_57_2_1_U447                            |mul_29ns_28ns_57_2_1                            |        0|   4|   46|    38|    0|
    |mul_80s_24ns_80_2_1_U448                             |mul_80s_24ns_80_2_1                             |        0|   4|   46|    60|    0|
    |grp_pow_generic_float_s_fu_763                       |pow_generic_float_s                             |        1|   6|  482|  2111|    0|
    |sitofp_32ns_32_3_no_dsp_1_U444                       |sitofp_32ns_32_3_no_dsp_1                       |        0|   0|    0|     0|    0|
    |sparsemux_17_3_1_1_1_U461                            |sparsemux_17_3_1_1_1                            |        0|   0|    0|     3|    0|
    |sparsemux_17_4_32_1_1_U462                           |sparsemux_17_4_32_1_1                           |        0|   0|    0|   160|    0|
    |sparsemux_17_4_32_1_1_U463                           |sparsemux_17_4_32_1_1                           |        0|   0|    0|   160|    0|
    |sparsemux_33_4_1_1_1_U459                            |sparsemux_33_4_1_1_1                            |        0|   0|    0|     5|    0|
    |sparsemux_33_4_1_1_1_U460                            |sparsemux_33_4_1_1_1                            |        0|   0|    0|     5|    0|
    +-----------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                                |        1|  26|  576|  2763|    0|
    +-----------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |         Memory        |                                  Module                                  | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |ref_4oPi_table_1001_U  |RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R         |        0|  128|  65|    0|    13|  100|     1|         1300|
    |cos_K02_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   28|     1|         3584|
    |cos_K13_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   22|     1|         2816|
    |cos_K24_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R  |        0|   16|  50|    0|   128|   14|     1|         1792|
    |sin_K05_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   29|     1|         3712|
    |sin_K16_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   21|     1|         2688|
    |sin_K27_U              |RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R  |        0|   16|  50|    0|   128|   13|     1|         1664|
    +-----------------------+--------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                  |                                                                          |        0|  288| 553|    0|   781|  227|     7|        17556|
    +-----------------------+--------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Ex_fu_1102_p2                      |         +|   0|  0|    8|           8|           8|
    |add_ln300_fu_1778_p2               |         +|   0|  0|   19|           9|           7|
    |add_ln376_fu_960_p2                |         +|   0|  0|    8|           8|           7|
    |add_ln75_1_fu_1447_p2              |         +|   0|  0|   55|          27|          27|
    |add_ln75_fu_1442_p2                |         +|   0|  0|   55|          27|          27|
    |add_ln80_1_fu_1469_p2              |         +|   0|  0|   28|          28|          28|
    |add_ln80_fu_1459_p2                |         +|   0|  0|   21|          21|          21|
    |i_fu_885_p2                        |         +|   0|  0|   10|          10|           2|
    |shift_6_fu_1668_p2                 |         +|   0|  0|    6|           6|           5|
    |shift_8_fu_1753_p2                 |         +|   0|  0|    6|           6|           5|
    |Ex_2_fu_1142_p2                    |         -|   0|  0|    8|           8|           8|
    |Mx_bits_4_fu_1080_p2               |         -|   0|  0|   58|           1|          58|
    |cos_result_fu_1493_p2              |         -|   0|  0|   30|          30|          29|
    |newexp_fu_1784_p2                  |         -|   0|  0|   19|           9|           9|
    |sub_ln506_fu_1171_p2               |         -|   0|  0|    8|           1|           8|
    |and_ln179_fu_1043_p2               |       and|   0|  0|    2|           1|           1|
    |cos_results_sign_2_fu_2062_p2      |       and|   0|  0|    2|           1|           1|
    |cos_results_sign_3_fu_2031_p2      |       and|   0|  0|    2|           1|           1|
    |sin_results_sign_3_fu_1990_p2      |       and|   0|  0|    2|           1|           1|
    |closepath_fu_954_p2                |      icmp|   0|  0|    4|           8|           7|
    |icmp_ln16_fu_891_p2                |      icmp|   0|  0|    6|          10|          10|
    |icmp_ln179_1_fu_1038_p2            |      icmp|   0|  0|    9|          23|           1|
    |icmp_ln179_fu_1033_p2              |      icmp|   0|  0|    3|           8|           1|
    |icmp_ln186_fu_1166_p2              |      icmp|   0|  0|    3|           8|           2|
    |icmp_ln292_1_fu_1748_p2            |      icmp|   0|  0|    3|           6|           5|
    |icmp_ln292_fu_1663_p2              |      icmp|   0|  0|    3|           6|           5|
    |icmp_ln306_fu_1615_p2              |      icmp|   0|  0|   11|          28|           1|
    |lshr_ln506_fu_1189_p2              |      lshr|   0|  0|   86|          32|          32|
    |empty_505_fu_2075_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln186_fu_2003_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln306_fu_1798_p2                |        or|   0|  0|    2|           1|           1|
    |Mx_bits_6_fu_1086_p3               |    select|   0|  0|   56|           1|          58|
    |addr_fu_966_p3                     |    select|   0|  0|    8|           1|           6|
    |c_out_4_fu_2203_p3                 |    select|   0|  0|   29|           1|          32|
    |cos_results_exp_1_fu_2068_p3       |    select|   0|  0|    7|           1|           7|
    |cos_results_exp_2_fu_2079_p3       |    select|   0|  0|    8|           1|           8|
    |cos_results_sig_1_cast_fu_2087_p3  |    select|   0|  0|    2|           1|           2|
    |cos_results_sig_2_fu_2095_p3       |    select|   0|  0|   21|           1|          23|
    |empty_504_fu_1827_p3               |    select|   0|  0|   21|           1|          23|
    |k_fu_1069_p3                       |    select|   0|  0|    3|           1|           1|
    |s_out_4_fu_2196_p3                 |    select|   0|  0|   29|           1|          32|
    |select_ln186_5_fu_2016_p3          |    select|   0|  0|    2|           1|           2|
    |select_ln186_fu_1996_p3            |    select|   0|  0|    2|           1|           2|
    |select_ln453_fu_1107_p3            |    select|   0|  0|    8|           1|           8|
    |select_ln506_2_fu_1201_p3          |    select|   0|  0|   29|           1|          32|
    |select_ln506_fu_1176_p3            |    select|   0|  0|    8|           1|           8|
    |shift_2_fu_1684_p3                 |    select|   0|  0|    6|           1|           6|
    |shift_5_fu_1767_p3                 |    select|   0|  0|    6|           1|           6|
    |significand_fu_1725_p3             |    select|   0|  0|   21|           1|          23|
    |sin_results_exp_1_fu_2043_p3       |    select|   0|  0|    8|           1|           1|
    |sin_results_exp_fu_2008_p3         |    select|   0|  0|    8|           1|           8|
    |sin_results_sig_1_fu_2050_p3       |    select|   0|  0|   21|           1|           1|
    |sin_results_sig_fu_2023_p3         |    select|   0|  0|   21|           1|          23|
    |sin_results_sign_2_fu_2037_p3      |    select|   0|  0|    2|           1|           1|
    |shl_ln291_1_fu_1678_p2             |       shl|   0|  0|   86|          32|          32|
    |shl_ln291_2_fu_1739_p2             |       shl|   0|  0|   86|          32|          32|
    |shl_ln291_3_fu_1762_p2             |       shl|   0|  0|   86|          32|          32|
    |shl_ln291_fu_1654_p2               |       shl|   0|  0|   86|          32|          32|
    |shl_ln379_fu_1000_p2               |       shl|   0|  0|  320|         100|         100|
    |shl_ln504_fu_1133_p2               |       shl|   0|  0|  163|          58|          58|
    |shl_ln506_fu_1195_p2               |       shl|   0|  0|   86|          32|          32|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    |newexp_4_fu_1695_p2                |       xor|   0|  0|    7|           7|           2|
    |not_and_ln179_fu_2057_p2           |       xor|   0|  0|    2|           2|           1|
    |xor_ln186_fu_1985_p2               |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1733|         687|         958|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   1|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i183_load         |  16|          2|   10|         20|
    |i183_fu_350                        |  16|          2|   10|         20|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  34|          8|   22|         44|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |A_reg_2577                          |   7|   0|    7|          0|
    |B_reg_2571                          |  22|   0|   22|          0|
    |B_reg_2571_pp0_iter28_reg           |  22|   0|   22|          0|
    |B_trunc_reg_2582                    |  15|   0|   15|          0|
    |Ex_2_reg_2543                       |   8|   0|    8|          0|
    |Med_reg_2506                        |  80|   0|   80|          0|
    |Mx_bits_6_reg_2533                  |  58|   0|   58|          0|
    |add_ln75_1_reg_2653                 |  27|   0|   27|          0|
    |add_ln75_1_reg_2653_pp0_iter31_reg  |  27|   0|   27|          0|
    |add_ln80_1_reg_2658                 |  28|   0|   28|          0|
    |and_ln179_reg_2517                  |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |c_2_reg_2705                        |  32|   0|   32|          0|
    |c_5_reg_2683                        |  32|   0|   32|          0|
    |c_6_reg_2694                        |  32|   0|   32|          0|
    |c_out_4_reg_2820                    |  32|   0|   32|          0|
    |closepath_reg_2490                  |   1|   0|    1|          0|
    |cos_result_reg_2673                 |  29|   0|   29|          0|
    |cos_results_exp_2_reg_2757          |   8|   0|    8|          0|
    |cos_results_sig_2_reg_2762          |  23|   0|   23|          0|
    |cos_results_sign_2_reg_2752         |   1|   0|    1|          0|
    |din_exp_reg_2477                    |   8|   0|    8|          0|
    |din_sig_reg_2484                    |  23|   0|   23|          0|
    |din_sig_reg_2484_pp0_iter23_reg     |  23|   0|   23|          0|
    |din_sign_reg_2471                   |   1|   0|    1|          0|
    |grp_fu_772_p0                       |  32|   0|   32|          0|
    |grp_fu_777_p0                       |  32|   0|   32|          0|
    |grp_fu_782_p0                       |  32|   0|   32|          0|
    |grp_fu_782_p1                       |  32|   0|   32|          0|
    |grp_fu_786_p0                       |  32|   0|   32|          0|
    |grp_fu_786_p1                       |  32|   0|   32|          0|
    |grp_fu_790_p0                       |  32|   0|   32|          0|
    |grp_fu_790_p1                       |  32|   0|   32|          0|
    |head_dim_reg_2430                   |   6|   0|    6|          0|
    |i183_fu_350                         |  10|   0|   10|          0|
    |icmp_ln186_reg_2562                 |   1|   0|    1|          0|
    |icmp_ln306_reg_2720                 |   1|   0|    1|          0|
    |k_reg_2527                          |   3|   0|    3|          0|
    |lshr_ln16_1_reg_2425                |   6|   0|    6|          0|
    |lshr_ln_reg_2420                    |   7|   0|    7|          0|
    |mul2_reg_2887                       |  32|   0|   32|          0|
    |mul7_reg_2881                       |  32|   0|   32|          0|
    |mul_reg_2449                        |  32|   0|   32|          0|
    |s_out_4_reg_2813                    |  32|   0|   32|          0|
    |sin_results_exp_1_reg_2742          |   8|   0|    8|          0|
    |sin_results_sig_1_reg_2747          |  23|   0|   23|          0|
    |sin_results_sign_2_reg_2737         |   1|   0|    1|          0|
    |tmp_15_reg_2628                     |  21|   0|   21|          0|
    |tmp_16_reg_2597                     |  15|   0|   15|          0|
    |tmp_17_reg_2633                     |  13|   0|   13|          0|
    |tmp_1_reg_2767                      |   1|   0|    1|          0|
    |tmp_22_reg_2550                     |   1|   0|    1|          0|
    |tmp_4_reg_2538                      |  29|   0|   29|          0|
    |tmp_5_reg_2873                      |  32|   0|   32|          0|
    |tmp_reg_2460                        |  32|   0|   32|          0|
    |tmp_s_reg_2556                      |  29|   0|   29|          0|
    |trunc_ln10_reg_2648                 |  28|   0|   28|          0|
    |trunc_ln12_reg_2715                 |  27|   0|   27|          0|
    |trunc_ln16_2_reg_2416               |   3|   0|    3|          0|
    |trunc_ln16_reg_2410                 |   4|   0|    4|          0|
    |trunc_ln276_reg_2678                |  13|   0|   13|          0|
    |trunc_ln281_5_reg_2699              |   6|   0|    6|          0|
    |trunc_ln281_6_reg_2710              |   6|   0|    6|          0|
    |trunc_ln281_reg_2688                |   6|   0|    6|          0|
    |trunc_ln379_reg_2501                |   4|   0|    4|          0|
    |trunc_ln7_reg_2643                  |  12|   0|   12|          0|
    |trunc_ln8_reg_2623                  |  27|   0|   27|          0|
    |trunc_ln9_reg_2638                  |  20|   0|   20|          0|
    |val_reg_2466                        |  32|   0|   32|          0|
    |y_assign_reg_2455                   |  32|   0|   32|          0|
    |zext_ln16_1_reg_2725                |   6|   0|   64|         58|
    |Ex_2_reg_2543                       |   0|   8|    8|          0|
    |and_ln179_reg_2517                  |   0|   2|    1|          0|
    |c_out_4_reg_2820                    |  64|  30|   32|          0|
    |closepath_reg_2490                  |   0|   2|    1|          0|
    |din_exp_reg_2477                    |   0|   8|    8|          0|
    |din_sign_reg_2471                   |   0|   2|    1|          0|
    |icmp_ln186_reg_2562                 |   0|   2|    1|          0|
    |k_reg_2527                          |   0|   4|    3|          0|
    |lshr_ln16_1_reg_2425                |   0|   8|    6|          0|
    |lshr_ln_reg_2420                    |   0|  24|    7|          0|
    |s_out_4_reg_2813                    |  64|  30|   32|          0|
    |tmp_s_reg_2556                      |   0|  16|   29|          0|
    |trunc_ln16_2_reg_2416               |   0|  12|    3|          0|
    |trunc_ln16_reg_2410                 |   0|  12|    4|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1593| 160| 1659|         58|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  RoPE.1_Pipeline_VITIS_LOOP_16_1|  return value|
|out_7_address0  |  out|    7|   ap_memory|                            out_7|         array|
|out_7_ce0       |  out|    1|   ap_memory|                            out_7|         array|
|out_7_we0       |  out|    1|   ap_memory|                            out_7|         array|
|out_7_d0        |  out|   32|   ap_memory|                            out_7|         array|
|out_6_address0  |  out|    7|   ap_memory|                            out_6|         array|
|out_6_ce0       |  out|    1|   ap_memory|                            out_6|         array|
|out_6_we0       |  out|    1|   ap_memory|                            out_6|         array|
|out_6_d0        |  out|   32|   ap_memory|                            out_6|         array|
|out_5_address0  |  out|    7|   ap_memory|                            out_5|         array|
|out_5_ce0       |  out|    1|   ap_memory|                            out_5|         array|
|out_5_we0       |  out|    1|   ap_memory|                            out_5|         array|
|out_5_d0        |  out|   32|   ap_memory|                            out_5|         array|
|out_4_address0  |  out|    7|   ap_memory|                            out_4|         array|
|out_4_ce0       |  out|    1|   ap_memory|                            out_4|         array|
|out_4_we0       |  out|    1|   ap_memory|                            out_4|         array|
|out_4_d0        |  out|   32|   ap_memory|                            out_4|         array|
|out_3_address0  |  out|    7|   ap_memory|                            out_3|         array|
|out_3_ce0       |  out|    1|   ap_memory|                            out_3|         array|
|out_3_we0       |  out|    1|   ap_memory|                            out_3|         array|
|out_3_d0        |  out|   32|   ap_memory|                            out_3|         array|
|out_2_address0  |  out|    7|   ap_memory|                            out_2|         array|
|out_2_ce0       |  out|    1|   ap_memory|                            out_2|         array|
|out_2_we0       |  out|    1|   ap_memory|                            out_2|         array|
|out_2_d0        |  out|   32|   ap_memory|                            out_2|         array|
|out_1_address0  |  out|    7|   ap_memory|                            out_1|         array|
|out_1_ce0       |  out|    1|   ap_memory|                            out_1|         array|
|out_1_we0       |  out|    1|   ap_memory|                            out_1|         array|
|out_1_d0        |  out|   32|   ap_memory|                            out_1|         array|
|out_0_address0  |  out|    7|   ap_memory|                            out_0|         array|
|out_0_ce0       |  out|    1|   ap_memory|                            out_0|         array|
|out_0_we0       |  out|    1|   ap_memory|                            out_0|         array|
|out_0_d0        |  out|   32|   ap_memory|                            out_0|         array|
|conv            |   in|   32|     ap_none|                             conv|        scalar|
|in_0_address0   |  out|    6|   ap_memory|                             in_0|         array|
|in_0_ce0        |  out|    1|   ap_memory|                             in_0|         array|
|in_0_q0         |   in|   32|   ap_memory|                             in_0|         array|
|in_2_address0   |  out|    6|   ap_memory|                             in_2|         array|
|in_2_ce0        |  out|    1|   ap_memory|                             in_2|         array|
|in_2_q0         |   in|   32|   ap_memory|                             in_2|         array|
|in_4_address0   |  out|    6|   ap_memory|                             in_4|         array|
|in_4_ce0        |  out|    1|   ap_memory|                             in_4|         array|
|in_4_q0         |   in|   32|   ap_memory|                             in_4|         array|
|in_6_address0   |  out|    6|   ap_memory|                             in_6|         array|
|in_6_ce0        |  out|    1|   ap_memory|                             in_6|         array|
|in_6_q0         |   in|   32|   ap_memory|                             in_6|         array|
|in_8_address0   |  out|    6|   ap_memory|                             in_8|         array|
|in_8_ce0        |  out|    1|   ap_memory|                             in_8|         array|
|in_8_q0         |   in|   32|   ap_memory|                             in_8|         array|
|in_10_address0  |  out|    6|   ap_memory|                            in_10|         array|
|in_10_ce0       |  out|    1|   ap_memory|                            in_10|         array|
|in_10_q0        |   in|   32|   ap_memory|                            in_10|         array|
|in_12_address0  |  out|    6|   ap_memory|                            in_12|         array|
|in_12_ce0       |  out|    1|   ap_memory|                            in_12|         array|
|in_12_q0        |   in|   32|   ap_memory|                            in_12|         array|
|in_14_address0  |  out|    6|   ap_memory|                            in_14|         array|
|in_14_ce0       |  out|    1|   ap_memory|                            in_14|         array|
|in_14_q0        |   in|   32|   ap_memory|                            in_14|         array|
|in_1_address0   |  out|    6|   ap_memory|                             in_1|         array|
|in_1_ce0        |  out|    1|   ap_memory|                             in_1|         array|
|in_1_q0         |   in|   32|   ap_memory|                             in_1|         array|
|in_3_address0   |  out|    6|   ap_memory|                             in_3|         array|
|in_3_ce0        |  out|    1|   ap_memory|                             in_3|         array|
|in_3_q0         |   in|   32|   ap_memory|                             in_3|         array|
|in_5_address0   |  out|    6|   ap_memory|                             in_5|         array|
|in_5_ce0        |  out|    1|   ap_memory|                             in_5|         array|
|in_5_q0         |   in|   32|   ap_memory|                             in_5|         array|
|in_7_address0   |  out|    6|   ap_memory|                             in_7|         array|
|in_7_ce0        |  out|    1|   ap_memory|                             in_7|         array|
|in_7_q0         |   in|   32|   ap_memory|                             in_7|         array|
|in_9_address0   |  out|    6|   ap_memory|                             in_9|         array|
|in_9_ce0        |  out|    1|   ap_memory|                             in_9|         array|
|in_9_q0         |   in|   32|   ap_memory|                             in_9|         array|
|in_11_address0  |  out|    6|   ap_memory|                            in_11|         array|
|in_11_ce0       |  out|    1|   ap_memory|                            in_11|         array|
|in_11_q0        |   in|   32|   ap_memory|                            in_11|         array|
|in_13_address0  |  out|    6|   ap_memory|                            in_13|         array|
|in_13_ce0       |  out|    1|   ap_memory|                            in_13|         array|
|in_13_q0        |   in|   32|   ap_memory|                            in_13|         array|
|in_15_address0  |  out|    6|   ap_memory|                            in_15|         array|
|in_15_ce0       |  out|    1|   ap_memory|                            in_15|         array|
|in_15_q0        |   in|   32|   ap_memory|                            in_15|         array|
+----------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i183 = alloca i32 1"   --->   Operation 41 'alloca' 'i183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_1001, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %cos_K02, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i22 %cos_K13, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %cos_K24, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i29 %sin_K05, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i21 %sin_K16, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %sin_K27, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv"   --->   Operation 65 'read' 'conv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %i183"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split_ifconv"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%i183_load = load i10 %i183" [kernel_Rope.cpp:16]   --->   Operation 68 'load' 'i183_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i10 %i183_load" [kernel_Rope.cpp:16]   --->   Operation 69 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = trunc i10 %i183_load" [kernel_Rope.cpp:16]   --->   Operation 70 'trunc' 'trunc_ln16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i183_load, i32 3, i32 9" [kernel_Rope.cpp:16]   --->   Operation 71 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln16_1 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i183_load, i32 4, i32 9" [kernel_Rope.cpp:16]   --->   Operation 72 'partselect' 'lshr_ln16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%head_dim = trunc i10 %i183_load" [kernel_Rope.cpp:18]   --->   Operation 73 'trunc' 'head_dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.36ns)   --->   "%switch_ln22 = switch i3 %trunc_ln16_2, void %arrayidx204.case.7, i3 0, void %arrayidx204.case.1, i3 2, void %arrayidx204.case.3, i3 4, void %arrayidx204.case.5" [kernel_Rope.cpp:22]   --->   Operation 74 'switch' 'switch_ln22' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 75 [1/1] (0.71ns)   --->   "%i = add i10 %i183_load, i10 2" [kernel_Rope.cpp:16]   --->   Operation 75 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.59ns)   --->   "%icmp_ln16 = icmp_ult  i10 %i, i10 768" [kernel_Rope.cpp:16]   --->   Operation 76 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.39ns)   --->   "%store_ln16 = store i10 %i, i10 %i183" [kernel_Rope.cpp:16]   --->   Operation 77 'store' 'store_ln16' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.end.exitStub, void %for.inc.split_ifconv" [kernel_Rope.cpp:16]   --->   Operation 78 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %head_dim" [kernel_Rope.cpp:18]   --->   Operation 79 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI0_to_conv1 = muxlogic i32 %zext_ln18"   --->   Operation 80 'muxlogic' 'muxLogicI0_to_conv1' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 81 [3/3] (2.40ns) (share mux size 2)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 81 'sitofp' 'conv1' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 82 [2/3] (2.40ns) (share mux size 2)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 82 'sitofp' 'conv1' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 83 [1/3] (0.09ns) (share mux size 2)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 83 'sitofp' 'conv1' <Predicate = true> <Delay = 0.09> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul = muxlogic i32 %conv1"   --->   Operation 84 'muxlogic' 'muxLogicI0_to_mul' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 85 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul = muxlogic i32 -2"   --->   Operation 85 'muxlogic' 'muxLogicI1_to_mul' <Predicate = true> <Delay = 0.70>

State 5 <SV = 4> <Delay = 2.48>
ST_5 : Operation 86 [1/1] (2.48ns) (share mux size 5)   --->   "%mul = fmul i32 %conv1, i32 -2" [kernel_Rope.cpp:19]   --->   Operation 86 'fmul' 'mul' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 87 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_y_assign = muxlogic i32 %mul"   --->   Operation 87 'muxlogic' 'muxLogicI0_to_y_assign' <Predicate = true> <Delay = 0.70>
ST_6 : Operation 88 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_y_assign = muxlogic i32 0.015625"   --->   Operation 88 'muxlogic' 'muxLogicI1_to_y_assign' <Predicate = true> <Delay = 0.70>

State 7 <SV = 6> <Delay = 2.48>
ST_7 : Operation 89 [1/1] (2.48ns) (share mux size 5)   --->   "%y_assign = fmul i32 %mul, i32 0.015625" [kernel_Rope.cpp:19]   --->   Operation 89 'fmul' 'y_assign' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 90 [13/13] (1.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 90 'call' 'tmp' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 91 [12/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 91 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 2.62>
ST_10 : Operation 92 [11/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 92 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 2.62>
ST_11 : Operation 93 [10/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 93 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 2.62>
ST_12 : Operation 94 [9/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 94 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 95 [8/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 95 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 2.62>
ST_14 : Operation 96 [7/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 96 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 97 [6/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 97 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 2.62>
ST_16 : Operation 98 [5/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 98 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 99 [4/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 99 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 2.62>
ST_18 : Operation 100 [3/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 100 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 101 [2/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 101 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 2.54>
ST_20 : Operation 102 [1/13] (2.54ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 102 'call' 'tmp' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.70>
ST_21 : Operation 103 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_val = muxlogic i32 %conv_read"   --->   Operation 103 'muxlogic' 'muxLogicI0_to_val' <Predicate = true> <Delay = 0.70>
ST_21 : Operation 104 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_val = muxlogic i32 %tmp"   --->   Operation 104 'muxlogic' 'muxLogicI1_to_val' <Predicate = true> <Delay = 0.70>

State 22 <SV = 21> <Delay = 2.48>
ST_22 : Operation 105 [1/1] (2.48ns) (share mux size 5)   --->   "%val = fmul i32 %conv_read, i32 %tmp" [kernel_Rope.cpp:19]   --->   Operation 105 'fmul' 'val' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.87>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%data = bitcast i32 %val" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 106 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 107 'bitselect' 'din_sign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%din_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 108 'partselect' 'din_exp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%din_sig = trunc i32 %data" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 109 'trunc' 'din_sig' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.57ns)   --->   "%closepath = icmp_ult  i8 %din_exp, i8 126" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 110 'icmp' 'closepath' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 111 [1/1] (0.67ns)   --->   "%add_ln376 = add i8 %din_exp, i8 194" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 111 'add' 'add_ln376' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 112 [1/1] (0.36ns)   --->   "%addr = select i1 %closepath, i8 63, i8 %add_ln376" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 112 'select' 'addr' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 113 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i4 %lshr_ln5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 114 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%ref_4oPi_table_1001_addr = getelementptr i100 %ref_4oPi_table_1001, i64 0, i64 %zext_ln378" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 115 'getelementptr' 'ref_4oPi_table_1001_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_table_100 = muxlogic i4 %ref_4oPi_table_1001_addr"   --->   Operation 116 'muxlogic' 'muxLogicRAMAddr_to_table_100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 117 [2/2] (0.83ns)   --->   "%table_100 = load i4 %ref_4oPi_table_1001_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 117 'load' 'table_100' <Predicate = true> <Delay = 0.83> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i8 %addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 118 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 119 [1/2] ( I:0.09ns O:0.09ns )   --->   "%table_100 = load i4 %ref_4oPi_table_1001_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 119 'load' 'table_100' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i4 %trunc_ln379" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 120 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (1.38ns)   --->   "%shl_ln379 = shl i100 %table_100, i100 %zext_ln379" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 121 'shl' 'shl_ln379' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%Med = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32, i100 %shl_ln379, i32 20" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 122 'partselect' 'Med' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.19>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%X = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %din_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 123 'bitconcatenate' 'X' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln468 = zext i24 %X" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 124 'zext' 'zext_ln468' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%muxLogicI0_to_h = muxlogic i80 %Med"   --->   Operation 125 'muxlogic' 'muxLogicI0_to_h' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%muxLogicI1_to_h = muxlogic i80 %zext_ln468"   --->   Operation 126 'muxlogic' 'muxLogicI1_to_h' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [2/2] (2.19ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 127 'mul' 'h' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [1/1] (0.55ns)   --->   "%icmp_ln179 = icmp_eq  i8 %din_exp, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 128 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln179_1 = icmp_eq  i23 %din_sig, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 129 'icmp' 'icmp_ln179_1' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 130 [1/1] (0.25ns)   --->   "%and_ln179 = and i1 %icmp_ln179, i1 %icmp_ln179_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 130 'and' 'and_ln179' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.68>
ST_26 : Operation 131 [1/2] (1.25ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 131 'mul' 'h' <Predicate = true> <Delay = 1.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "%Mx_bits = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %h, i32 19, i32 76" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:483->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 132 'partselect' 'Mx_bits' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %h, i32 77, i32 79" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:487->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 133 'partselect' 'trunc_ln' <Predicate = (!closepath)> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.28ns)   --->   "%k = select i1 %closepath, i3 0, i3 %trunc_ln" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 134 'select' 'k' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln491 = trunc i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 135 'trunc' 'trunc_ln491' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (1.00ns)   --->   "%Mx_bits_4 = sub i58 0, i58 %Mx_bits" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 136 'sub' 'Mx_bits_4' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 137 [1/1] (0.42ns)   --->   "%Mx_bits_6 = select i1 %trunc_ln491, i58 %Mx_bits_4, i58 %Mx_bits" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 137 'select' 'Mx_bits_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32, i58 %Mx_bits_6, i32 29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 138 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.02>
ST_27 : Operation 139 [1/1] (0.67ns)   --->   "%Ex = add i8 %din_exp, i8 131" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 139 'add' 'Ex' <Predicate = (closepath)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node Ex_2)   --->   "%select_ln453 = select i1 %closepath, i8 %Ex, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 140 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 141 [1/1] (0.00ns)   --->   "%t = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_4, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 141 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 142 [1/1] (0.90ns)   --->   "%Mx_zeros = ctlz i30 @llvm.ctlz.i30, i30 %t, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 142 'ctlz' 'Mx_zeros' <Predicate = true> <Delay = 0.90> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln504 = zext i30 %Mx_zeros" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 143 'zext' 'zext_ln504' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 144 [1/1] (1.11ns)   --->   "%shl_ln504 = shl i58 %Mx_bits_6, i58 %zext_ln504" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 144 'shl' 'shl_ln504' <Predicate = true> <Delay = 1.11> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node Ex_2)   --->   "%trunc_ln505 = trunc i30 %Mx_zeros" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 145 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 146 [1/1] (0.67ns) (out node of the LUT)   --->   "%Ex_2 = sub i8 %select_ln453, i8 %trunc_ln505" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 146 'sub' 'Ex_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_2, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 147 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_s = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %shl_ln504, i32 29, i32 57" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 148 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 149 [1/1] (0.55ns)   --->   "%icmp_ln186 = icmp_eq  i8 %din_exp, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 149 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.45>
ST_28 : Operation 150 [1/1] (0.67ns)   --->   "%sub_ln506 = sub i8 0, i8 %Ex_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 150 'sub' 'sub_ln506' <Predicate = (tmp_22)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 151 [1/1] (0.36ns)   --->   "%select_ln506 = select i1 %tmp_22, i8 %sub_ln506, i8 %Ex_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 151 'select' 'select_ln506' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i8 %select_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 152 'zext' 'zext_ln506' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln506_1 = zext i29 %tmp_s" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 153 'zext' 'zext_ln506_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (1.00ns)   --->   "%lshr_ln506 = lshr i32 %zext_ln506_1, i32 %zext_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 154 'lshr' 'lshr_ln506' <Predicate = (tmp_22)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 155 [1/1] (1.00ns)   --->   "%shl_ln506 = shl i32 %zext_ln506_1, i32 %zext_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 155 'shl' 'shl_ln506' <Predicate = (!tmp_22)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 156 [1/1] (0.41ns)   --->   "%select_ln506_2 = select i1 %tmp_22, i32 %lshr_ln506, i32 %shl_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 156 'select' 'select_ln506_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln506_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:67->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 157 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%A = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln506_2, i32 22, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:65->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 158 'partselect' 'A' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln506_2, i32 7, i32 21" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:68->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 159 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.07>
ST_29 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i15 %B_trunc" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 160 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln69 = muxlogic i30 %zext_ln69"   --->   Operation 161 'muxlogic' 'muxLogicI0_to_mul_ln69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln69 = muxlogic i30 %zext_ln69"   --->   Operation 162 'muxlogic' 'muxLogicI1_to_mul_ln69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 163 [1/1] (2.07ns)   --->   "%mul_ln69 = mul i30 %zext_ln69, i30 %zext_ln69" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 163 'mul' 'mul_ln69' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i7 %A" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 164 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "%cos_K02_addr = getelementptr i28 %cos_K02, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 165 'getelementptr' 'cos_K02_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 166 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_cos_K02_load = muxlogic i7 %cos_K02_addr"   --->   Operation 166 'muxlogic' 'muxLogicRAMAddr_to_cos_K02_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 167 [2/2] (0.87ns)   --->   "%cos_K02_load = load i7 %cos_K02_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 167 'load' 'cos_K02_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 28> <Depth = 128> <ROM>
ST_29 : Operation 168 [1/1] (0.00ns)   --->   "%cos_K13_addr = getelementptr i22 %cos_K13, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 168 'getelementptr' 'cos_K13_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 169 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_cos_K13_load = muxlogic i7 %cos_K13_addr"   --->   Operation 169 'muxlogic' 'muxLogicRAMAddr_to_cos_K13_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 170 [2/2] (0.87ns)   --->   "%cos_K13_load = load i7 %cos_K13_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 170 'load' 'cos_K13_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 22> <Depth = 128> <ROM>
ST_29 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln69, i32 15, i32 29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 171 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 172 [1/1] (0.00ns)   --->   "%cos_K24_addr = getelementptr i14 %cos_K24, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 172 'getelementptr' 'cos_K24_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_cos_K24_load = muxlogic i7 %cos_K24_addr"   --->   Operation 173 'muxlogic' 'muxLogicRAMAddr_to_cos_K24_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 174 [2/2] (0.78ns)   --->   "%cos_K24_load = load i7 %cos_K24_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 174 'load' 'cos_K24_load' <Predicate = true> <Delay = 0.78> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 14> <Depth = 128> <ROM>
ST_29 : Operation 175 [1/1] (0.00ns)   --->   "%sin_K05_addr = getelementptr i29 %sin_K05, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 175 'getelementptr' 'sin_K05_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_sin_K05_load = muxlogic i7 %sin_K05_addr"   --->   Operation 176 'muxlogic' 'muxLogicRAMAddr_to_sin_K05_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 177 [2/2] (0.87ns)   --->   "%sin_K05_load = load i7 %sin_K05_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 177 'load' 'sin_K05_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 29> <Depth = 128> <ROM>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%sin_K16_addr = getelementptr i21 %sin_K16, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 178 'getelementptr' 'sin_K16_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_sin_K16_load = muxlogic i7 %sin_K16_addr"   --->   Operation 179 'muxlogic' 'muxLogicRAMAddr_to_sin_K16_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [2/2] (0.87ns)   --->   "%sin_K16_load = load i7 %sin_K16_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 180 'load' 'sin_K16_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 21> <Depth = 128> <ROM>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%sin_K27_addr = getelementptr i13 %sin_K27, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 181 'getelementptr' 'sin_K27_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 182 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_sin_K27_load = muxlogic i7 %sin_K27_addr"   --->   Operation 182 'muxlogic' 'muxLogicRAMAddr_to_sin_K27_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 183 [2/2] (0.78ns)   --->   "%sin_K27_load = load i7 %sin_K27_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 183 'load' 'sin_K27_load' <Predicate = true> <Delay = 0.78> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 128> <ROM>

State 30 <SV = 29> <Delay = 2.14>
ST_30 : Operation 184 [1/2] ( I:0.09ns O:0.09ns )   --->   "%cos_K02_load = load i7 %cos_K02_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 184 'load' 'cos_K02_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 28> <Depth = 128> <ROM>
ST_30 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %cos_K02_load, i32 1, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 185 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i22 %B" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 186 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 187 [1/2] ( I:0.09ns O:0.09ns )   --->   "%cos_K13_load = load i7 %cos_K13_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 187 'load' 'cos_K13_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 22> <Depth = 128> <ROM>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i22 %cos_K13_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 188 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln73 = muxlogic i44 %zext_ln73_1"   --->   Operation 189 'muxlogic' 'muxLogicI0_to_mul_ln73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln73 = muxlogic i44 %zext_ln73"   --->   Operation 190 'muxlogic' 'muxLogicI1_to_mul_ln73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (2.05ns)   --->   "%mul_ln73 = mul i44 %zext_ln73_1, i44 %zext_ln73" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 191 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i21 @_ssdm_op_PartSelect.i21.i44.i32.i32, i44 %mul_ln73, i32 23, i32 43" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 192 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i15 %tmp_16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 193 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 194 [1/2] ( I:0.09ns O:0.09ns )   --->   "%cos_K24_load = load i7 %cos_K24_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 194 'load' 'cos_K24_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 14> <Depth = 128> <ROM>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i14 %cos_K24_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 195 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln74 = muxlogic i29 %zext_ln74_1"   --->   Operation 196 'muxlogic' 'muxLogicI0_to_mul_ln74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln74 = muxlogic i29 %zext_ln74"   --->   Operation 197 'muxlogic' 'muxLogicI1_to_mul_ln74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (2.02ns)   --->   "%mul_ln74 = mul i29 %zext_ln74_1, i29 %zext_ln74" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 198 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i13 @_ssdm_op_PartSelect.i13.i29.i32.i32, i29 %mul_ln74, i32 16, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 199 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/2] ( I:0.09ns O:0.09ns )   --->   "%sin_K05_load = load i7 %sin_K05_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 200 'load' 'sin_K05_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 29> <Depth = 128> <ROM>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i22 %B" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 201 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 202 [1/2] ( I:0.09ns O:0.09ns )   --->   "%sin_K16_load = load i7 %sin_K16_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 202 'load' 'sin_K16_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 21> <Depth = 128> <ROM>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i21 %sin_K16_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 203 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln78 = muxlogic i43 %zext_ln78"   --->   Operation 204 'muxlogic' 'muxLogicI0_to_mul_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln78 = muxlogic i43 %sext_ln78"   --->   Operation 205 'muxlogic' 'muxLogicI1_to_mul_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (2.05ns)   --->   "%mul_ln78 = mul i43 %zext_ln78, i43 %sext_ln78" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 206 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i20 @_ssdm_op_PartSelect.i20.i43.i32.i32, i43 %mul_ln78, i32 23, i32 42" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 207 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i15 %tmp_16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 208 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 209 [1/2] ( I:0.09ns O:0.09ns )   --->   "%sin_K27_load = load i7 %sin_K27_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 209 'load' 'sin_K27_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 128> <ROM>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i13 %sin_K27_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 210 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln79 = muxlogic i28 %zext_ln79"   --->   Operation 211 'muxlogic' 'muxLogicI0_to_mul_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln79 = muxlogic i28 %sext_ln79"   --->   Operation 212 'muxlogic' 'muxLogicI1_to_mul_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (2.02ns)   --->   "%mul_ln79 = mul i28 %zext_ln79, i28 %sext_ln79" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 213 'mul' 'mul_ln79' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i12 @_ssdm_op_PartSelect.i12.i28.i32.i32, i28 %mul_ln79, i32 16, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 214 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %sin_K05_load, i32 1, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 215 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.66>
ST_31 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i21 %tmp_15" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 216 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i13 %tmp_17" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 217 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75 = add i27 %trunc_ln8, i27 %zext_ln74_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 218 'add' 'add_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 219 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln75_1 = add i27 %add_ln75, i27 %zext_ln73_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 219 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i20 %trunc_ln9" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 220 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i12 %trunc_ln7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 221 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 222 [1/1] (0.80ns)   --->   "%add_ln80 = add i21 %sext_ln80, i21 %sext_ln80_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 222 'add' 'add_ln80' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln80_2 = sext i21 %add_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 223 'sext' 'sext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (0.85ns)   --->   "%add_ln80_1 = add i28 %sext_ln80_2, i28 %trunc_ln10" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 224 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.23>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i29 %tmp_s" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 225 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i28 %add_ln80_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 226 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln80 = muxlogic i57 %zext_ln80_1"   --->   Operation 227 'muxlogic' 'muxLogicI0_to_mul_ln80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln80 = muxlogic i57 %zext_ln80"   --->   Operation 228 'muxlogic' 'muxLogicI1_to_mul_ln80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 229 [2/2] (2.23ns)   --->   "%mul_ln80 = mul i57 %zext_ln80_1, i57 %zext_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 229 'mul' 'mul_ln80' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.10>
ST_33 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i27 %add_ln75_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 230 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 231 [1/1] (0.85ns)   --->   "%cos_result = sub i29 268435456, i29 %zext_ln75" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 231 'sub' 'cos_result' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 232 [1/2] (1.16ns)   --->   "%mul_ln80 = mul i57 %zext_ln80_1, i57 %zext_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 232 'mul' 'mul_ln80' <Predicate = true> <Delay = 1.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i28 @_ssdm_op_PartSelect.i28.i57.i32.i32, i57 %mul_ln80, i32 29, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:158->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 233 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32, i29 %cos_result, i32 13" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 234 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (0.00ns)   --->   "%out_bits = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_6, i16 32768" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 235 'bitconcatenate' 'out_bits' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i29 %cos_result" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 236 'trunc' 'trunc_ln276' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 237 [1/1] (0.93ns)   --->   "%c_5 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 237 'ctlz' 'c_5' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i32 %c_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 238 'trunc' 'trunc_ln281' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i15 @_ssdm_op_PartSelect.i15.i57.i32.i32, i57 %mul_ln80, i32 42, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 239 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 240 [1/1] (0.00ns)   --->   "%out_bits_7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 %tmp_10, i16 32768" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 240 'bitconcatenate' 'out_bits_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i31 %out_bits_7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 241 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i13 @_ssdm_op_PartSelect.i13.i57.i32.i32, i57 %mul_ln80, i32 29, i32 41" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 242 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 243 [1/1] (0.00ns)   --->   "%out_bits_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_9, i19 262144" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 243 'bitconcatenate' 'out_bits_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (0.93ns)   --->   "%c_6 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln273, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 244 'ctlz' 'c_6' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln281_5 = trunc i32 %c_6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 245 'trunc' 'trunc_ln281_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (0.93ns)   --->   "%c_2 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_8, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 246 'ctlz' 'c_2' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln281_6 = trunc i32 %c_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 247 'trunc' 'trunc_ln281_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %mul_ln80, i32 29, i32 55" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 248 'partselect' 'trunc_ln12' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.71ns)   --->   "%icmp_ln306 = icmp_eq  i28 %trunc_ln11, i28 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 249 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.54>
ST_34 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i6 %lshr_ln16_1" [kernel_Rope.cpp:16]   --->   Operation 250 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 251 [1/1] (0.00ns)   --->   "%out_bits_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln276, i19 262144" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 251 'bitconcatenate' 'out_bits_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 252 [1/1] (0.93ns)   --->   "%c_1 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_6, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 252 'ctlz' 'c_1' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln281_4 = trunc i32 %c_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 253 'trunc' 'trunc_ln281_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i29 %cos_result" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 254 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 255 [1/1] (1.06ns)   --->   "%shl_ln291 = shl i32 %zext_ln291, i32 %c_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 255 'shl' 'shl_ln291' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "%in_shift_3 = trunc i32 %shl_ln291" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 256 'trunc' 'in_shift_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (0.54ns)   --->   "%icmp_ln292 = icmp_eq  i6 %trunc_ln281, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 257 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 258 [1/1] (0.66ns)   --->   "%shift_6 = add i6 %trunc_ln281_4, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 258 'add' 'shift_6' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i28 %in_shift_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 259 'zext' 'zext_ln291_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 260 [1/1] (1.06ns)   --->   "%shl_ln291_1 = shl i32 %zext_ln291_1, i32 %c_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 260 'shl' 'shl_ln291_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%shift_2 = select i1 %icmp_ln292, i6 %shift_6, i6 %trunc_ln281" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 261 'select' 'shift_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%zext_ln287 = zext i6 %shift_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:287->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 262 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%newexp_4 = xor i7 %zext_ln287, i7 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 263 'xor' 'newexp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%out_exp = zext i7 %newexp_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 264 'zext' 'out_exp' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%tmp_18 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_1, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 265 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%tmp_19 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 266 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%significand = select i1 %icmp_ln292, i23 %tmp_18, i23 %tmp_19" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 267 'select' 'significand' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i8 %Ex_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 268 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln291_3 = zext i27 %trunc_ln12" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 269 'zext' 'zext_ln291_3' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (1.06ns)   --->   "%shl_ln291_2 = shl i32 %zext_ln291_3, i32 %c_6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 270 'shl' 'shl_ln291_2' <Predicate = (!and_ln179)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 271 [1/1] (0.00ns)   --->   "%in_shift_4 = trunc i32 %shl_ln291_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 271 'trunc' 'in_shift_4' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 272 [1/1] (0.54ns)   --->   "%icmp_ln292_1 = icmp_eq  i6 %trunc_ln281_5, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 272 'icmp' 'icmp_ln292_1' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 273 [1/1] (0.66ns)   --->   "%shift_8 = add i6 %trunc_ln281_6, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 273 'add' 'shift_8' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln291_2 = zext i28 %in_shift_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 274 'zext' 'zext_ln291_2' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 275 [1/1] (1.06ns)   --->   "%shl_ln291_3 = shl i32 %zext_ln291_2, i32 %c_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 275 'shl' 'shl_ln291_3' <Predicate = (!and_ln179)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 276 [1/1] (0.32ns)   --->   "%shift_5 = select i1 %icmp_ln292_1, i6 %shift_8, i6 %trunc_ln281_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 276 'select' 'shift_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i6 %shift_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:287->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 277 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln300 = add i9 %sext_ln163, i9 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 278 'add' 'add_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 279 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%newexp = sub i9 %add_ln300, i9 %zext_ln287_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 279 'sub' 'newexp' <Predicate = true> <Delay = 0.89> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln186)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %newexp, i32 8" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 280 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln186)   --->   "%or_ln306 = or i1 %tmp_23, i1 %icmp_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 281 'or' 'or_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%empty = trunc i9 %newexp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 282 'trunc' 'empty' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%tmp_20 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_3, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 283 'partselect' 'tmp_20' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%tmp_21 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_2, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 284 'partselect' 'tmp_21' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%empty_504 = select i1 %icmp_ln292_1, i23 %tmp_20, i23 %tmp_21" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 285 'select' 'empty_504' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "%index = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %din_sign, i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:171->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 286 'bitconcatenate' 'index' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sign_2)   --->   "%sin_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 1, i4 3, i1 0, i4 4, i1 1, i4 5, i1 1, i4 6, i1 0, i4 7, i1 1, i4 8, i1 1, i4 9, i1 0, i4 10, i1 1, i4 11, i1 1, i4 12, i1 0, i4 13, i1 1, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 287 'sparsemux' 'sin_results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_34 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sign_2)   --->   "%cos_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 0, i4 3, i1 1, i4 4, i1 1, i4 5, i1 1, i4 6, i1 1, i4 7, i1 0, i4 8, i1 0, i4 9, i1 1, i4 10, i1 1, i4 11, i1 1, i4 12, i1 1, i4 13, i1 0, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 288 'sparsemux' 'cos_results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_34 : Operation 289 [1/1] (0.25ns)   --->   "%xor_ln186 = xor i1 %icmp_ln186, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 289 'xor' 'xor_ln186' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sign_2)   --->   "%sin_results_sign_3 = and i1 %sin_results_sign, i1 %xor_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 290 'and' 'sin_results_sign_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%select_ln186 = select i1 %icmp_ln186, i8 255, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 291 'select' 'select_ln186' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 292 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln186 = or i1 %icmp_ln186, i1 %or_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 292 'or' 'or_ln186' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%sin_results_exp = select i1 %or_ln186, i8 %select_ln186, i8 %empty" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 293 'select' 'sin_results_exp' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%select_ln186_5 = select i1 %icmp_ln186, i23 8388607, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 294 'select' 'select_ln186_5' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%sin_results_sig = select i1 %or_ln186, i23 %select_ln186_5, i23 %empty_504" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 295 'select' 'sin_results_sig' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sign_2)   --->   "%cos_results_sign_3 = and i1 %cos_results_sign, i1 %xor_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 296 'and' 'cos_results_sign_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 297 [1/1] (0.65ns) (out node of the LUT)   --->   "%sin_results_sign_2 = select i1 %and_ln179, i1 %din_sign, i1 %sin_results_sign_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 297 'select' 'sin_results_sign_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 298 [1/1] (0.36ns) (out node of the LUT)   --->   "%sin_results_exp_1 = select i1 %and_ln179, i8 0, i8 %sin_results_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 298 'select' 'sin_results_exp_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 299 [1/1] (0.40ns) (out node of the LUT)   --->   "%sin_results_sig_1 = select i1 %and_ln179, i23 0, i23 %sin_results_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 299 'select' 'sin_results_sig_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 300 [1/1] (0.25ns)   --->   "%not_and_ln179 = xor i1 %and_ln179, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 300 'xor' 'not_and_ln179' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 301 [1/1] (0.65ns) (out node of the LUT)   --->   "%cos_results_sign_2 = and i1 %cos_results_sign_3, i1 %not_and_ln179" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 301 'and' 'cos_results_sign_2' <Predicate = true> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%cos_results_exp_1 = select i1 %and_ln179, i8 127, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 302 'select' 'cos_results_exp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 303 [1/1] (0.25ns)   --->   "%empty_505 = or i1 %and_ln179, i1 %icmp_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 303 'or' 'empty_505' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 304 [1/1] (0.36ns) (out node of the LUT)   --->   "%cos_results_exp_2 = select i1 %empty_505, i8 %cos_results_exp_1, i8 %out_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 304 'select' 'cos_results_exp_2' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_2)   --->   "%cos_results_sig_1_cast = select i1 %not_and_ln179, i23 8388607, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 305 'select' 'cos_results_sig_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 306 [1/1] (0.40ns) (out node of the LUT)   --->   "%cos_results_sig_2 = select i1 %empty_505, i23 %cos_results_sig_1_cast, i23 %significand" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 306 'select' 'cos_results_sig_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 307 [1/1] (0.54ns)   --->   "%tmp_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3, i3 0, i1 0, i3 1, i1 1, i3 2, i1 1, i3 3, i1 0, i3 4, i1 0, i3 5, i1 1, i3 6, i1 1, i3 7, i1 0, i1 0, i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 307 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.54> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_34 : Operation 308 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr i32 %in_1, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 308 'getelementptr' 'in_1_addr' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_34 : Operation 309 [1/1] (0.00ns)   --->   "%in_3_addr = getelementptr i32 %in_3, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 309 'getelementptr' 'in_3_addr' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_34 : Operation 310 [1/1] (0.00ns)   --->   "%in_5_addr = getelementptr i32 %in_5, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 310 'getelementptr' 'in_5_addr' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_34 : Operation 311 [1/1] (0.00ns)   --->   "%in_7_addr = getelementptr i32 %in_7, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 311 'getelementptr' 'in_7_addr' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_34 : Operation 312 [1/1] (0.00ns)   --->   "%in_9_addr = getelementptr i32 %in_9, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 312 'getelementptr' 'in_9_addr' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_34 : Operation 313 [1/1] (0.00ns)   --->   "%in_11_addr = getelementptr i32 %in_11, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 313 'getelementptr' 'in_11_addr' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_34 : Operation 314 [1/1] (0.00ns)   --->   "%in_13_addr = getelementptr i32 %in_13, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 314 'getelementptr' 'in_13_addr' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_34 : Operation 315 [1/1] (0.00ns)   --->   "%in_15_addr = getelementptr i32 %in_15, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 315 'getelementptr' 'in_15_addr' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_34 : Operation 316 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_1_load = muxlogic i6 %in_1_addr"   --->   Operation 316 'muxlogic' 'muxLogicRAMAddr_to_in_1_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_34 : Operation 317 [2/2] (0.62ns) (share mux size 2)   --->   "%in_1_load = load i6 %in_1_addr" [kernel_Rope.cpp:22]   --->   Operation 317 'load' 'in_1_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 318 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_3_load = muxlogic i6 %in_3_addr"   --->   Operation 318 'muxlogic' 'muxLogicRAMAddr_to_in_3_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_34 : Operation 319 [2/2] (0.62ns) (share mux size 2)   --->   "%in_3_load = load i6 %in_3_addr" [kernel_Rope.cpp:22]   --->   Operation 319 'load' 'in_3_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 320 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_5_load = muxlogic i6 %in_5_addr"   --->   Operation 320 'muxlogic' 'muxLogicRAMAddr_to_in_5_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_34 : Operation 321 [2/2] (0.62ns) (share mux size 2)   --->   "%in_5_load = load i6 %in_5_addr" [kernel_Rope.cpp:22]   --->   Operation 321 'load' 'in_5_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 322 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_7_load = muxlogic i6 %in_7_addr"   --->   Operation 322 'muxlogic' 'muxLogicRAMAddr_to_in_7_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_34 : Operation 323 [2/2] (0.62ns) (share mux size 2)   --->   "%in_7_load = load i6 %in_7_addr" [kernel_Rope.cpp:22]   --->   Operation 323 'load' 'in_7_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 324 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_9_load = muxlogic i6 %in_9_addr"   --->   Operation 324 'muxlogic' 'muxLogicRAMAddr_to_in_9_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_34 : Operation 325 [2/2] (0.62ns) (share mux size 2)   --->   "%in_9_load = load i6 %in_9_addr" [kernel_Rope.cpp:22]   --->   Operation 325 'load' 'in_9_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 326 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_11_load = muxlogic i6 %in_11_addr"   --->   Operation 326 'muxlogic' 'muxLogicRAMAddr_to_in_11_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_34 : Operation 327 [2/2] (0.62ns) (share mux size 2)   --->   "%in_11_load = load i6 %in_11_addr" [kernel_Rope.cpp:22]   --->   Operation 327 'load' 'in_11_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 328 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_13_load = muxlogic i6 %in_13_addr"   --->   Operation 328 'muxlogic' 'muxLogicRAMAddr_to_in_13_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_34 : Operation 329 [2/2] (0.62ns) (share mux size 2)   --->   "%in_13_load = load i6 %in_13_addr" [kernel_Rope.cpp:22]   --->   Operation 329 'load' 'in_13_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_15_load = muxlogic i6 %in_15_addr"   --->   Operation 330 'muxlogic' 'muxLogicRAMAddr_to_in_15_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_34 : Operation 331 [2/2] (0.62ns) (share mux size 2)   --->   "%in_15_load = load i6 %in_15_addr" [kernel_Rope.cpp:22]   --->   Operation 331 'load' 'in_15_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 35 <SV = 34> <Delay = 2.37>
ST_35 : Operation 332 [1/1] (0.00ns)   --->   "%t_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %cos_results_sign_2, i8 %cos_results_exp_2, i23 %cos_results_sig_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:196->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 332 'bitconcatenate' 't_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 333 [1/1] (0.00ns)   --->   "%t_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %sin_results_sign_2, i8 %sin_results_exp_1, i23 %sin_results_sig_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:197->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 333 'bitconcatenate' 't_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 334 [1/1] (0.00ns)   --->   "%s_out = bitcast i32 %t_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:196->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 334 'bitcast' 's_out' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 335 [1/1] (0.00ns)   --->   "%c_out = bitcast i32 %t_6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:197->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 335 'bitcast' 'c_out' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 336 [1/1] (0.41ns)   --->   "%s_out_4 = select i1 %tmp_1, i32 %s_out, i32 %c_out" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 336 'select' 's_out_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 337 [1/1] (0.41ns)   --->   "%c_out_4 = select i1 %tmp_1, i32 %c_out, i32 %s_out" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 337 'select' 'c_out_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 338 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr i32 %in_0, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 338 'getelementptr' 'in_0_addr' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_35 : Operation 339 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr i32 %in_2, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 339 'getelementptr' 'in_2_addr' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_35 : Operation 340 [1/1] (0.00ns)   --->   "%in_4_addr = getelementptr i32 %in_4, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 340 'getelementptr' 'in_4_addr' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_35 : Operation 341 [1/1] (0.00ns)   --->   "%in_6_addr = getelementptr i32 %in_6, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 341 'getelementptr' 'in_6_addr' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_35 : Operation 342 [1/1] (0.00ns)   --->   "%in_8_addr = getelementptr i32 %in_8, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 342 'getelementptr' 'in_8_addr' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_35 : Operation 343 [1/1] (0.00ns)   --->   "%in_10_addr = getelementptr i32 %in_10, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 343 'getelementptr' 'in_10_addr' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_35 : Operation 344 [1/1] (0.00ns)   --->   "%in_12_addr = getelementptr i32 %in_12, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 344 'getelementptr' 'in_12_addr' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_35 : Operation 345 [1/1] (0.00ns)   --->   "%in_14_addr = getelementptr i32 %in_14, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 345 'getelementptr' 'in_14_addr' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_35 : Operation 346 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_0_load = muxlogic i6 %in_0_addr"   --->   Operation 346 'muxlogic' 'muxLogicRAMAddr_to_in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_35 : Operation 347 [2/2] (0.62ns) (share mux size 2)   --->   "%in_0_load = load i6 %in_0_addr" [kernel_Rope.cpp:22]   --->   Operation 347 'load' 'in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 348 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_2_load = muxlogic i6 %in_2_addr"   --->   Operation 348 'muxlogic' 'muxLogicRAMAddr_to_in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_35 : Operation 349 [2/2] (0.62ns) (share mux size 2)   --->   "%in_2_load = load i6 %in_2_addr" [kernel_Rope.cpp:22]   --->   Operation 349 'load' 'in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 350 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_4_load = muxlogic i6 %in_4_addr"   --->   Operation 350 'muxlogic' 'muxLogicRAMAddr_to_in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_35 : Operation 351 [2/2] (0.62ns) (share mux size 2)   --->   "%in_4_load = load i6 %in_4_addr" [kernel_Rope.cpp:22]   --->   Operation 351 'load' 'in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 352 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_6_load = muxlogic i6 %in_6_addr"   --->   Operation 352 'muxlogic' 'muxLogicRAMAddr_to_in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_35 : Operation 353 [2/2] (0.62ns) (share mux size 2)   --->   "%in_6_load = load i6 %in_6_addr" [kernel_Rope.cpp:22]   --->   Operation 353 'load' 'in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 354 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_8_load = muxlogic i6 %in_8_addr"   --->   Operation 354 'muxlogic' 'muxLogicRAMAddr_to_in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_35 : Operation 355 [2/2] (0.62ns) (share mux size 2)   --->   "%in_8_load = load i6 %in_8_addr" [kernel_Rope.cpp:22]   --->   Operation 355 'load' 'in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 356 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_10_load = muxlogic i6 %in_10_addr"   --->   Operation 356 'muxlogic' 'muxLogicRAMAddr_to_in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_35 : Operation 357 [2/2] (0.62ns) (share mux size 2)   --->   "%in_10_load = load i6 %in_10_addr" [kernel_Rope.cpp:22]   --->   Operation 357 'load' 'in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 358 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_12_load = muxlogic i6 %in_12_addr"   --->   Operation 358 'muxlogic' 'muxLogicRAMAddr_to_in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_35 : Operation 359 [2/2] (0.62ns) (share mux size 2)   --->   "%in_12_load = load i6 %in_12_addr" [kernel_Rope.cpp:22]   --->   Operation 359 'load' 'in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 360 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_14_load = muxlogic i6 %in_14_addr"   --->   Operation 360 'muxlogic' 'muxLogicRAMAddr_to_in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_35 : Operation 361 [2/2] (0.62ns) (share mux size 2)   --->   "%in_14_load = load i6 %in_14_addr" [kernel_Rope.cpp:22]   --->   Operation 361 'load' 'in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 362 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_1_load = load i6 %in_1_addr" [kernel_Rope.cpp:22]   --->   Operation 362 'load' 'in_1_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 363 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_3_load = load i6 %in_3_addr" [kernel_Rope.cpp:22]   --->   Operation 363 'load' 'in_3_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 364 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_5_load = load i6 %in_5_addr" [kernel_Rope.cpp:22]   --->   Operation 364 'load' 'in_5_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 365 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_7_load = load i6 %in_7_addr" [kernel_Rope.cpp:22]   --->   Operation 365 'load' 'in_7_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 366 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_9_load = load i6 %in_9_addr" [kernel_Rope.cpp:22]   --->   Operation 366 'load' 'in_9_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 367 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_11_load = load i6 %in_11_addr" [kernel_Rope.cpp:22]   --->   Operation 367 'load' 'in_11_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 368 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_13_load = load i6 %in_13_addr" [kernel_Rope.cpp:22]   --->   Operation 368 'load' 'in_13_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 369 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_15_load = load i6 %in_15_addr" [kernel_Rope.cpp:22]   --->   Operation 369 'load' 'in_15_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 370 [1/1] (0.79ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 %in_1_load, i4 2, i32 %in_3_load, i4 4, i32 %in_5_load, i4 6, i32 %in_7_load, i4 8, i32 %in_9_load, i4 10, i32 %in_11_load, i4 12, i32 %in_13_load, i4 14, i32 %in_15_load, i32 <undef>, i4 %trunc_ln16" [kernel_Rope.cpp:22]   --->   Operation 370 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_35 : Operation 371 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul7 = muxlogic i32 %tmp_8"   --->   Operation 371 'muxlogic' 'muxLogicI0_to_mul7' <Predicate = true> <Delay = 0.70>
ST_35 : Operation 372 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul7 = muxlogic i32 %s_out_4"   --->   Operation 372 'muxlogic' 'muxLogicI1_to_mul7' <Predicate = true> <Delay = 0.70>
ST_35 : Operation 373 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul2 = muxlogic i32 %tmp_8"   --->   Operation 373 'muxlogic' 'muxLogicI0_to_mul2' <Predicate = true> <Delay = 0.70>
ST_35 : Operation 374 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul2 = muxlogic i32 %c_out_4"   --->   Operation 374 'muxlogic' 'muxLogicI1_to_mul2' <Predicate = true> <Delay = 0.70>

State 36 <SV = 35> <Delay = 2.48>
ST_36 : Operation 375 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_0_load = load i6 %in_0_addr" [kernel_Rope.cpp:22]   --->   Operation 375 'load' 'in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 376 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_2_load = load i6 %in_2_addr" [kernel_Rope.cpp:22]   --->   Operation 376 'load' 'in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 377 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_4_load = load i6 %in_4_addr" [kernel_Rope.cpp:22]   --->   Operation 377 'load' 'in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 378 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_6_load = load i6 %in_6_addr" [kernel_Rope.cpp:22]   --->   Operation 378 'load' 'in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 379 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_8_load = load i6 %in_8_addr" [kernel_Rope.cpp:22]   --->   Operation 379 'load' 'in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 380 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_10_load = load i6 %in_10_addr" [kernel_Rope.cpp:22]   --->   Operation 380 'load' 'in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 381 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_12_load = load i6 %in_12_addr" [kernel_Rope.cpp:22]   --->   Operation 381 'load' 'in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 382 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_14_load = load i6 %in_14_addr" [kernel_Rope.cpp:22]   --->   Operation 382 'load' 'in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 383 [1/1] (0.79ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 %in_0_load, i4 2, i32 %in_2_load, i4 4, i32 %in_4_load, i4 6, i32 %in_6_load, i4 8, i32 %in_8_load, i4 10, i32 %in_10_load, i4 12, i32 %in_12_load, i4 14, i32 %in_14_load, i32 <undef>, i4 %trunc_ln16" [kernel_Rope.cpp:22]   --->   Operation 383 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_36 : Operation 384 [1/1] (2.48ns) (share mux size 5)   --->   "%mul7 = fmul i32 %tmp_8, i32 %s_out_4" [kernel_Rope.cpp:22]   --->   Operation 384 'fmul' 'mul7' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 385 [1/1] (2.48ns) (share mux size 5)   --->   "%mul2 = fmul i32 %tmp_8, i32 %c_out_4" [kernel_Rope.cpp:23]   --->   Operation 385 'fmul' 'mul2' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.86>
ST_37 : Operation 386 [1/1] (0.00ns)   --->   "%muxLogicI0_to_sub = muxlogic i32 %tmp_5"   --->   Operation 386 'muxlogic' 'muxLogicI0_to_sub' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 387 [1/1] (0.00ns)   --->   "%muxLogicI1_to_sub = muxlogic i32 %c_out_4"   --->   Operation 387 'muxlogic' 'muxLogicI1_to_sub' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%muxLogicI2_to_sub = muxlogic i32 %mul7"   --->   Operation 388 'muxlogic' 'muxLogicI2_to_sub' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 389 [2/2] (2.86ns)   --->   "%sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_5, i32 %c_out_4, i32 %mul7" [kernel_Rope.cpp:22]   --->   Operation 389 'fmsub' 'sub' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 390 [1/1] (0.00ns)   --->   "%muxLogicI0_to_add = muxlogic i32 %tmp_5"   --->   Operation 390 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 391 [1/1] (0.00ns)   --->   "%muxLogicI1_to_add = muxlogic i32 %s_out_4"   --->   Operation 391 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 392 [1/1] (0.00ns)   --->   "%muxLogicI2_to_add = muxlogic i32 %mul2"   --->   Operation 392 'muxlogic' 'muxLogicI2_to_add' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 393 [2/2] (2.86ns)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_5, i32 %s_out_4, i32 %mul2" [kernel_Rope.cpp:23]   --->   Operation 393 'fmadd' 'add' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.00>
ST_38 : Operation 394 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_Rope.cpp:17]   --->   Operation 394 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 395 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384" [kernel_Rope.cpp:16]   --->   Operation 395 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 396 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_79" [kernel_Rope.cpp:16]   --->   Operation 396 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %lshr_ln" [kernel_Rope.cpp:16]   --->   Operation 397 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 398 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, void @ref_4oPi_table_100, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 398 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 399 [1/1] (0.00ns)   --->   "%specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_cos_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 399 'specmemcore' 'specmemcore_ln58' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 400 [1/1] (0.00ns)   --->   "%specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_cos_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 400 'specmemcore' 'specmemcore_ln59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 401 [1/1] (0.00ns)   --->   "%specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_cos_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 401 'specmemcore' 'specmemcore_ln60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 402 [1/1] (0.00ns)   --->   "%specmemcore_ln61 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_sin_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 402 'specmemcore' 'specmemcore_ln61' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 403 [1/1] (0.00ns)   --->   "%specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_sin_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 403 'specmemcore' 'specmemcore_ln62' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 404 [1/1] (0.00ns)   --->   "%specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_sin_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 404 'specmemcore' 'specmemcore_ln63' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 405 [1/2] (0.28ns)   --->   "%sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_5, i32 %c_out_4, i32 %mul7" [kernel_Rope.cpp:22]   --->   Operation 405 'fmsub' 'sub' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 406 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 406 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 407 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 407 'getelementptr' 'out_2_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 408 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 408 'getelementptr' 'out_4_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 409 [1/1] (0.00ns)   --->   "%out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 409 'getelementptr' 'out_6_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 410 [1/2] (0.28ns)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_5, i32 %s_out_4, i32 %mul2" [kernel_Rope.cpp:23]   --->   Operation 410 'fmadd' 'add' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 411 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 411 'getelementptr' 'out_1_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 412 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 412 'getelementptr' 'out_3_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 413 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 413 'getelementptr' 'out_5_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 414 [1/1] (0.00ns)   --->   "%out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 414 'getelementptr' 'out_7_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 415 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 415 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_38 : Operation 416 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_4_addr"   --->   Operation 416 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_38 : Operation 417 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_4_addr" [kernel_Rope.cpp:22]   --->   Operation 417 'store' 'store_ln22' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 418 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 418 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_38 : Operation 419 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_5_addr"   --->   Operation 419 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_38 : Operation 420 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_5_addr" [kernel_Rope.cpp:23]   --->   Operation 420 'store' 'store_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 421 'br' 'br_ln23' <Predicate = (trunc_ln16_2 == 4)> <Delay = 0.00>
ST_38 : Operation 422 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 422 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_38 : Operation 423 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_2_addr"   --->   Operation 423 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_38 : Operation 424 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_2_addr" [kernel_Rope.cpp:22]   --->   Operation 424 'store' 'store_ln22' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 425 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 425 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_38 : Operation 426 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_3_addr"   --->   Operation 426 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_38 : Operation 427 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_3_addr" [kernel_Rope.cpp:23]   --->   Operation 427 'store' 'store_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 428 'br' 'br_ln23' <Predicate = (trunc_ln16_2 == 2)> <Delay = 0.00>
ST_38 : Operation 429 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 429 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_38 : Operation 430 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_0_addr"   --->   Operation 430 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_38 : Operation 431 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_0_addr" [kernel_Rope.cpp:22]   --->   Operation 431 'store' 'store_ln22' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 432 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 432 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_38 : Operation 433 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_1_addr"   --->   Operation 433 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_38 : Operation 434 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_1_addr" [kernel_Rope.cpp:23]   --->   Operation 434 'store' 'store_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 435 'br' 'br_ln23' <Predicate = (trunc_ln16_2 == 0)> <Delay = 0.00>
ST_38 : Operation 436 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 436 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_38 : Operation 437 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_6_addr"   --->   Operation 437 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_38 : Operation 438 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_6_addr" [kernel_Rope.cpp:22]   --->   Operation 438 'store' 'store_ln22' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 439 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 439 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_38 : Operation 440 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_7_addr"   --->   Operation 440 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_38 : Operation 441 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_7_addr" [kernel_Rope.cpp:23]   --->   Operation 441 'store' 'store_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 442 'br' 'br_ln23' <Predicate = (trunc_ln16_2 != 0 & trunc_ln16_2 != 2 & trunc_ln16_2 != 4)> <Delay = 0.00>
ST_38 : Operation 443 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 443 'ret' 'ret_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.28>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_1001]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K02]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K05]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i183                            (alloca           ) [ 010000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000]
conv_read                       (read             ) [ 011111111111111111111110000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000]
i183_load                       (load             ) [ 000000000000000000000000000000000000000]
trunc_ln16                      (trunc            ) [ 011111111111111111111111111111111111100]
trunc_ln16_2                    (trunc            ) [ 011111111111111111111111111111111111111]
lshr_ln                         (partselect       ) [ 011111111111111111111111111111111111111]
lshr_ln16_1                     (partselect       ) [ 011111111111111111111111111111111110000]
head_dim                        (trunc            ) [ 011000000000000000000000000000000000000]
switch_ln22                     (switch           ) [ 000000000000000000000000000000000000000]
i                               (add              ) [ 000000000000000000000000000000000000000]
icmp_ln16                       (icmp             ) [ 011111111111111111111111111111111111111]
store_ln16                      (store            ) [ 000000000000000000000000000000000000000]
br_ln16                         (br               ) [ 000000000000000000000000000000000000000]
zext_ln18                       (zext             ) [ 010110000000000000000000000000000000000]
muxLogicI0_to_conv1             (muxlogic         ) [ 000000000000000000000000000000000000000]
conv1                           (sitofp           ) [ 010001000000000000000000000000000000000]
muxLogicI0_to_mul               (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul               (muxlogic         ) [ 000000000000000000000000000000000000000]
mul                             (fmul             ) [ 010000110000000000000000000000000000000]
muxLogicI0_to_y_assign          (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_y_assign          (muxlogic         ) [ 000000000000000000000000000000000000000]
y_assign                        (fmul             ) [ 010000001111111111111000000000000000000]
tmp                             (call             ) [ 010000000000000000000110000000000000000]
muxLogicI0_to_val               (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_val               (muxlogic         ) [ 000000000000000000000000000000000000000]
val                             (fmul             ) [ 010000000000000000000001000000000000000]
data                            (bitcast          ) [ 000000000000000000000000000000000000000]
din_sign                        (bitselect        ) [ 010000000000000000000000111111111110000]
din_exp                         (partselect       ) [ 010000000000000000000000111100000000000]
din_sig                         (trunc            ) [ 010000000000000000000000110000000000000]
closepath                       (icmp             ) [ 010000000000000000000000111100000000000]
add_ln376                       (add              ) [ 000000000000000000000000000000000000000]
addr                            (select           ) [ 000000000000000000000000000000000000000]
lshr_ln5                        (partselect       ) [ 000000000000000000000000000000000000000]
zext_ln378                      (zext             ) [ 000000000000000000000000000000000000000]
ref_4oPi_table_1001_addr        (getelementptr    ) [ 010000000000000000000000100000000000000]
muxLogicRAMAddr_to_table_100    (muxlogic         ) [ 000000000000000000000000000000000000000]
trunc_ln379                     (trunc            ) [ 010000000000000000000000100000000000000]
table_100                       (load             ) [ 000000000000000000000000000000000000000]
zext_ln379                      (zext             ) [ 000000000000000000000000000000000000000]
shl_ln379                       (shl              ) [ 000000000000000000000000000000000000000]
Med                             (partselect       ) [ 010000000000000000000000011000000000000]
X                               (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln468                      (zext             ) [ 010000000000000000000000001000000000000]
muxLogicI0_to_h                 (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_h                 (muxlogic         ) [ 000000000000000000000000000000000000000]
icmp_ln179                      (icmp             ) [ 000000000000000000000000000000000000000]
icmp_ln179_1                    (icmp             ) [ 000000000000000000000000000000000000000]
and_ln179                       (and              ) [ 010000000000000000000000001111111110000]
h                               (mul              ) [ 000000000000000000000000000000000000000]
Mx_bits                         (partselect       ) [ 000000000000000000000000000000000000000]
trunc_ln                        (partselect       ) [ 000000000000000000000000000000000000000]
k                               (select           ) [ 010000000000000000000000000111111110000]
trunc_ln491                     (trunc            ) [ 000000000000000000000000000000000000000]
Mx_bits_4                       (sub              ) [ 000000000000000000000000000000000000000]
Mx_bits_6                       (select           ) [ 010000000000000000000000000100000000000]
tmp_4                           (partselect       ) [ 010000000000000000000000000100000000000]
Ex                              (add              ) [ 000000000000000000000000000000000000000]
select_ln453                    (select           ) [ 000000000000000000000000000000000000000]
t                               (bitconcatenate   ) [ 000000000000000000000000000000000000000]
Mx_zeros                        (ctlz             ) [ 000000000000000000000000000000000000000]
zext_ln504                      (zext             ) [ 000000000000000000000000000000000000000]
shl_ln504                       (shl              ) [ 000000000000000000000000000000000000000]
trunc_ln505                     (trunc            ) [ 000000000000000000000000000000000000000]
Ex_2                            (sub              ) [ 010000000000000000000000000011111110000]
tmp_22                          (bitselect        ) [ 010000000000000000000000000010000000000]
tmp_s                           (partselect       ) [ 010000000000000000000000000011111000000]
icmp_ln186                      (icmp             ) [ 010000000000000000000000000011111110000]
sub_ln506                       (sub              ) [ 000000000000000000000000000000000000000]
select_ln506                    (select           ) [ 000000000000000000000000000000000000000]
zext_ln506                      (zext             ) [ 000000000000000000000000000000000000000]
zext_ln506_1                    (zext             ) [ 000000000000000000000000000000000000000]
lshr_ln506                      (lshr             ) [ 000000000000000000000000000000000000000]
shl_ln506                       (shl              ) [ 000000000000000000000000000000000000000]
select_ln506_2                  (select           ) [ 000000000000000000000000000000000000000]
B                               (trunc            ) [ 010000000000000000000000000001100000000]
A                               (partselect       ) [ 010000000000000000000000000001000000000]
B_trunc                         (partselect       ) [ 010000000000000000000000000001000000000]
zext_ln69                       (zext             ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln69          (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln69          (muxlogic         ) [ 000000000000000000000000000000000000000]
mul_ln69                        (mul              ) [ 000000000000000000000000000000000000000]
zext_ln72                       (zext             ) [ 000000000000000000000000000000000000000]
cos_K02_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_cos_K02_load (muxlogic         ) [ 000000000000000000000000000000000000000]
cos_K13_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_cos_K13_load (muxlogic         ) [ 000000000000000000000000000000000000000]
tmp_16                          (partselect       ) [ 010000000000000000000000000000100000000]
cos_K24_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_cos_K24_load (muxlogic         ) [ 000000000000000000000000000000000000000]
sin_K05_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_sin_K05_load (muxlogic         ) [ 000000000000000000000000000000000000000]
sin_K16_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_sin_K16_load (muxlogic         ) [ 000000000000000000000000000000000000000]
sin_K27_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_sin_K27_load (muxlogic         ) [ 000000000000000000000000000000000000000]
cos_K02_load                    (load             ) [ 000000000000000000000000000000000000000]
trunc_ln8                       (partselect       ) [ 010000000000000000000000000000010000000]
zext_ln73                       (zext             ) [ 000000000000000000000000000000000000000]
cos_K13_load                    (load             ) [ 000000000000000000000000000000000000000]
zext_ln73_1                     (zext             ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln73          (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln73          (muxlogic         ) [ 000000000000000000000000000000000000000]
mul_ln73                        (mul              ) [ 000000000000000000000000000000000000000]
tmp_15                          (partselect       ) [ 010000000000000000000000000000010000000]
zext_ln74_1                     (zext             ) [ 000000000000000000000000000000000000000]
cos_K24_load                    (load             ) [ 000000000000000000000000000000000000000]
zext_ln74                       (zext             ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln74          (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln74          (muxlogic         ) [ 000000000000000000000000000000000000000]
mul_ln74                        (mul              ) [ 000000000000000000000000000000000000000]
tmp_17                          (partselect       ) [ 010000000000000000000000000000010000000]
sin_K05_load                    (load             ) [ 000000000000000000000000000000000000000]
zext_ln78                       (zext             ) [ 000000000000000000000000000000000000000]
sin_K16_load                    (load             ) [ 000000000000000000000000000000000000000]
sext_ln78                       (sext             ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln78          (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln78          (muxlogic         ) [ 000000000000000000000000000000000000000]
mul_ln78                        (mul              ) [ 000000000000000000000000000000000000000]
trunc_ln9                       (partselect       ) [ 010000000000000000000000000000010000000]
zext_ln79                       (zext             ) [ 000000000000000000000000000000000000000]
sin_K27_load                    (load             ) [ 000000000000000000000000000000000000000]
sext_ln79                       (sext             ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln79          (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln79          (muxlogic         ) [ 000000000000000000000000000000000000000]
mul_ln79                        (mul              ) [ 000000000000000000000000000000000000000]
trunc_ln7                       (partselect       ) [ 010000000000000000000000000000010000000]
trunc_ln10                      (partselect       ) [ 010000000000000000000000000000010000000]
zext_ln73_2                     (zext             ) [ 000000000000000000000000000000000000000]
zext_ln74_2                     (zext             ) [ 000000000000000000000000000000000000000]
add_ln75                        (add              ) [ 000000000000000000000000000000000000000]
add_ln75_1                      (add              ) [ 010000000000000000000000000000001100000]
sext_ln80                       (sext             ) [ 000000000000000000000000000000000000000]
sext_ln80_1                     (sext             ) [ 000000000000000000000000000000000000000]
add_ln80                        (add              ) [ 000000000000000000000000000000000000000]
sext_ln80_2                     (sext             ) [ 000000000000000000000000000000000000000]
add_ln80_1                      (add              ) [ 010000000000000000000000000000001000000]
zext_ln80_1                     (zext             ) [ 010000000000000000000000000000000100000]
zext_ln80                       (zext             ) [ 010000000000000000000000000000000100000]
muxLogicI0_to_mul_ln80          (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln80          (muxlogic         ) [ 000000000000000000000000000000000000000]
zext_ln75                       (zext             ) [ 000000000000000000000000000000000000000]
cos_result                      (sub              ) [ 010000000000000000000000000000000010000]
mul_ln80                        (mul              ) [ 000000000000000000000000000000000000000]
trunc_ln11                      (partselect       ) [ 000000000000000000000000000000000000000]
tmp_6                           (partselect       ) [ 000000000000000000000000000000000000000]
out_bits                        (bitconcatenate   ) [ 000000000000000000000000000000000000000]
trunc_ln276                     (trunc            ) [ 010000000000000000000000000000000010000]
c_5                             (ctlz             ) [ 010000000000000000000000000000000010000]
trunc_ln281                     (trunc            ) [ 010000000000000000000000000000000010000]
tmp_10                          (partselect       ) [ 000000000000000000000000000000000000000]
out_bits_7                      (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln273                      (zext             ) [ 000000000000000000000000000000000000000]
tmp_9                           (partselect       ) [ 000000000000000000000000000000000000000]
out_bits_8                      (bitconcatenate   ) [ 000000000000000000000000000000000000000]
c_6                             (ctlz             ) [ 010000000000000000000000000000000010000]
trunc_ln281_5                   (trunc            ) [ 010000000000000000000000000000000010000]
c_2                             (ctlz             ) [ 010000000000000000000000000000000010000]
trunc_ln281_6                   (trunc            ) [ 010000000000000000000000000000000010000]
trunc_ln12                      (partselect       ) [ 010000000000000000000000000000000010000]
icmp_ln306                      (icmp             ) [ 010000000000000000000000000000000010000]
zext_ln16_1                     (zext             ) [ 010000000000000000000000000000000001000]
out_bits_6                      (bitconcatenate   ) [ 000000000000000000000000000000000000000]
c_1                             (ctlz             ) [ 000000000000000000000000000000000000000]
trunc_ln281_4                   (trunc            ) [ 000000000000000000000000000000000000000]
zext_ln291                      (zext             ) [ 000000000000000000000000000000000000000]
shl_ln291                       (shl              ) [ 000000000000000000000000000000000000000]
in_shift_3                      (trunc            ) [ 000000000000000000000000000000000000000]
icmp_ln292                      (icmp             ) [ 000000000000000000000000000000000000000]
shift_6                         (add              ) [ 000000000000000000000000000000000000000]
zext_ln291_1                    (zext             ) [ 000000000000000000000000000000000000000]
shl_ln291_1                     (shl              ) [ 000000000000000000000000000000000000000]
shift_2                         (select           ) [ 000000000000000000000000000000000000000]
zext_ln287                      (zext             ) [ 000000000000000000000000000000000000000]
newexp_4                        (xor              ) [ 000000000000000000000000000000000000000]
out_exp                         (zext             ) [ 000000000000000000000000000000000000000]
tmp_18                          (partselect       ) [ 000000000000000000000000000000000000000]
tmp_19                          (partselect       ) [ 000000000000000000000000000000000000000]
significand                     (select           ) [ 000000000000000000000000000000000000000]
sext_ln163                      (sext             ) [ 000000000000000000000000000000000000000]
zext_ln291_3                    (zext             ) [ 000000000000000000000000000000000000000]
shl_ln291_2                     (shl              ) [ 000000000000000000000000000000000000000]
in_shift_4                      (trunc            ) [ 000000000000000000000000000000000000000]
icmp_ln292_1                    (icmp             ) [ 000000000000000000000000000000000000000]
shift_8                         (add              ) [ 000000000000000000000000000000000000000]
zext_ln291_2                    (zext             ) [ 000000000000000000000000000000000000000]
shl_ln291_3                     (shl              ) [ 000000000000000000000000000000000000000]
shift_5                         (select           ) [ 000000000000000000000000000000000000000]
zext_ln287_1                    (zext             ) [ 000000000000000000000000000000000000000]
add_ln300                       (add              ) [ 000000000000000000000000000000000000000]
newexp                          (sub              ) [ 000000000000000000000000000000000000000]
tmp_23                          (bitselect        ) [ 000000000000000000000000000000000000000]
or_ln306                        (or               ) [ 000000000000000000000000000000000000000]
empty                           (trunc            ) [ 000000000000000000000000000000000000000]
tmp_20                          (partselect       ) [ 000000000000000000000000000000000000000]
tmp_21                          (partselect       ) [ 000000000000000000000000000000000000000]
empty_504                       (select           ) [ 000000000000000000000000000000000000000]
index                           (bitconcatenate   ) [ 000000000000000000000000000000000000000]
sin_results_sign                (sparsemux        ) [ 000000000000000000000000000000000000000]
cos_results_sign                (sparsemux        ) [ 000000000000000000000000000000000000000]
xor_ln186                       (xor              ) [ 000000000000000000000000000000000000000]
sin_results_sign_3              (and              ) [ 000000000000000000000000000000000000000]
select_ln186                    (select           ) [ 000000000000000000000000000000000000000]
or_ln186                        (or               ) [ 000000000000000000000000000000000000000]
sin_results_exp                 (select           ) [ 000000000000000000000000000000000000000]
select_ln186_5                  (select           ) [ 000000000000000000000000000000000000000]
sin_results_sig                 (select           ) [ 000000000000000000000000000000000000000]
cos_results_sign_3              (and              ) [ 000000000000000000000000000000000000000]
sin_results_sign_2              (select           ) [ 010000000000000000000000000000000001000]
sin_results_exp_1               (select           ) [ 010000000000000000000000000000000001000]
sin_results_sig_1               (select           ) [ 010000000000000000000000000000000001000]
not_and_ln179                   (xor              ) [ 000000000000000000000000000000000000000]
cos_results_sign_2              (and              ) [ 010000000000000000000000000000000001000]
cos_results_exp_1               (select           ) [ 000000000000000000000000000000000000000]
empty_505                       (or               ) [ 000000000000000000000000000000000000000]
cos_results_exp_2               (select           ) [ 010000000000000000000000000000000001000]
cos_results_sig_1_cast          (select           ) [ 000000000000000000000000000000000000000]
cos_results_sig_2               (select           ) [ 010000000000000000000000000000000001000]
tmp_1                           (sparsemux        ) [ 010000000000000000000000000000000001000]
in_1_addr                       (getelementptr    ) [ 010000000000000000000000000000000001000]
in_3_addr                       (getelementptr    ) [ 010000000000000000000000000000000001000]
in_5_addr                       (getelementptr    ) [ 010000000000000000000000000000000001000]
in_7_addr                       (getelementptr    ) [ 010000000000000000000000000000000001000]
in_9_addr                       (getelementptr    ) [ 010000000000000000000000000000000001000]
in_11_addr                      (getelementptr    ) [ 010000000000000000000000000000000001000]
in_13_addr                      (getelementptr    ) [ 010000000000000000000000000000000001000]
in_15_addr                      (getelementptr    ) [ 010000000000000000000000000000000001000]
muxLogicRAMAddr_to_in_1_load    (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_3_load    (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_5_load    (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_7_load    (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_9_load    (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_11_load   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_13_load   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_15_load   (muxlogic         ) [ 000000000000000000000000000000000000000]
t_5                             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
t_6                             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
s_out                           (bitcast          ) [ 000000000000000000000000000000000000000]
c_out                           (bitcast          ) [ 000000000000000000000000000000000000000]
s_out_4                         (select           ) [ 010000000000000000000000000000000000111]
c_out_4                         (select           ) [ 010000000000000000000000000000000000111]
in_0_addr                       (getelementptr    ) [ 010000000000000000000000000000000000100]
in_2_addr                       (getelementptr    ) [ 010000000000000000000000000000000000100]
in_4_addr                       (getelementptr    ) [ 010000000000000000000000000000000000100]
in_6_addr                       (getelementptr    ) [ 010000000000000000000000000000000000100]
in_8_addr                       (getelementptr    ) [ 010000000000000000000000000000000000100]
in_10_addr                      (getelementptr    ) [ 010000000000000000000000000000000000100]
in_12_addr                      (getelementptr    ) [ 010000000000000000000000000000000000100]
in_14_addr                      (getelementptr    ) [ 010000000000000000000000000000000000100]
muxLogicRAMAddr_to_in_0_load    (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_2_load    (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_4_load    (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_6_load    (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_8_load    (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_10_load   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_12_load   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_14_load   (muxlogic         ) [ 000000000000000000000000000000000000000]
in_1_load                       (load             ) [ 000000000000000000000000000000000000000]
in_3_load                       (load             ) [ 000000000000000000000000000000000000000]
in_5_load                       (load             ) [ 000000000000000000000000000000000000000]
in_7_load                       (load             ) [ 000000000000000000000000000000000000000]
in_9_load                       (load             ) [ 000000000000000000000000000000000000000]
in_11_load                      (load             ) [ 000000000000000000000000000000000000000]
in_13_load                      (load             ) [ 000000000000000000000000000000000000000]
in_15_load                      (load             ) [ 000000000000000000000000000000000000000]
tmp_8                           (sparsemux        ) [ 010000000000000000000000000000000000100]
muxLogicI0_to_mul7              (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul7              (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul2              (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul2              (muxlogic         ) [ 000000000000000000000000000000000000000]
in_0_load                       (load             ) [ 000000000000000000000000000000000000000]
in_2_load                       (load             ) [ 000000000000000000000000000000000000000]
in_4_load                       (load             ) [ 000000000000000000000000000000000000000]
in_6_load                       (load             ) [ 000000000000000000000000000000000000000]
in_8_load                       (load             ) [ 000000000000000000000000000000000000000]
in_10_load                      (load             ) [ 000000000000000000000000000000000000000]
in_12_load                      (load             ) [ 000000000000000000000000000000000000000]
in_14_load                      (load             ) [ 000000000000000000000000000000000000000]
tmp_5                           (sparsemux        ) [ 010000000000000000000000000000000000011]
mul7                            (fmul             ) [ 010000000000000000000000000000000000011]
mul2                            (fmul             ) [ 010000000000000000000000000000000000011]
muxLogicI0_to_sub               (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_sub               (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI2_to_sub               (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_add               (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_add               (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI2_to_add               (muxlogic         ) [ 000000000000000000000000000000000000000]
specpipeline_ln17               (specpipeline     ) [ 000000000000000000000000000000000000000]
speclooptripcount_ln16          (speclooptripcount) [ 000000000000000000000000000000000000000]
specloopname_ln16               (specloopname     ) [ 000000000000000000000000000000000000000]
zext_ln16                       (zext             ) [ 000000000000000000000000000000000000000]
specmemcore_ln375               (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln58                (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln59                (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln60                (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln61                (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln62                (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln63                (specmemcore      ) [ 000000000000000000000000000000000000000]
sub                             (fmsub            ) [ 000000000000000000000000000000000000000]
out_0_addr                      (getelementptr    ) [ 000000000000000000000000000000000000000]
out_2_addr                      (getelementptr    ) [ 000000000000000000000000000000000000000]
out_4_addr                      (getelementptr    ) [ 000000000000000000000000000000000000000]
out_6_addr                      (getelementptr    ) [ 000000000000000000000000000000000000000]
add                             (fmadd            ) [ 000000000000000000000000000000000000000]
out_1_addr                      (getelementptr    ) [ 000000000000000000000000000000000000000]
out_3_addr                      (getelementptr    ) [ 000000000000000000000000000000000000000]
out_5_addr                      (getelementptr    ) [ 000000000000000000000000000000000000000]
out_7_addr                      (getelementptr    ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22   (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln22                      (store            ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23   (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln23                      (store            ) [ 000000000000000000000000000000000000000]
br_ln23                         (br               ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22   (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln22                      (store            ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23   (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln23                      (store            ) [ 000000000000000000000000000000000000000]
br_ln23                         (br               ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22   (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln22                      (store            ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23   (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln23                      (store            ) [ 000000000000000000000000000000000000000]
br_ln23                         (br               ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22   (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln22                      (store            ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23   (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln23                      (store            ) [ 000000000000000000000000000000000000000]
br_ln23                         (br               ) [ 000000000000000000000000000000000000000]
ret_ln0                         (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="in_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in_11">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in_15">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ref_4oPi_table_1001">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_1001"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="cos_K02">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K02"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="cos_K13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="cos_K24">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="sin_K05">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K05"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="sin_K16">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="sin_K27">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<float>"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i30"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i15.i16"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i1.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i1.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMSUB"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMADD"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_79"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K0"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K1"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K2"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K0"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K1"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K2"/></StgValue>
</bind>
</comp>

<comp id="350" class="1004" name="i183_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i183/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="conv_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="ref_4oPi_table_1001_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="100" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="4" slack="0"/>
<pin id="364" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_1001_addr/23 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100/23 "/>
</bind>
</comp>

<comp id="373" class="1004" name="cos_K02_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="28" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_K02_addr/29 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_K02_load/29 "/>
</bind>
</comp>

<comp id="386" class="1004" name="cos_K13_addr_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="22" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_K13_addr/29 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_K13_load/29 "/>
</bind>
</comp>

<comp id="399" class="1004" name="cos_K24_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="14" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="7" slack="0"/>
<pin id="403" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_K24_addr/29 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_K24_load/29 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sin_K05_addr_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="29" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_K05_addr/29 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_K05_load/29 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sin_K16_addr_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="21" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="7" slack="0"/>
<pin id="429" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_K16_addr/29 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_K16_load/29 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sin_K27_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="13" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="7" slack="0"/>
<pin id="442" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_K27_addr/29 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_K27_load/29 "/>
</bind>
</comp>

<comp id="451" class="1004" name="in_1_addr_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_1_addr/34 "/>
</bind>
</comp>

<comp id="458" class="1004" name="in_3_addr_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_3_addr/34 "/>
</bind>
</comp>

<comp id="465" class="1004" name="in_5_addr_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_5_addr/34 "/>
</bind>
</comp>

<comp id="472" class="1004" name="in_7_addr_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_7_addr/34 "/>
</bind>
</comp>

<comp id="479" class="1004" name="in_9_addr_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_9_addr/34 "/>
</bind>
</comp>

<comp id="486" class="1004" name="in_11_addr_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_11_addr/34 "/>
</bind>
</comp>

<comp id="493" class="1004" name="in_13_addr_gep_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_13_addr/34 "/>
</bind>
</comp>

<comp id="500" class="1004" name="in_15_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_15_addr/34 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_1_load/34 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_access_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_3_load/34 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_access_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_5_load/34 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_access_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_7_load/34 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_access_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="535" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_9_load/34 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_access_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_11_load/34 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_access_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_13_load/34 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_access_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_15_load/34 "/>
</bind>
</comp>

<comp id="555" class="1004" name="in_0_addr_gep_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="6" slack="1"/>
<pin id="559" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_0_addr/35 "/>
</bind>
</comp>

<comp id="562" class="1004" name="in_2_addr_gep_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="1"/>
<pin id="566" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_2_addr/35 "/>
</bind>
</comp>

<comp id="569" class="1004" name="in_4_addr_gep_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="6" slack="1"/>
<pin id="573" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_4_addr/35 "/>
</bind>
</comp>

<comp id="576" class="1004" name="in_6_addr_gep_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="6" slack="1"/>
<pin id="580" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_6_addr/35 "/>
</bind>
</comp>

<comp id="583" class="1004" name="in_8_addr_gep_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="6" slack="1"/>
<pin id="587" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_8_addr/35 "/>
</bind>
</comp>

<comp id="590" class="1004" name="in_10_addr_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="6" slack="1"/>
<pin id="594" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_10_addr/35 "/>
</bind>
</comp>

<comp id="597" class="1004" name="in_12_addr_gep_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="1"/>
<pin id="601" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_12_addr/35 "/>
</bind>
</comp>

<comp id="604" class="1004" name="in_14_addr_gep_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="6" slack="1"/>
<pin id="608" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_14_addr/35 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_access_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="614" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_0_load/35 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_access_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_2_load/35 "/>
</bind>
</comp>

<comp id="623" class="1004" name="grp_access_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="626" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_4_load/35 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_access_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="632" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_6_load/35 "/>
</bind>
</comp>

<comp id="635" class="1004" name="grp_access_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="638" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="639" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_8_load/35 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_access_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="644" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="645" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_10_load/35 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_access_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="650" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="651" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_12_load/35 "/>
</bind>
</comp>

<comp id="653" class="1004" name="grp_access_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="656" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="657" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_14_load/35 "/>
</bind>
</comp>

<comp id="659" class="1004" name="out_0_addr_gep_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="7" slack="0"/>
<pin id="663" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/38 "/>
</bind>
</comp>

<comp id="666" class="1004" name="out_2_addr_gep_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="0" index="2" bw="7" slack="0"/>
<pin id="670" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_2_addr/38 "/>
</bind>
</comp>

<comp id="673" class="1004" name="out_4_addr_gep_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="0" index="2" bw="7" slack="0"/>
<pin id="677" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_4_addr/38 "/>
</bind>
</comp>

<comp id="680" class="1004" name="out_6_addr_gep_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="7" slack="0"/>
<pin id="684" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_6_addr/38 "/>
</bind>
</comp>

<comp id="687" class="1004" name="out_1_addr_gep_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="0" index="2" bw="7" slack="0"/>
<pin id="691" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_1_addr/38 "/>
</bind>
</comp>

<comp id="694" class="1004" name="out_3_addr_gep_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="0" index="2" bw="7" slack="0"/>
<pin id="698" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_3_addr/38 "/>
</bind>
</comp>

<comp id="701" class="1004" name="out_5_addr_gep_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="0" index="2" bw="7" slack="0"/>
<pin id="705" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_5_addr/38 "/>
</bind>
</comp>

<comp id="708" class="1004" name="out_7_addr_gep_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="0" index="2" bw="7" slack="0"/>
<pin id="712" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_7_addr/38 "/>
</bind>
</comp>

<comp id="715" class="1004" name="store_ln22_access_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="719" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/38 "/>
</bind>
</comp>

<comp id="721" class="1004" name="store_ln23_access_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="7" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="725" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/38 "/>
</bind>
</comp>

<comp id="727" class="1004" name="store_ln22_access_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="731" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/38 "/>
</bind>
</comp>

<comp id="733" class="1004" name="store_ln23_access_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="7" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="737" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/38 "/>
</bind>
</comp>

<comp id="739" class="1004" name="store_ln22_access_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="743" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/38 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln23_access_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="749" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/38 "/>
</bind>
</comp>

<comp id="751" class="1004" name="store_ln22_access_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="755" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/38 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln23_access_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="761" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/38 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_pow_generic_float_s_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="1"/>
<pin id="766" dir="0" index="2" bw="27" slack="0"/>
<pin id="767" dir="0" index="3" bw="8" slack="0"/>
<pin id="768" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="grp_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="grp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="2"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="y_assign/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="21"/>
<pin id="784" dir="0" index="1" bw="32" slack="2"/>
<pin id="785" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="val/22 "/>
</bind>
</comp>

<comp id="786" class="1004" name="grp_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="0" index="1" bw="32" slack="1"/>
<pin id="789" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/36 "/>
</bind>
</comp>

<comp id="790" class="1004" name="grp_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="0" index="1" bw="32" slack="1"/>
<pin id="793" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/36 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="grp_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="1"/>
<pin id="800" dir="0" index="2" bw="32" slack="2"/>
<pin id="801" dir="0" index="3" bw="32" slack="1"/>
<pin id="802" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="add/37 "/>
</bind>
</comp>

<comp id="808" class="1004" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="1"/>
<pin id="811" dir="0" index="2" bw="32" slack="2"/>
<pin id="812" dir="0" index="3" bw="32" slack="1"/>
<pin id="813" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="sub/37 "/>
</bind>
</comp>

<comp id="819" class="1004" name="grp_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="29" slack="0"/>
<pin id="821" dir="0" index="1" bw="28" slack="0"/>
<pin id="822" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80/32 "/>
</bind>
</comp>

<comp id="823" class="1004" name="grp_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="80" slack="1"/>
<pin id="825" dir="0" index="1" bw="24" slack="0"/>
<pin id="826" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="h/25 "/>
</bind>
</comp>

<comp id="827" class="1004" name="grp_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln22/38 muxLogicRAMData_to_store_ln22/38 muxLogicRAMData_to_store_ln22/38 muxLogicRAMData_to_store_ln22/38 "/>
</bind>
</comp>

<comp id="831" class="1004" name="grp_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln23/38 muxLogicRAMData_to_store_ln23/38 muxLogicRAMData_to_store_ln23/38 muxLogicRAMData_to_store_ln23/38 "/>
</bind>
</comp>

<comp id="835" class="1004" name="store_ln0_store_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="10" slack="0"/>
<pin id="838" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="840" class="1004" name="i183_load_load_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="0"/>
<pin id="842" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i183_load/1 "/>
</bind>
</comp>

<comp id="843" class="1004" name="trunc_ln16_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="0"/>
<pin id="845" dir="1" index="1" bw="4" slack="33"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/1 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln16_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="0"/>
<pin id="849" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_2/1 "/>
</bind>
</comp>

<comp id="851" class="1004" name="lshr_ln_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="7" slack="0"/>
<pin id="853" dir="0" index="1" bw="10" slack="0"/>
<pin id="854" dir="0" index="2" bw="3" slack="0"/>
<pin id="855" dir="0" index="3" bw="5" slack="0"/>
<pin id="856" dir="1" index="4" bw="7" slack="37"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="861" class="1004" name="lshr_ln16_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="6" slack="0"/>
<pin id="863" dir="0" index="1" bw="10" slack="0"/>
<pin id="864" dir="0" index="2" bw="4" slack="0"/>
<pin id="865" dir="0" index="3" bw="5" slack="0"/>
<pin id="866" dir="1" index="4" bw="6" slack="33"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln16_1/1 "/>
</bind>
</comp>

<comp id="871" class="1004" name="head_dim_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="0"/>
<pin id="873" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="head_dim/1 "/>
</bind>
</comp>

<comp id="875" class="1004" name="switch_ln22_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="0" index="2" bw="3" slack="0"/>
<pin id="879" dir="0" index="3" bw="3" slack="0"/>
<pin id="880" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln22/1 "/>
</bind>
</comp>

<comp id="885" class="1004" name="i_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="10" slack="0"/>
<pin id="887" dir="0" index="1" bw="3" slack="0"/>
<pin id="888" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="891" class="1004" name="icmp_ln16_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="10" slack="0"/>
<pin id="893" dir="0" index="1" bw="10" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="897" class="1004" name="store_ln16_store_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="10" slack="0"/>
<pin id="899" dir="0" index="1" bw="10" slack="0"/>
<pin id="900" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln18_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="6" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="906" class="1004" name="muxLogicI0_to_conv1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="6" slack="0"/>
<pin id="908" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_conv1/2 "/>
</bind>
</comp>

<comp id="910" class="1004" name="muxLogicI0_to_mul_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="muxLogicI1_to_mul_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul/4 "/>
</bind>
</comp>

<comp id="918" class="1004" name="muxLogicI0_to_y_assign_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_y_assign/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="muxLogicI1_to_y_assign_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="0"/>
<pin id="923" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_y_assign/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="muxLogicI0_to_val_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="20"/>
<pin id="927" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_val/21 "/>
</bind>
</comp>

<comp id="928" class="1004" name="muxLogicI1_to_val_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_val/21 "/>
</bind>
</comp>

<comp id="931" class="1004" name="data_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/23 "/>
</bind>
</comp>

<comp id="934" class="1004" name="din_sign_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="0"/>
<pin id="937" dir="0" index="2" bw="6" slack="0"/>
<pin id="938" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="din_sign/23 "/>
</bind>
</comp>

<comp id="942" class="1004" name="din_exp_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="0" index="2" bw="6" slack="0"/>
<pin id="946" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp/23 "/>
</bind>
</comp>

<comp id="950" class="1004" name="din_sig_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig/23 "/>
</bind>
</comp>

<comp id="954" class="1004" name="closepath_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="0"/>
<pin id="956" dir="0" index="1" bw="8" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/23 "/>
</bind>
</comp>

<comp id="960" class="1004" name="add_ln376_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="7" slack="0"/>
<pin id="963" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln376/23 "/>
</bind>
</comp>

<comp id="966" class="1004" name="addr_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="8" slack="0"/>
<pin id="969" dir="0" index="2" bw="8" slack="0"/>
<pin id="970" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/23 "/>
</bind>
</comp>

<comp id="974" class="1004" name="lshr_ln5_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="4" slack="0"/>
<pin id="976" dir="0" index="1" bw="8" slack="0"/>
<pin id="977" dir="0" index="2" bw="4" slack="0"/>
<pin id="978" dir="0" index="3" bw="4" slack="0"/>
<pin id="979" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/23 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln378_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="0"/>
<pin id="986" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln378/23 "/>
</bind>
</comp>

<comp id="989" class="1004" name="muxLogicRAMAddr_to_table_100_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="0"/>
<pin id="991" dir="1" index="1" bw="100" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_table_100/23 "/>
</bind>
</comp>

<comp id="993" class="1004" name="trunc_ln379_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="0"/>
<pin id="995" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln379/23 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln379_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="1"/>
<pin id="999" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/24 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="shl_ln379_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="100" slack="0"/>
<pin id="1002" dir="0" index="1" bw="4" slack="0"/>
<pin id="1003" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln379/24 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="Med_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="80" slack="0"/>
<pin id="1008" dir="0" index="1" bw="100" slack="0"/>
<pin id="1009" dir="0" index="2" bw="6" slack="0"/>
<pin id="1010" dir="1" index="3" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med/24 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="X_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="24" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="0" index="2" bw="23" slack="2"/>
<pin id="1018" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="X/25 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln468_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="24" slack="0"/>
<pin id="1023" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln468/25 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="muxLogicI0_to_h_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="80" slack="1"/>
<pin id="1028" dir="1" index="1" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_h/25 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="muxLogicI1_to_h_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="24" slack="0"/>
<pin id="1031" dir="1" index="1" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_h/25 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="icmp_ln179_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="2"/>
<pin id="1035" dir="0" index="1" bw="8" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/25 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="icmp_ln179_1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="23" slack="2"/>
<pin id="1040" dir="0" index="1" bw="23" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_1/25 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="and_ln179_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="1" slack="0"/>
<pin id="1046" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179/25 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="Mx_bits_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="58" slack="0"/>
<pin id="1051" dir="0" index="1" bw="80" slack="0"/>
<pin id="1052" dir="0" index="2" bw="6" slack="0"/>
<pin id="1053" dir="0" index="3" bw="8" slack="0"/>
<pin id="1054" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits/26 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="trunc_ln_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="3" slack="0"/>
<pin id="1061" dir="0" index="1" bw="80" slack="0"/>
<pin id="1062" dir="0" index="2" bw="8" slack="0"/>
<pin id="1063" dir="0" index="3" bw="8" slack="0"/>
<pin id="1064" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/26 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="k_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="3"/>
<pin id="1071" dir="0" index="1" bw="3" slack="0"/>
<pin id="1072" dir="0" index="2" bw="3" slack="0"/>
<pin id="1073" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k/26 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="trunc_ln491_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="3" slack="0"/>
<pin id="1078" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln491/26 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="Mx_bits_4_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="58" slack="0"/>
<pin id="1083" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_4/26 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="Mx_bits_6_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="58" slack="0"/>
<pin id="1089" dir="0" index="2" bw="58" slack="0"/>
<pin id="1090" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_6/26 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_4_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="29" slack="0"/>
<pin id="1096" dir="0" index="1" bw="58" slack="0"/>
<pin id="1097" dir="0" index="2" bw="6" slack="0"/>
<pin id="1098" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/26 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="Ex_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="4"/>
<pin id="1104" dir="0" index="1" bw="8" slack="0"/>
<pin id="1105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex/27 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="select_ln453_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="4"/>
<pin id="1109" dir="0" index="1" bw="8" slack="0"/>
<pin id="1110" dir="0" index="2" bw="8" slack="0"/>
<pin id="1111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/27 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="t_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="30" slack="0"/>
<pin id="1116" dir="0" index="1" bw="29" slack="1"/>
<pin id="1117" dir="0" index="2" bw="1" slack="0"/>
<pin id="1118" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/27 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="Mx_zeros_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="30" slack="0"/>
<pin id="1123" dir="0" index="1" bw="30" slack="0"/>
<pin id="1124" dir="0" index="2" bw="1" slack="0"/>
<pin id="1125" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="Mx_zeros/27 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="zext_ln504_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="30" slack="0"/>
<pin id="1131" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln504/27 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="shl_ln504_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="58" slack="1"/>
<pin id="1135" dir="0" index="1" bw="30" slack="0"/>
<pin id="1136" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln504/27 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="trunc_ln505_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="30" slack="0"/>
<pin id="1140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505/27 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="Ex_2_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="0"/>
<pin id="1144" dir="0" index="1" bw="8" slack="0"/>
<pin id="1145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_2/27 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="tmp_22_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="8" slack="0"/>
<pin id="1151" dir="0" index="2" bw="4" slack="0"/>
<pin id="1152" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/27 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_s_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="29" slack="0"/>
<pin id="1158" dir="0" index="1" bw="58" slack="0"/>
<pin id="1159" dir="0" index="2" bw="6" slack="0"/>
<pin id="1160" dir="0" index="3" bw="7" slack="0"/>
<pin id="1161" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/27 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="icmp_ln186_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="4"/>
<pin id="1168" dir="0" index="1" bw="8" slack="0"/>
<pin id="1169" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/27 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="sub_ln506_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="8" slack="1"/>
<pin id="1174" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln506/28 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="select_ln506_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="0" index="1" bw="8" slack="0"/>
<pin id="1179" dir="0" index="2" bw="8" slack="1"/>
<pin id="1180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506/28 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="zext_ln506_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="0"/>
<pin id="1184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506/28 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="zext_ln506_1_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="29" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506_1/28 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="lshr_ln506_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="29" slack="0"/>
<pin id="1191" dir="0" index="1" bw="8" slack="0"/>
<pin id="1192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln506/28 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="shl_ln506_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="29" slack="0"/>
<pin id="1197" dir="0" index="1" bw="8" slack="0"/>
<pin id="1198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln506/28 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="select_ln506_2_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="1"/>
<pin id="1203" dir="0" index="1" bw="32" slack="0"/>
<pin id="1204" dir="0" index="2" bw="32" slack="0"/>
<pin id="1205" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506_2/28 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="B_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="0"/>
<pin id="1210" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/28 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="A_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="7" slack="0"/>
<pin id="1214" dir="0" index="1" bw="32" slack="0"/>
<pin id="1215" dir="0" index="2" bw="6" slack="0"/>
<pin id="1216" dir="0" index="3" bw="6" slack="0"/>
<pin id="1217" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="A/28 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="B_trunc_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="15" slack="0"/>
<pin id="1224" dir="0" index="1" bw="32" slack="0"/>
<pin id="1225" dir="0" index="2" bw="4" slack="0"/>
<pin id="1226" dir="0" index="3" bw="6" slack="0"/>
<pin id="1227" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/28 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="zext_ln69_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="15" slack="1"/>
<pin id="1234" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/29 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="muxLogicI0_to_mul_ln69_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="15" slack="0"/>
<pin id="1237" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln69/29 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="muxLogicI1_to_mul_ln69_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="15" slack="0"/>
<pin id="1241" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln69/29 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="mul_ln69_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="15" slack="0"/>
<pin id="1245" dir="0" index="1" bw="15" slack="0"/>
<pin id="1246" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln69/29 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="zext_ln72_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="7" slack="1"/>
<pin id="1251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/29 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="muxLogicRAMAddr_to_cos_K02_load_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="7" slack="0"/>
<pin id="1260" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_cos_K02_load/29 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="muxLogicRAMAddr_to_cos_K13_load_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="7" slack="0"/>
<pin id="1264" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_cos_K13_load/29 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="tmp_16_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="15" slack="0"/>
<pin id="1268" dir="0" index="1" bw="30" slack="0"/>
<pin id="1269" dir="0" index="2" bw="5" slack="0"/>
<pin id="1270" dir="0" index="3" bw="6" slack="0"/>
<pin id="1271" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/29 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="muxLogicRAMAddr_to_cos_K24_load_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="7" slack="0"/>
<pin id="1278" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_cos_K24_load/29 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="muxLogicRAMAddr_to_sin_K05_load_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="7" slack="0"/>
<pin id="1282" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_sin_K05_load/29 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="muxLogicRAMAddr_to_sin_K16_load_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="7" slack="0"/>
<pin id="1286" dir="1" index="1" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_sin_K16_load/29 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="muxLogicRAMAddr_to_sin_K27_load_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="7" slack="0"/>
<pin id="1290" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_sin_K27_load/29 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="trunc_ln8_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="27" slack="0"/>
<pin id="1294" dir="0" index="1" bw="28" slack="0"/>
<pin id="1295" dir="0" index="2" bw="1" slack="0"/>
<pin id="1296" dir="0" index="3" bw="6" slack="0"/>
<pin id="1297" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/30 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="zext_ln73_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="22" slack="2"/>
<pin id="1304" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/30 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="zext_ln73_1_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="22" slack="0"/>
<pin id="1307" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/30 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="muxLogicI0_to_mul_ln73_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="22" slack="0"/>
<pin id="1311" dir="1" index="1" bw="44" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln73/30 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="muxLogicI1_to_mul_ln73_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="22" slack="0"/>
<pin id="1315" dir="1" index="1" bw="44" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln73/30 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="mul_ln73_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="22" slack="0"/>
<pin id="1319" dir="0" index="1" bw="22" slack="0"/>
<pin id="1320" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/30 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="tmp_15_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="21" slack="0"/>
<pin id="1325" dir="0" index="1" bw="44" slack="0"/>
<pin id="1326" dir="0" index="2" bw="6" slack="0"/>
<pin id="1327" dir="0" index="3" bw="7" slack="0"/>
<pin id="1328" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/30 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="zext_ln74_1_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="15" slack="1"/>
<pin id="1335" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/30 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="zext_ln74_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="14" slack="0"/>
<pin id="1338" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/30 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="muxLogicI0_to_mul_ln74_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="15" slack="0"/>
<pin id="1342" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln74/30 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="muxLogicI1_to_mul_ln74_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="14" slack="0"/>
<pin id="1346" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln74/30 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="mul_ln74_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="15" slack="0"/>
<pin id="1350" dir="0" index="1" bw="14" slack="0"/>
<pin id="1351" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/30 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="tmp_17_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="13" slack="0"/>
<pin id="1356" dir="0" index="1" bw="29" slack="0"/>
<pin id="1357" dir="0" index="2" bw="6" slack="0"/>
<pin id="1358" dir="0" index="3" bw="6" slack="0"/>
<pin id="1359" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/30 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="zext_ln78_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="22" slack="2"/>
<pin id="1366" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/30 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="sext_ln78_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="21" slack="0"/>
<pin id="1369" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/30 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="muxLogicI0_to_mul_ln78_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="22" slack="0"/>
<pin id="1373" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln78/30 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="muxLogicI1_to_mul_ln78_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="21" slack="0"/>
<pin id="1377" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln78/30 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="mul_ln78_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="22" slack="0"/>
<pin id="1381" dir="0" index="1" bw="21" slack="0"/>
<pin id="1382" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78/30 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="trunc_ln9_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="20" slack="0"/>
<pin id="1387" dir="0" index="1" bw="43" slack="0"/>
<pin id="1388" dir="0" index="2" bw="6" slack="0"/>
<pin id="1389" dir="0" index="3" bw="7" slack="0"/>
<pin id="1390" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/30 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="zext_ln79_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="15" slack="1"/>
<pin id="1397" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/30 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="sext_ln79_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="13" slack="0"/>
<pin id="1400" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/30 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="muxLogicI0_to_mul_ln79_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="15" slack="0"/>
<pin id="1404" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln79/30 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="muxLogicI1_to_mul_ln79_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="13" slack="0"/>
<pin id="1408" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln79/30 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="mul_ln79_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="15" slack="0"/>
<pin id="1412" dir="0" index="1" bw="13" slack="0"/>
<pin id="1413" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/30 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="trunc_ln7_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="12" slack="0"/>
<pin id="1418" dir="0" index="1" bw="28" slack="0"/>
<pin id="1419" dir="0" index="2" bw="6" slack="0"/>
<pin id="1420" dir="0" index="3" bw="6" slack="0"/>
<pin id="1421" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/30 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="trunc_ln10_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="28" slack="0"/>
<pin id="1428" dir="0" index="1" bw="29" slack="0"/>
<pin id="1429" dir="0" index="2" bw="1" slack="0"/>
<pin id="1430" dir="0" index="3" bw="6" slack="0"/>
<pin id="1431" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10/30 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="zext_ln73_2_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="21" slack="1"/>
<pin id="1438" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/31 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="zext_ln74_2_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="13" slack="1"/>
<pin id="1441" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/31 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="add_ln75_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="27" slack="1"/>
<pin id="1444" dir="0" index="1" bw="13" slack="0"/>
<pin id="1445" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/31 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="add_ln75_1_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="27" slack="0"/>
<pin id="1449" dir="0" index="1" bw="21" slack="0"/>
<pin id="1450" dir="1" index="2" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/31 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="sext_ln80_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="20" slack="1"/>
<pin id="1455" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/31 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="sext_ln80_1_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="12" slack="1"/>
<pin id="1458" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_1/31 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="add_ln80_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="20" slack="0"/>
<pin id="1461" dir="0" index="1" bw="12" slack="0"/>
<pin id="1462" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/31 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="sext_ln80_2_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="21" slack="0"/>
<pin id="1467" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_2/31 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="add_ln80_1_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="21" slack="0"/>
<pin id="1471" dir="0" index="1" bw="28" slack="1"/>
<pin id="1472" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/31 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="zext_ln80_1_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="29" slack="5"/>
<pin id="1476" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/32 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="zext_ln80_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="28" slack="1"/>
<pin id="1480" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/32 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="muxLogicI0_to_mul_ln80_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="29" slack="0"/>
<pin id="1484" dir="1" index="1" bw="57" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln80/32 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="muxLogicI1_to_mul_ln80_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="28" slack="0"/>
<pin id="1488" dir="1" index="1" bw="57" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln80/32 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="zext_ln75_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="27" slack="2"/>
<pin id="1492" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/33 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="cos_result_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="29" slack="0"/>
<pin id="1495" dir="0" index="1" bw="27" slack="0"/>
<pin id="1496" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cos_result/33 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="trunc_ln11_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="28" slack="0"/>
<pin id="1501" dir="0" index="1" bw="57" slack="0"/>
<pin id="1502" dir="0" index="2" bw="6" slack="0"/>
<pin id="1503" dir="0" index="3" bw="7" slack="0"/>
<pin id="1504" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/33 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="tmp_6_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="16" slack="0"/>
<pin id="1511" dir="0" index="1" bw="29" slack="0"/>
<pin id="1512" dir="0" index="2" bw="5" slack="0"/>
<pin id="1513" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/33 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="out_bits_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="32" slack="0"/>
<pin id="1519" dir="0" index="1" bw="16" slack="0"/>
<pin id="1520" dir="0" index="2" bw="16" slack="0"/>
<pin id="1521" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits/33 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="trunc_ln276_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="29" slack="0"/>
<pin id="1527" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln276/33 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="c_5_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="0"/>
<pin id="1531" dir="0" index="1" bw="32" slack="0"/>
<pin id="1532" dir="0" index="2" bw="1" slack="0"/>
<pin id="1533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_5/33 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="trunc_ln281_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="0"/>
<pin id="1539" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281/33 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="tmp_10_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="15" slack="0"/>
<pin id="1543" dir="0" index="1" bw="57" slack="0"/>
<pin id="1544" dir="0" index="2" bw="7" slack="0"/>
<pin id="1545" dir="0" index="3" bw="7" slack="0"/>
<pin id="1546" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/33 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="out_bits_7_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="31" slack="0"/>
<pin id="1553" dir="0" index="1" bw="15" slack="0"/>
<pin id="1554" dir="0" index="2" bw="16" slack="0"/>
<pin id="1555" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_7/33 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="zext_ln273_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="31" slack="0"/>
<pin id="1561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/33 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="tmp_9_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="13" slack="0"/>
<pin id="1565" dir="0" index="1" bw="57" slack="0"/>
<pin id="1566" dir="0" index="2" bw="6" slack="0"/>
<pin id="1567" dir="0" index="3" bw="7" slack="0"/>
<pin id="1568" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/33 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="out_bits_8_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="32" slack="0"/>
<pin id="1575" dir="0" index="1" bw="13" slack="0"/>
<pin id="1576" dir="0" index="2" bw="19" slack="0"/>
<pin id="1577" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_8/33 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="c_6_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="0"/>
<pin id="1583" dir="0" index="1" bw="31" slack="0"/>
<pin id="1584" dir="0" index="2" bw="1" slack="0"/>
<pin id="1585" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_6/33 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="trunc_ln281_5_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="0"/>
<pin id="1591" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_5/33 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="c_2_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="32" slack="0"/>
<pin id="1595" dir="0" index="1" bw="32" slack="0"/>
<pin id="1596" dir="0" index="2" bw="1" slack="0"/>
<pin id="1597" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_2/33 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="trunc_ln281_6_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="0"/>
<pin id="1603" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_6/33 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="trunc_ln12_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="27" slack="0"/>
<pin id="1607" dir="0" index="1" bw="57" slack="0"/>
<pin id="1608" dir="0" index="2" bw="6" slack="0"/>
<pin id="1609" dir="0" index="3" bw="7" slack="0"/>
<pin id="1610" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/33 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="icmp_ln306_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="28" slack="0"/>
<pin id="1617" dir="0" index="1" bw="28" slack="0"/>
<pin id="1618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/33 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="zext_ln16_1_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="6" slack="33"/>
<pin id="1623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/34 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="out_bits_6_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="32" slack="0"/>
<pin id="1634" dir="0" index="1" bw="13" slack="1"/>
<pin id="1635" dir="0" index="2" bw="19" slack="0"/>
<pin id="1636" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_6/34 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="c_1_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="32" slack="0"/>
<pin id="1641" dir="0" index="1" bw="32" slack="0"/>
<pin id="1642" dir="0" index="2" bw="1" slack="0"/>
<pin id="1643" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_1/34 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="trunc_ln281_4_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="32" slack="0"/>
<pin id="1649" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_4/34 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="zext_ln291_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="29" slack="1"/>
<pin id="1653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/34 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="shl_ln291_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="29" slack="0"/>
<pin id="1656" dir="0" index="1" bw="32" slack="1"/>
<pin id="1657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291/34 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="in_shift_3_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="32" slack="0"/>
<pin id="1661" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_shift_3/34 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="icmp_ln292_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="6" slack="1"/>
<pin id="1665" dir="0" index="1" bw="6" slack="0"/>
<pin id="1666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/34 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="shift_6_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="6" slack="0"/>
<pin id="1670" dir="0" index="1" bw="6" slack="0"/>
<pin id="1671" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_6/34 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="zext_ln291_1_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="28" slack="0"/>
<pin id="1676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_1/34 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="shl_ln291_1_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="28" slack="0"/>
<pin id="1680" dir="0" index="1" bw="32" slack="0"/>
<pin id="1681" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_1/34 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="shift_2_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="1" slack="0"/>
<pin id="1686" dir="0" index="1" bw="6" slack="0"/>
<pin id="1687" dir="0" index="2" bw="6" slack="1"/>
<pin id="1688" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_2/34 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="zext_ln287_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="6" slack="0"/>
<pin id="1693" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/34 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="newexp_4_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="7" slack="0"/>
<pin id="1697" dir="0" index="1" bw="7" slack="0"/>
<pin id="1698" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newexp_4/34 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="out_exp_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="7" slack="0"/>
<pin id="1703" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_exp/34 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="tmp_18_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="23" slack="0"/>
<pin id="1707" dir="0" index="1" bw="32" slack="0"/>
<pin id="1708" dir="0" index="2" bw="4" slack="0"/>
<pin id="1709" dir="0" index="3" bw="6" slack="0"/>
<pin id="1710" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/34 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="tmp_19_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="23" slack="0"/>
<pin id="1717" dir="0" index="1" bw="32" slack="0"/>
<pin id="1718" dir="0" index="2" bw="4" slack="0"/>
<pin id="1719" dir="0" index="3" bw="6" slack="0"/>
<pin id="1720" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/34 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="significand_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="1" slack="0"/>
<pin id="1727" dir="0" index="1" bw="23" slack="0"/>
<pin id="1728" dir="0" index="2" bw="23" slack="0"/>
<pin id="1729" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand/34 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="sext_ln163_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="8" slack="7"/>
<pin id="1735" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln163/34 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="zext_ln291_3_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="27" slack="1"/>
<pin id="1738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_3/34 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="shl_ln291_2_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="27" slack="0"/>
<pin id="1741" dir="0" index="1" bw="32" slack="1"/>
<pin id="1742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_2/34 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="in_shift_4_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="32" slack="0"/>
<pin id="1746" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_shift_4/34 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="icmp_ln292_1_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="6" slack="1"/>
<pin id="1750" dir="0" index="1" bw="6" slack="0"/>
<pin id="1751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292_1/34 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="shift_8_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="6" slack="1"/>
<pin id="1755" dir="0" index="1" bw="6" slack="0"/>
<pin id="1756" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_8/34 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="zext_ln291_2_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="28" slack="0"/>
<pin id="1760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_2/34 "/>
</bind>
</comp>

<comp id="1762" class="1004" name="shl_ln291_3_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="28" slack="0"/>
<pin id="1764" dir="0" index="1" bw="32" slack="1"/>
<pin id="1765" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_3/34 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="shift_5_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="1" slack="0"/>
<pin id="1769" dir="0" index="1" bw="6" slack="0"/>
<pin id="1770" dir="0" index="2" bw="6" slack="1"/>
<pin id="1771" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_5/34 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="zext_ln287_1_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="6" slack="0"/>
<pin id="1776" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287_1/34 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="add_ln300_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="8" slack="0"/>
<pin id="1780" dir="0" index="1" bw="8" slack="0"/>
<pin id="1781" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/34 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="newexp_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="9" slack="0"/>
<pin id="1786" dir="0" index="1" bw="6" slack="0"/>
<pin id="1787" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/34 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="tmp_23_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="1" slack="0"/>
<pin id="1792" dir="0" index="1" bw="9" slack="0"/>
<pin id="1793" dir="0" index="2" bw="5" slack="0"/>
<pin id="1794" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/34 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="or_ln306_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="1" slack="0"/>
<pin id="1800" dir="0" index="1" bw="1" slack="1"/>
<pin id="1801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln306/34 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="empty_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="9" slack="0"/>
<pin id="1805" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/34 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="tmp_20_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="23" slack="0"/>
<pin id="1809" dir="0" index="1" bw="32" slack="0"/>
<pin id="1810" dir="0" index="2" bw="4" slack="0"/>
<pin id="1811" dir="0" index="3" bw="6" slack="0"/>
<pin id="1812" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/34 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="tmp_21_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="23" slack="0"/>
<pin id="1819" dir="0" index="1" bw="32" slack="0"/>
<pin id="1820" dir="0" index="2" bw="4" slack="0"/>
<pin id="1821" dir="0" index="3" bw="6" slack="0"/>
<pin id="1822" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/34 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="empty_504_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="1" slack="0"/>
<pin id="1829" dir="0" index="1" bw="23" slack="0"/>
<pin id="1830" dir="0" index="2" bw="23" slack="0"/>
<pin id="1831" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_504/34 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="index_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="4" slack="0"/>
<pin id="1837" dir="0" index="1" bw="1" slack="11"/>
<pin id="1838" dir="0" index="2" bw="3" slack="8"/>
<pin id="1839" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="index/34 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="sin_results_sign_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="1" slack="0"/>
<pin id="1843" dir="0" index="1" bw="4" slack="0"/>
<pin id="1844" dir="0" index="2" bw="1" slack="0"/>
<pin id="1845" dir="0" index="3" bw="4" slack="0"/>
<pin id="1846" dir="0" index="4" bw="1" slack="0"/>
<pin id="1847" dir="0" index="5" bw="4" slack="0"/>
<pin id="1848" dir="0" index="6" bw="1" slack="0"/>
<pin id="1849" dir="0" index="7" bw="4" slack="0"/>
<pin id="1850" dir="0" index="8" bw="1" slack="0"/>
<pin id="1851" dir="0" index="9" bw="4" slack="0"/>
<pin id="1852" dir="0" index="10" bw="1" slack="0"/>
<pin id="1853" dir="0" index="11" bw="4" slack="0"/>
<pin id="1854" dir="0" index="12" bw="1" slack="0"/>
<pin id="1855" dir="0" index="13" bw="4" slack="0"/>
<pin id="1856" dir="0" index="14" bw="1" slack="0"/>
<pin id="1857" dir="0" index="15" bw="4" slack="0"/>
<pin id="1858" dir="0" index="16" bw="1" slack="0"/>
<pin id="1859" dir="0" index="17" bw="4" slack="0"/>
<pin id="1860" dir="0" index="18" bw="1" slack="0"/>
<pin id="1861" dir="0" index="19" bw="4" slack="0"/>
<pin id="1862" dir="0" index="20" bw="1" slack="0"/>
<pin id="1863" dir="0" index="21" bw="4" slack="0"/>
<pin id="1864" dir="0" index="22" bw="1" slack="0"/>
<pin id="1865" dir="0" index="23" bw="4" slack="0"/>
<pin id="1866" dir="0" index="24" bw="1" slack="0"/>
<pin id="1867" dir="0" index="25" bw="4" slack="0"/>
<pin id="1868" dir="0" index="26" bw="1" slack="0"/>
<pin id="1869" dir="0" index="27" bw="4" slack="0"/>
<pin id="1870" dir="0" index="28" bw="1" slack="0"/>
<pin id="1871" dir="0" index="29" bw="4" slack="0"/>
<pin id="1872" dir="0" index="30" bw="1" slack="0"/>
<pin id="1873" dir="0" index="31" bw="4" slack="0"/>
<pin id="1874" dir="0" index="32" bw="1" slack="0"/>
<pin id="1875" dir="0" index="33" bw="1" slack="0"/>
<pin id="1876" dir="0" index="34" bw="4" slack="0"/>
<pin id="1877" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sin_results_sign/34 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="cos_results_sign_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="0"/>
<pin id="1915" dir="0" index="1" bw="4" slack="0"/>
<pin id="1916" dir="0" index="2" bw="1" slack="0"/>
<pin id="1917" dir="0" index="3" bw="4" slack="0"/>
<pin id="1918" dir="0" index="4" bw="1" slack="0"/>
<pin id="1919" dir="0" index="5" bw="4" slack="0"/>
<pin id="1920" dir="0" index="6" bw="1" slack="0"/>
<pin id="1921" dir="0" index="7" bw="4" slack="0"/>
<pin id="1922" dir="0" index="8" bw="1" slack="0"/>
<pin id="1923" dir="0" index="9" bw="4" slack="0"/>
<pin id="1924" dir="0" index="10" bw="1" slack="0"/>
<pin id="1925" dir="0" index="11" bw="4" slack="0"/>
<pin id="1926" dir="0" index="12" bw="1" slack="0"/>
<pin id="1927" dir="0" index="13" bw="4" slack="0"/>
<pin id="1928" dir="0" index="14" bw="1" slack="0"/>
<pin id="1929" dir="0" index="15" bw="4" slack="0"/>
<pin id="1930" dir="0" index="16" bw="1" slack="0"/>
<pin id="1931" dir="0" index="17" bw="4" slack="0"/>
<pin id="1932" dir="0" index="18" bw="1" slack="0"/>
<pin id="1933" dir="0" index="19" bw="4" slack="0"/>
<pin id="1934" dir="0" index="20" bw="1" slack="0"/>
<pin id="1935" dir="0" index="21" bw="4" slack="0"/>
<pin id="1936" dir="0" index="22" bw="1" slack="0"/>
<pin id="1937" dir="0" index="23" bw="4" slack="0"/>
<pin id="1938" dir="0" index="24" bw="1" slack="0"/>
<pin id="1939" dir="0" index="25" bw="4" slack="0"/>
<pin id="1940" dir="0" index="26" bw="1" slack="0"/>
<pin id="1941" dir="0" index="27" bw="4" slack="0"/>
<pin id="1942" dir="0" index="28" bw="1" slack="0"/>
<pin id="1943" dir="0" index="29" bw="4" slack="0"/>
<pin id="1944" dir="0" index="30" bw="1" slack="0"/>
<pin id="1945" dir="0" index="31" bw="4" slack="0"/>
<pin id="1946" dir="0" index="32" bw="1" slack="0"/>
<pin id="1947" dir="0" index="33" bw="1" slack="0"/>
<pin id="1948" dir="0" index="34" bw="4" slack="0"/>
<pin id="1949" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="cos_results_sign/34 "/>
</bind>
</comp>

<comp id="1985" class="1004" name="xor_ln186_fu_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="7"/>
<pin id="1987" dir="0" index="1" bw="1" slack="0"/>
<pin id="1988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln186/34 "/>
</bind>
</comp>

<comp id="1990" class="1004" name="sin_results_sign_3_fu_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="1" slack="0"/>
<pin id="1992" dir="0" index="1" bw="1" slack="0"/>
<pin id="1993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sin_results_sign_3/34 "/>
</bind>
</comp>

<comp id="1996" class="1004" name="select_ln186_fu_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="1" slack="7"/>
<pin id="1998" dir="0" index="1" bw="8" slack="0"/>
<pin id="1999" dir="0" index="2" bw="8" slack="0"/>
<pin id="2000" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/34 "/>
</bind>
</comp>

<comp id="2003" class="1004" name="or_ln186_fu_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="1" slack="7"/>
<pin id="2005" dir="0" index="1" bw="1" slack="0"/>
<pin id="2006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln186/34 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="sin_results_exp_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="1" slack="0"/>
<pin id="2010" dir="0" index="1" bw="8" slack="0"/>
<pin id="2011" dir="0" index="2" bw="8" slack="0"/>
<pin id="2012" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_exp/34 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="select_ln186_5_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="1" slack="7"/>
<pin id="2018" dir="0" index="1" bw="23" slack="0"/>
<pin id="2019" dir="0" index="2" bw="23" slack="0"/>
<pin id="2020" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_5/34 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="sin_results_sig_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="1" slack="0"/>
<pin id="2025" dir="0" index="1" bw="23" slack="0"/>
<pin id="2026" dir="0" index="2" bw="23" slack="0"/>
<pin id="2027" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sig/34 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="cos_results_sign_3_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="1" slack="0"/>
<pin id="2033" dir="0" index="1" bw="1" slack="0"/>
<pin id="2034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cos_results_sign_3/34 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="sin_results_sign_2_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="1" slack="9"/>
<pin id="2039" dir="0" index="1" bw="1" slack="11"/>
<pin id="2040" dir="0" index="2" bw="1" slack="0"/>
<pin id="2041" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sign_2/34 "/>
</bind>
</comp>

<comp id="2043" class="1004" name="sin_results_exp_1_fu_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="1" slack="9"/>
<pin id="2045" dir="0" index="1" bw="8" slack="0"/>
<pin id="2046" dir="0" index="2" bw="8" slack="0"/>
<pin id="2047" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_exp_1/34 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="sin_results_sig_1_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="9"/>
<pin id="2052" dir="0" index="1" bw="23" slack="0"/>
<pin id="2053" dir="0" index="2" bw="23" slack="0"/>
<pin id="2054" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sig_1/34 "/>
</bind>
</comp>

<comp id="2057" class="1004" name="not_and_ln179_fu_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="1" slack="9"/>
<pin id="2059" dir="0" index="1" bw="1" slack="0"/>
<pin id="2060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_and_ln179/34 "/>
</bind>
</comp>

<comp id="2062" class="1004" name="cos_results_sign_2_fu_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="1" slack="0"/>
<pin id="2064" dir="0" index="1" bw="1" slack="0"/>
<pin id="2065" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cos_results_sign_2/34 "/>
</bind>
</comp>

<comp id="2068" class="1004" name="cos_results_exp_1_fu_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="1" slack="9"/>
<pin id="2070" dir="0" index="1" bw="8" slack="0"/>
<pin id="2071" dir="0" index="2" bw="8" slack="0"/>
<pin id="2072" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_exp_1/34 "/>
</bind>
</comp>

<comp id="2075" class="1004" name="empty_505_fu_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="1" slack="9"/>
<pin id="2077" dir="0" index="1" bw="1" slack="7"/>
<pin id="2078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_505/34 "/>
</bind>
</comp>

<comp id="2079" class="1004" name="cos_results_exp_2_fu_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="1" slack="0"/>
<pin id="2081" dir="0" index="1" bw="8" slack="0"/>
<pin id="2082" dir="0" index="2" bw="8" slack="0"/>
<pin id="2083" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_exp_2/34 "/>
</bind>
</comp>

<comp id="2087" class="1004" name="cos_results_sig_1_cast_fu_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="1" slack="0"/>
<pin id="2089" dir="0" index="1" bw="23" slack="0"/>
<pin id="2090" dir="0" index="2" bw="23" slack="0"/>
<pin id="2091" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_sig_1_cast/34 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="cos_results_sig_2_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="1" slack="0"/>
<pin id="2097" dir="0" index="1" bw="23" slack="0"/>
<pin id="2098" dir="0" index="2" bw="23" slack="0"/>
<pin id="2099" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_sig_2/34 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="tmp_1_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="1" slack="0"/>
<pin id="2105" dir="0" index="1" bw="3" slack="0"/>
<pin id="2106" dir="0" index="2" bw="1" slack="0"/>
<pin id="2107" dir="0" index="3" bw="3" slack="0"/>
<pin id="2108" dir="0" index="4" bw="1" slack="0"/>
<pin id="2109" dir="0" index="5" bw="3" slack="0"/>
<pin id="2110" dir="0" index="6" bw="1" slack="0"/>
<pin id="2111" dir="0" index="7" bw="3" slack="0"/>
<pin id="2112" dir="0" index="8" bw="1" slack="0"/>
<pin id="2113" dir="0" index="9" bw="3" slack="0"/>
<pin id="2114" dir="0" index="10" bw="1" slack="0"/>
<pin id="2115" dir="0" index="11" bw="3" slack="0"/>
<pin id="2116" dir="0" index="12" bw="1" slack="0"/>
<pin id="2117" dir="0" index="13" bw="3" slack="0"/>
<pin id="2118" dir="0" index="14" bw="1" slack="0"/>
<pin id="2119" dir="0" index="15" bw="3" slack="0"/>
<pin id="2120" dir="0" index="16" bw="1" slack="0"/>
<pin id="2121" dir="0" index="17" bw="1" slack="0"/>
<pin id="2122" dir="0" index="18" bw="3" slack="8"/>
<pin id="2123" dir="1" index="19" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/34 "/>
</bind>
</comp>

<comp id="2142" class="1004" name="muxLogicRAMAddr_to_in_1_load_fu_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="6" slack="0"/>
<pin id="2144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_1_load/34 "/>
</bind>
</comp>

<comp id="2146" class="1004" name="muxLogicRAMAddr_to_in_3_load_fu_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="6" slack="0"/>
<pin id="2148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_3_load/34 "/>
</bind>
</comp>

<comp id="2150" class="1004" name="muxLogicRAMAddr_to_in_5_load_fu_2150">
<pin_list>
<pin id="2151" dir="0" index="0" bw="6" slack="0"/>
<pin id="2152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_5_load/34 "/>
</bind>
</comp>

<comp id="2154" class="1004" name="muxLogicRAMAddr_to_in_7_load_fu_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="6" slack="0"/>
<pin id="2156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_7_load/34 "/>
</bind>
</comp>

<comp id="2158" class="1004" name="muxLogicRAMAddr_to_in_9_load_fu_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="6" slack="0"/>
<pin id="2160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_9_load/34 "/>
</bind>
</comp>

<comp id="2162" class="1004" name="muxLogicRAMAddr_to_in_11_load_fu_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="6" slack="0"/>
<pin id="2164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_11_load/34 "/>
</bind>
</comp>

<comp id="2166" class="1004" name="muxLogicRAMAddr_to_in_13_load_fu_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="6" slack="0"/>
<pin id="2168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_13_load/34 "/>
</bind>
</comp>

<comp id="2170" class="1004" name="muxLogicRAMAddr_to_in_15_load_fu_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="6" slack="0"/>
<pin id="2172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_15_load/34 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="t_5_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="32" slack="0"/>
<pin id="2176" dir="0" index="1" bw="1" slack="1"/>
<pin id="2177" dir="0" index="2" bw="8" slack="1"/>
<pin id="2178" dir="0" index="3" bw="23" slack="1"/>
<pin id="2179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_5/35 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="t_6_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="32" slack="0"/>
<pin id="2183" dir="0" index="1" bw="1" slack="1"/>
<pin id="2184" dir="0" index="2" bw="8" slack="1"/>
<pin id="2185" dir="0" index="3" bw="23" slack="1"/>
<pin id="2186" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_6/35 "/>
</bind>
</comp>

<comp id="2188" class="1004" name="s_out_fu_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="32" slack="0"/>
<pin id="2190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="s_out/35 "/>
</bind>
</comp>

<comp id="2192" class="1004" name="c_out_fu_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="32" slack="0"/>
<pin id="2194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c_out/35 "/>
</bind>
</comp>

<comp id="2196" class="1004" name="s_out_4_fu_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="1" slack="1"/>
<pin id="2198" dir="0" index="1" bw="32" slack="0"/>
<pin id="2199" dir="0" index="2" bw="32" slack="0"/>
<pin id="2200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_out_4/35 "/>
</bind>
</comp>

<comp id="2203" class="1004" name="c_out_4_fu_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="1" slack="1"/>
<pin id="2205" dir="0" index="1" bw="32" slack="0"/>
<pin id="2206" dir="0" index="2" bw="32" slack="0"/>
<pin id="2207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_out_4/35 "/>
</bind>
</comp>

<comp id="2210" class="1004" name="muxLogicRAMAddr_to_in_0_load_fu_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="6" slack="0"/>
<pin id="2212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_0_load/35 "/>
</bind>
</comp>

<comp id="2214" class="1004" name="muxLogicRAMAddr_to_in_2_load_fu_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="6" slack="0"/>
<pin id="2216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_2_load/35 "/>
</bind>
</comp>

<comp id="2218" class="1004" name="muxLogicRAMAddr_to_in_4_load_fu_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="6" slack="0"/>
<pin id="2220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_4_load/35 "/>
</bind>
</comp>

<comp id="2222" class="1004" name="muxLogicRAMAddr_to_in_6_load_fu_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="6" slack="0"/>
<pin id="2224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_6_load/35 "/>
</bind>
</comp>

<comp id="2226" class="1004" name="muxLogicRAMAddr_to_in_8_load_fu_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="6" slack="0"/>
<pin id="2228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_8_load/35 "/>
</bind>
</comp>

<comp id="2230" class="1004" name="muxLogicRAMAddr_to_in_10_load_fu_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="6" slack="0"/>
<pin id="2232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_10_load/35 "/>
</bind>
</comp>

<comp id="2234" class="1004" name="muxLogicRAMAddr_to_in_12_load_fu_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="6" slack="0"/>
<pin id="2236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_12_load/35 "/>
</bind>
</comp>

<comp id="2238" class="1004" name="muxLogicRAMAddr_to_in_14_load_fu_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="6" slack="0"/>
<pin id="2240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_14_load/35 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="tmp_8_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="32" slack="0"/>
<pin id="2244" dir="0" index="1" bw="4" slack="0"/>
<pin id="2245" dir="0" index="2" bw="32" slack="0"/>
<pin id="2246" dir="0" index="3" bw="4" slack="0"/>
<pin id="2247" dir="0" index="4" bw="32" slack="0"/>
<pin id="2248" dir="0" index="5" bw="4" slack="0"/>
<pin id="2249" dir="0" index="6" bw="32" slack="0"/>
<pin id="2250" dir="0" index="7" bw="4" slack="0"/>
<pin id="2251" dir="0" index="8" bw="32" slack="0"/>
<pin id="2252" dir="0" index="9" bw="4" slack="0"/>
<pin id="2253" dir="0" index="10" bw="32" slack="0"/>
<pin id="2254" dir="0" index="11" bw="4" slack="0"/>
<pin id="2255" dir="0" index="12" bw="32" slack="0"/>
<pin id="2256" dir="0" index="13" bw="4" slack="0"/>
<pin id="2257" dir="0" index="14" bw="32" slack="0"/>
<pin id="2258" dir="0" index="15" bw="4" slack="0"/>
<pin id="2259" dir="0" index="16" bw="32" slack="0"/>
<pin id="2260" dir="0" index="17" bw="32" slack="0"/>
<pin id="2261" dir="0" index="18" bw="4" slack="34"/>
<pin id="2262" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/35 "/>
</bind>
</comp>

<comp id="2281" class="1004" name="muxLogicI0_to_mul7_fu_2281">
<pin_list>
<pin id="2282" dir="0" index="0" bw="32" slack="0"/>
<pin id="2283" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul7/35 "/>
</bind>
</comp>

<comp id="2285" class="1004" name="muxLogicI1_to_mul7_fu_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="32" slack="0"/>
<pin id="2287" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul7/35 "/>
</bind>
</comp>

<comp id="2289" class="1004" name="muxLogicI0_to_mul2_fu_2289">
<pin_list>
<pin id="2290" dir="0" index="0" bw="32" slack="0"/>
<pin id="2291" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul2/35 "/>
</bind>
</comp>

<comp id="2293" class="1004" name="muxLogicI1_to_mul2_fu_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="32" slack="0"/>
<pin id="2295" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul2/35 "/>
</bind>
</comp>

<comp id="2297" class="1004" name="tmp_5_fu_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="32" slack="0"/>
<pin id="2299" dir="0" index="1" bw="4" slack="0"/>
<pin id="2300" dir="0" index="2" bw="32" slack="0"/>
<pin id="2301" dir="0" index="3" bw="4" slack="0"/>
<pin id="2302" dir="0" index="4" bw="32" slack="0"/>
<pin id="2303" dir="0" index="5" bw="4" slack="0"/>
<pin id="2304" dir="0" index="6" bw="32" slack="0"/>
<pin id="2305" dir="0" index="7" bw="4" slack="0"/>
<pin id="2306" dir="0" index="8" bw="32" slack="0"/>
<pin id="2307" dir="0" index="9" bw="4" slack="0"/>
<pin id="2308" dir="0" index="10" bw="32" slack="0"/>
<pin id="2309" dir="0" index="11" bw="4" slack="0"/>
<pin id="2310" dir="0" index="12" bw="32" slack="0"/>
<pin id="2311" dir="0" index="13" bw="4" slack="0"/>
<pin id="2312" dir="0" index="14" bw="32" slack="0"/>
<pin id="2313" dir="0" index="15" bw="4" slack="0"/>
<pin id="2314" dir="0" index="16" bw="32" slack="0"/>
<pin id="2315" dir="0" index="17" bw="32" slack="0"/>
<pin id="2316" dir="0" index="18" bw="4" slack="35"/>
<pin id="2317" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_5/36 "/>
</bind>
</comp>

<comp id="2336" class="1004" name="muxLogicI0_to_sub_fu_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="32" slack="1"/>
<pin id="2338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_sub/37 "/>
</bind>
</comp>

<comp id="2339" class="1004" name="muxLogicI1_to_sub_fu_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="32" slack="2"/>
<pin id="2341" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_sub/37 "/>
</bind>
</comp>

<comp id="2342" class="1004" name="muxLogicI2_to_sub_fu_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="32" slack="1"/>
<pin id="2344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_sub/37 "/>
</bind>
</comp>

<comp id="2345" class="1004" name="muxLogicI0_to_add_fu_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="32" slack="1"/>
<pin id="2347" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_add/37 "/>
</bind>
</comp>

<comp id="2348" class="1004" name="muxLogicI1_to_add_fu_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="32" slack="2"/>
<pin id="2350" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_add/37 "/>
</bind>
</comp>

<comp id="2351" class="1004" name="muxLogicI2_to_add_fu_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="32" slack="1"/>
<pin id="2353" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_add/37 "/>
</bind>
</comp>

<comp id="2354" class="1004" name="zext_ln16_fu_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="7" slack="37"/>
<pin id="2356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/38 "/>
</bind>
</comp>

<comp id="2365" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="7" slack="0"/>
<pin id="2367" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/38 "/>
</bind>
</comp>

<comp id="2369" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2369">
<pin_list>
<pin id="2370" dir="0" index="0" bw="7" slack="0"/>
<pin id="2371" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/38 "/>
</bind>
</comp>

<comp id="2373" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="7" slack="0"/>
<pin id="2375" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/38 "/>
</bind>
</comp>

<comp id="2377" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2377">
<pin_list>
<pin id="2378" dir="0" index="0" bw="7" slack="0"/>
<pin id="2379" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/38 "/>
</bind>
</comp>

<comp id="2381" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="7" slack="0"/>
<pin id="2383" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/38 "/>
</bind>
</comp>

<comp id="2385" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2385">
<pin_list>
<pin id="2386" dir="0" index="0" bw="7" slack="0"/>
<pin id="2387" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/38 "/>
</bind>
</comp>

<comp id="2389" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="7" slack="0"/>
<pin id="2391" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/38 "/>
</bind>
</comp>

<comp id="2393" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="7" slack="0"/>
<pin id="2395" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/38 "/>
</bind>
</comp>

<comp id="2397" class="1005" name="i183_reg_2397">
<pin_list>
<pin id="2398" dir="0" index="0" bw="10" slack="0"/>
<pin id="2399" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i183 "/>
</bind>
</comp>

<comp id="2404" class="1005" name="conv_read_reg_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="32" slack="20"/>
<pin id="2406" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="conv_read "/>
</bind>
</comp>

<comp id="2410" class="1005" name="trunc_ln16_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="4" slack="33"/>
<pin id="2412" dir="1" index="1" bw="4" slack="34"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="2416" class="1005" name="trunc_ln16_2_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="3" slack="37"/>
<pin id="2418" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln16_2 "/>
</bind>
</comp>

<comp id="2420" class="1005" name="lshr_ln_reg_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="7" slack="37"/>
<pin id="2422" dir="1" index="1" bw="7" slack="37"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="2425" class="1005" name="lshr_ln16_1_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="6" slack="33"/>
<pin id="2427" dir="1" index="1" bw="6" slack="33"/>
</pin_list>
<bind>
<opset="lshr_ln16_1 "/>
</bind>
</comp>

<comp id="2430" class="1005" name="head_dim_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="6" slack="1"/>
<pin id="2432" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="head_dim "/>
</bind>
</comp>

<comp id="2435" class="1005" name="icmp_ln16_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="1" slack="37"/>
<pin id="2437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="2439" class="1005" name="zext_ln18_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="32" slack="1"/>
<pin id="2441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="2444" class="1005" name="conv1_reg_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="32" slack="1"/>
<pin id="2446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="2449" class="1005" name="mul_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="32" slack="1"/>
<pin id="2451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="2455" class="1005" name="y_assign_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="32" slack="1"/>
<pin id="2457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="2460" class="1005" name="tmp_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="32" slack="1"/>
<pin id="2462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2466" class="1005" name="val_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="32" slack="1"/>
<pin id="2468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="2471" class="1005" name="din_sign_reg_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="1" slack="11"/>
<pin id="2473" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="din_sign "/>
</bind>
</comp>

<comp id="2477" class="1005" name="din_exp_reg_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="8" slack="2"/>
<pin id="2479" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="din_exp "/>
</bind>
</comp>

<comp id="2484" class="1005" name="din_sig_reg_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="23" slack="2"/>
<pin id="2486" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="din_sig "/>
</bind>
</comp>

<comp id="2490" class="1005" name="closepath_reg_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="1" slack="3"/>
<pin id="2492" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="2496" class="1005" name="ref_4oPi_table_1001_addr_reg_2496">
<pin_list>
<pin id="2497" dir="0" index="0" bw="4" slack="1"/>
<pin id="2498" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_1001_addr "/>
</bind>
</comp>

<comp id="2501" class="1005" name="trunc_ln379_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="4" slack="1"/>
<pin id="2503" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln379 "/>
</bind>
</comp>

<comp id="2506" class="1005" name="Med_reg_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="80" slack="1"/>
<pin id="2508" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med "/>
</bind>
</comp>

<comp id="2512" class="1005" name="zext_ln468_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="80" slack="1"/>
<pin id="2514" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln468 "/>
</bind>
</comp>

<comp id="2517" class="1005" name="and_ln179_reg_2517">
<pin_list>
<pin id="2518" dir="0" index="0" bw="1" slack="8"/>
<pin id="2519" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="and_ln179 "/>
</bind>
</comp>

<comp id="2527" class="1005" name="k_reg_2527">
<pin_list>
<pin id="2528" dir="0" index="0" bw="3" slack="8"/>
<pin id="2529" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2533" class="1005" name="Mx_bits_6_reg_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="58" slack="1"/>
<pin id="2535" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_6 "/>
</bind>
</comp>

<comp id="2538" class="1005" name="tmp_4_reg_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="29" slack="1"/>
<pin id="2540" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2543" class="1005" name="Ex_2_reg_2543">
<pin_list>
<pin id="2544" dir="0" index="0" bw="8" slack="1"/>
<pin id="2545" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ex_2 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="tmp_22_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="1" slack="1"/>
<pin id="2552" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="2556" class="1005" name="tmp_s_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="29" slack="1"/>
<pin id="2558" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2562" class="1005" name="icmp_ln186_reg_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="1" slack="7"/>
<pin id="2564" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="2571" class="1005" name="B_reg_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="22" slack="2"/>
<pin id="2573" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="2577" class="1005" name="A_reg_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="7" slack="1"/>
<pin id="2579" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A "/>
</bind>
</comp>

<comp id="2582" class="1005" name="B_trunc_reg_2582">
<pin_list>
<pin id="2583" dir="0" index="0" bw="15" slack="1"/>
<pin id="2584" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="2587" class="1005" name="cos_K02_addr_reg_2587">
<pin_list>
<pin id="2588" dir="0" index="0" bw="7" slack="1"/>
<pin id="2589" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cos_K02_addr "/>
</bind>
</comp>

<comp id="2592" class="1005" name="cos_K13_addr_reg_2592">
<pin_list>
<pin id="2593" dir="0" index="0" bw="7" slack="1"/>
<pin id="2594" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cos_K13_addr "/>
</bind>
</comp>

<comp id="2597" class="1005" name="tmp_16_reg_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="15" slack="1"/>
<pin id="2599" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2603" class="1005" name="cos_K24_addr_reg_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="7" slack="1"/>
<pin id="2605" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cos_K24_addr "/>
</bind>
</comp>

<comp id="2608" class="1005" name="sin_K05_addr_reg_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="7" slack="1"/>
<pin id="2610" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_K05_addr "/>
</bind>
</comp>

<comp id="2613" class="1005" name="sin_K16_addr_reg_2613">
<pin_list>
<pin id="2614" dir="0" index="0" bw="7" slack="1"/>
<pin id="2615" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_K16_addr "/>
</bind>
</comp>

<comp id="2618" class="1005" name="sin_K27_addr_reg_2618">
<pin_list>
<pin id="2619" dir="0" index="0" bw="7" slack="1"/>
<pin id="2620" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_K27_addr "/>
</bind>
</comp>

<comp id="2623" class="1005" name="trunc_ln8_reg_2623">
<pin_list>
<pin id="2624" dir="0" index="0" bw="27" slack="1"/>
<pin id="2625" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="2628" class="1005" name="tmp_15_reg_2628">
<pin_list>
<pin id="2629" dir="0" index="0" bw="21" slack="1"/>
<pin id="2630" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="2633" class="1005" name="tmp_17_reg_2633">
<pin_list>
<pin id="2634" dir="0" index="0" bw="13" slack="1"/>
<pin id="2635" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="2638" class="1005" name="trunc_ln9_reg_2638">
<pin_list>
<pin id="2639" dir="0" index="0" bw="20" slack="1"/>
<pin id="2640" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="2643" class="1005" name="trunc_ln7_reg_2643">
<pin_list>
<pin id="2644" dir="0" index="0" bw="12" slack="1"/>
<pin id="2645" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="2648" class="1005" name="trunc_ln10_reg_2648">
<pin_list>
<pin id="2649" dir="0" index="0" bw="28" slack="1"/>
<pin id="2650" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="2653" class="1005" name="add_ln75_1_reg_2653">
<pin_list>
<pin id="2654" dir="0" index="0" bw="27" slack="2"/>
<pin id="2655" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="add_ln75_1 "/>
</bind>
</comp>

<comp id="2658" class="1005" name="add_ln80_1_reg_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="28" slack="1"/>
<pin id="2660" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_1 "/>
</bind>
</comp>

<comp id="2663" class="1005" name="zext_ln80_1_reg_2663">
<pin_list>
<pin id="2664" dir="0" index="0" bw="57" slack="1"/>
<pin id="2665" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80_1 "/>
</bind>
</comp>

<comp id="2668" class="1005" name="zext_ln80_reg_2668">
<pin_list>
<pin id="2669" dir="0" index="0" bw="57" slack="1"/>
<pin id="2670" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80 "/>
</bind>
</comp>

<comp id="2673" class="1005" name="cos_result_reg_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="29" slack="1"/>
<pin id="2675" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="cos_result "/>
</bind>
</comp>

<comp id="2678" class="1005" name="trunc_ln276_reg_2678">
<pin_list>
<pin id="2679" dir="0" index="0" bw="13" slack="1"/>
<pin id="2680" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln276 "/>
</bind>
</comp>

<comp id="2683" class="1005" name="c_5_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="32" slack="1"/>
<pin id="2685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_5 "/>
</bind>
</comp>

<comp id="2688" class="1005" name="trunc_ln281_reg_2688">
<pin_list>
<pin id="2689" dir="0" index="0" bw="6" slack="1"/>
<pin id="2690" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281 "/>
</bind>
</comp>

<comp id="2694" class="1005" name="c_6_reg_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="32" slack="1"/>
<pin id="2696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_6 "/>
</bind>
</comp>

<comp id="2699" class="1005" name="trunc_ln281_5_reg_2699">
<pin_list>
<pin id="2700" dir="0" index="0" bw="6" slack="1"/>
<pin id="2701" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281_5 "/>
</bind>
</comp>

<comp id="2705" class="1005" name="c_2_reg_2705">
<pin_list>
<pin id="2706" dir="0" index="0" bw="32" slack="1"/>
<pin id="2707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="2710" class="1005" name="trunc_ln281_6_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="6" slack="1"/>
<pin id="2712" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281_6 "/>
</bind>
</comp>

<comp id="2715" class="1005" name="trunc_ln12_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="27" slack="1"/>
<pin id="2717" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="2720" class="1005" name="icmp_ln306_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="1" slack="1"/>
<pin id="2722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="2725" class="1005" name="zext_ln16_1_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="64" slack="1"/>
<pin id="2727" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_1 "/>
</bind>
</comp>

<comp id="2737" class="1005" name="sin_results_sign_2_reg_2737">
<pin_list>
<pin id="2738" dir="0" index="0" bw="1" slack="1"/>
<pin id="2739" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_sign_2 "/>
</bind>
</comp>

<comp id="2742" class="1005" name="sin_results_exp_1_reg_2742">
<pin_list>
<pin id="2743" dir="0" index="0" bw="8" slack="1"/>
<pin id="2744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_exp_1 "/>
</bind>
</comp>

<comp id="2747" class="1005" name="sin_results_sig_1_reg_2747">
<pin_list>
<pin id="2748" dir="0" index="0" bw="23" slack="1"/>
<pin id="2749" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_sig_1 "/>
</bind>
</comp>

<comp id="2752" class="1005" name="cos_results_sign_2_reg_2752">
<pin_list>
<pin id="2753" dir="0" index="0" bw="1" slack="1"/>
<pin id="2754" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_sign_2 "/>
</bind>
</comp>

<comp id="2757" class="1005" name="cos_results_exp_2_reg_2757">
<pin_list>
<pin id="2758" dir="0" index="0" bw="8" slack="1"/>
<pin id="2759" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_exp_2 "/>
</bind>
</comp>

<comp id="2762" class="1005" name="cos_results_sig_2_reg_2762">
<pin_list>
<pin id="2763" dir="0" index="0" bw="23" slack="1"/>
<pin id="2764" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_sig_2 "/>
</bind>
</comp>

<comp id="2767" class="1005" name="tmp_1_reg_2767">
<pin_list>
<pin id="2768" dir="0" index="0" bw="1" slack="1"/>
<pin id="2769" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2773" class="1005" name="in_1_addr_reg_2773">
<pin_list>
<pin id="2774" dir="0" index="0" bw="6" slack="1"/>
<pin id="2775" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_1_addr "/>
</bind>
</comp>

<comp id="2778" class="1005" name="in_3_addr_reg_2778">
<pin_list>
<pin id="2779" dir="0" index="0" bw="6" slack="1"/>
<pin id="2780" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_3_addr "/>
</bind>
</comp>

<comp id="2783" class="1005" name="in_5_addr_reg_2783">
<pin_list>
<pin id="2784" dir="0" index="0" bw="6" slack="1"/>
<pin id="2785" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_5_addr "/>
</bind>
</comp>

<comp id="2788" class="1005" name="in_7_addr_reg_2788">
<pin_list>
<pin id="2789" dir="0" index="0" bw="6" slack="1"/>
<pin id="2790" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_7_addr "/>
</bind>
</comp>

<comp id="2793" class="1005" name="in_9_addr_reg_2793">
<pin_list>
<pin id="2794" dir="0" index="0" bw="6" slack="1"/>
<pin id="2795" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_9_addr "/>
</bind>
</comp>

<comp id="2798" class="1005" name="in_11_addr_reg_2798">
<pin_list>
<pin id="2799" dir="0" index="0" bw="6" slack="1"/>
<pin id="2800" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_11_addr "/>
</bind>
</comp>

<comp id="2803" class="1005" name="in_13_addr_reg_2803">
<pin_list>
<pin id="2804" dir="0" index="0" bw="6" slack="1"/>
<pin id="2805" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_13_addr "/>
</bind>
</comp>

<comp id="2808" class="1005" name="in_15_addr_reg_2808">
<pin_list>
<pin id="2809" dir="0" index="0" bw="6" slack="1"/>
<pin id="2810" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_15_addr "/>
</bind>
</comp>

<comp id="2813" class="1005" name="s_out_4_reg_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="32" slack="1"/>
<pin id="2815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_out_4 "/>
</bind>
</comp>

<comp id="2820" class="1005" name="c_out_4_reg_2820">
<pin_list>
<pin id="2821" dir="0" index="0" bw="32" slack="1"/>
<pin id="2822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_out_4 "/>
</bind>
</comp>

<comp id="2827" class="1005" name="in_0_addr_reg_2827">
<pin_list>
<pin id="2828" dir="0" index="0" bw="6" slack="1"/>
<pin id="2829" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_0_addr "/>
</bind>
</comp>

<comp id="2832" class="1005" name="in_2_addr_reg_2832">
<pin_list>
<pin id="2833" dir="0" index="0" bw="6" slack="1"/>
<pin id="2834" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_2_addr "/>
</bind>
</comp>

<comp id="2837" class="1005" name="in_4_addr_reg_2837">
<pin_list>
<pin id="2838" dir="0" index="0" bw="6" slack="1"/>
<pin id="2839" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_4_addr "/>
</bind>
</comp>

<comp id="2842" class="1005" name="in_6_addr_reg_2842">
<pin_list>
<pin id="2843" dir="0" index="0" bw="6" slack="1"/>
<pin id="2844" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_6_addr "/>
</bind>
</comp>

<comp id="2847" class="1005" name="in_8_addr_reg_2847">
<pin_list>
<pin id="2848" dir="0" index="0" bw="6" slack="1"/>
<pin id="2849" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_8_addr "/>
</bind>
</comp>

<comp id="2852" class="1005" name="in_10_addr_reg_2852">
<pin_list>
<pin id="2853" dir="0" index="0" bw="6" slack="1"/>
<pin id="2854" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_10_addr "/>
</bind>
</comp>

<comp id="2857" class="1005" name="in_12_addr_reg_2857">
<pin_list>
<pin id="2858" dir="0" index="0" bw="6" slack="1"/>
<pin id="2859" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_12_addr "/>
</bind>
</comp>

<comp id="2862" class="1005" name="in_14_addr_reg_2862">
<pin_list>
<pin id="2863" dir="0" index="0" bw="6" slack="1"/>
<pin id="2864" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_14_addr "/>
</bind>
</comp>

<comp id="2867" class="1005" name="tmp_8_reg_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="32" slack="1"/>
<pin id="2869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2873" class="1005" name="tmp_5_reg_2873">
<pin_list>
<pin id="2874" dir="0" index="0" bw="32" slack="1"/>
<pin id="2875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2881" class="1005" name="mul7_reg_2881">
<pin_list>
<pin id="2882" dir="0" index="0" bw="32" slack="1"/>
<pin id="2883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="2887" class="1005" name="mul2_reg_2887">
<pin_list>
<pin id="2888" dir="0" index="0" bw="32" slack="1"/>
<pin id="2889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="353"><net_src comp="68" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="16" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="128" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="360" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="56" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="128" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="128" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="386" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="128" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="399" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="128" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="128" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="66" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="128" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="438" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="456"><net_src comp="34" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="128" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="36" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="128" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="128" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="40" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="128" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="42" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="128" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="44" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="128" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="46" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="128" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="128" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="451" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="458" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="524"><net_src comp="465" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="530"><net_src comp="472" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="536"><net_src comp="479" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="542"><net_src comp="486" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="548"><net_src comp="493" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="554"><net_src comp="500" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="560"><net_src comp="18" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="128" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="20" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="128" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="22" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="128" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="24" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="128" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="26" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="128" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="28" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="128" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="30" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="128" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="609"><net_src comp="32" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="128" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="616"><net_src comp="555" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="622"><net_src comp="562" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="628"><net_src comp="569" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="634"><net_src comp="576" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="640"><net_src comp="583" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="646"><net_src comp="590" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="652"><net_src comp="597" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="658"><net_src comp="604" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="664"><net_src comp="14" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="128" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="671"><net_src comp="10" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="128" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="6" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="128" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="685"><net_src comp="2" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="128" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="692"><net_src comp="12" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="128" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="8" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="128" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="706"><net_src comp="4" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="128" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="0" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="128" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="720"><net_src comp="673" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="726"><net_src comp="701" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="732"><net_src comp="666" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="738"><net_src comp="694" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="744"><net_src comp="659" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="750"><net_src comp="687" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="756"><net_src comp="680" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="762"><net_src comp="708" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="769"><net_src comp="108" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="50" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="771"><net_src comp="52" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="776"><net_src comp="104" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="106" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="803"><net_src comp="797" pin="4"/><net_sink comp="721" pin=1"/></net>

<net id="804"><net_src comp="797" pin="4"/><net_sink comp="733" pin=1"/></net>

<net id="805"><net_src comp="797" pin="4"/><net_sink comp="745" pin=1"/></net>

<net id="806"><net_src comp="797" pin="4"/><net_sink comp="757" pin=1"/></net>

<net id="807"><net_src comp="320" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="814"><net_src comp="808" pin="4"/><net_sink comp="715" pin=1"/></net>

<net id="815"><net_src comp="808" pin="4"/><net_sink comp="727" pin=1"/></net>

<net id="816"><net_src comp="808" pin="4"/><net_sink comp="739" pin=1"/></net>

<net id="817"><net_src comp="808" pin="4"/><net_sink comp="751" pin=1"/></net>

<net id="818"><net_src comp="318" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="830"><net_src comp="808" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="797" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="82" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="840" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="857"><net_src comp="84" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="840" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="86" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="860"><net_src comp="88" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="867"><net_src comp="90" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="840" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="869"><net_src comp="92" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="870"><net_src comp="88" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="874"><net_src comp="840" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="881"><net_src comp="847" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="94" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="883"><net_src comp="96" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="884"><net_src comp="98" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="889"><net_src comp="840" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="100" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="885" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="102" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="885" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="902" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="909"><net_src comp="902" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="794" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="104" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="106" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="939"><net_src comp="110" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="931" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="112" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="947"><net_src comp="114" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="931" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="116" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="953"><net_src comp="931" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="942" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="118" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="942" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="120" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="971"><net_src comp="954" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="122" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="960" pin="2"/><net_sink comp="966" pin=2"/></net>

<net id="980"><net_src comp="124" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="966" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="92" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="983"><net_src comp="126" pin="0"/><net_sink comp="974" pin=3"/></net>

<net id="987"><net_src comp="974" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="992"><net_src comp="360" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="966" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1004"><net_src comp="367" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1011"><net_src comp="130" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="132" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1019"><net_src comp="134" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="136" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1014" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1032"><net_src comp="1021" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="138" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="140" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="1033" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1038" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1055"><net_src comp="142" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="823" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1057"><net_src comp="144" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1058"><net_src comp="146" pin="0"/><net_sink comp="1049" pin=3"/></net>

<net id="1065"><net_src comp="148" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="823" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1067"><net_src comp="150" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1068"><net_src comp="152" pin="0"/><net_sink comp="1059" pin=3"/></net>

<net id="1074"><net_src comp="94" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1075"><net_src comp="1059" pin="4"/><net_sink comp="1069" pin=2"/></net>

<net id="1079"><net_src comp="1069" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1084"><net_src comp="154" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1049" pin="4"/><net_sink comp="1080" pin=1"/></net>

<net id="1091"><net_src comp="1076" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="1049" pin="4"/><net_sink comp="1086" pin=2"/></net>

<net id="1099"><net_src comp="156" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="1086" pin="3"/><net_sink comp="1094" pin=1"/></net>

<net id="1101"><net_src comp="158" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1106"><net_src comp="160" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="1102" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1113"><net_src comp="138" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1119"><net_src comp="162" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="136" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1126"><net_src comp="164" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="1114" pin="3"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="166" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1132"><net_src comp="1121" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1137"><net_src comp="1129" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1141"><net_src comp="1121" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1146"><net_src comp="1107" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1138" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1153"><net_src comp="168" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="1142" pin="2"/><net_sink comp="1148" pin=1"/></net>

<net id="1155"><net_src comp="126" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1162"><net_src comp="170" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1163"><net_src comp="1133" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1164"><net_src comp="158" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1165"><net_src comp="172" pin="0"/><net_sink comp="1156" pin=3"/></net>

<net id="1170"><net_src comp="174" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1175"><net_src comp="138" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1181"><net_src comp="1171" pin="2"/><net_sink comp="1176" pin=1"/></net>

<net id="1185"><net_src comp="1176" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1193"><net_src comp="1186" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="1182" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="1186" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="1182" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1206"><net_src comp="1189" pin="2"/><net_sink comp="1201" pin=1"/></net>

<net id="1207"><net_src comp="1195" pin="2"/><net_sink comp="1201" pin=2"/></net>

<net id="1211"><net_src comp="1201" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1218"><net_src comp="176" pin="0"/><net_sink comp="1212" pin=0"/></net>

<net id="1219"><net_src comp="1201" pin="3"/><net_sink comp="1212" pin=1"/></net>

<net id="1220"><net_src comp="178" pin="0"/><net_sink comp="1212" pin=2"/></net>

<net id="1221"><net_src comp="180" pin="0"/><net_sink comp="1212" pin=3"/></net>

<net id="1228"><net_src comp="182" pin="0"/><net_sink comp="1222" pin=0"/></net>

<net id="1229"><net_src comp="1201" pin="3"/><net_sink comp="1222" pin=1"/></net>

<net id="1230"><net_src comp="126" pin="0"/><net_sink comp="1222" pin=2"/></net>

<net id="1231"><net_src comp="184" pin="0"/><net_sink comp="1222" pin=3"/></net>

<net id="1238"><net_src comp="1232" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1242"><net_src comp="1232" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1247"><net_src comp="1232" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1232" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1252"><net_src comp="1249" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1255"><net_src comp="1249" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1256"><net_src comp="1249" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1257"><net_src comp="1249" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1261"><net_src comp="373" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="386" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1272"><net_src comp="186" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1273"><net_src comp="1243" pin="2"/><net_sink comp="1266" pin=1"/></net>

<net id="1274"><net_src comp="188" pin="0"/><net_sink comp="1266" pin=2"/></net>

<net id="1275"><net_src comp="158" pin="0"/><net_sink comp="1266" pin=3"/></net>

<net id="1279"><net_src comp="399" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="412" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1287"><net_src comp="425" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1291"><net_src comp="438" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1298"><net_src comp="190" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="380" pin="3"/><net_sink comp="1292" pin=1"/></net>

<net id="1300"><net_src comp="68" pin="0"/><net_sink comp="1292" pin=2"/></net>

<net id="1301"><net_src comp="192" pin="0"/><net_sink comp="1292" pin=3"/></net>

<net id="1308"><net_src comp="393" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="1305" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1316"><net_src comp="1302" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1321"><net_src comp="1305" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="1302" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1329"><net_src comp="194" pin="0"/><net_sink comp="1323" pin=0"/></net>

<net id="1330"><net_src comp="1317" pin="2"/><net_sink comp="1323" pin=1"/></net>

<net id="1331"><net_src comp="116" pin="0"/><net_sink comp="1323" pin=2"/></net>

<net id="1332"><net_src comp="196" pin="0"/><net_sink comp="1323" pin=3"/></net>

<net id="1339"><net_src comp="406" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1343"><net_src comp="1333" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1347"><net_src comp="1336" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1352"><net_src comp="1333" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="1336" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1360"><net_src comp="198" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1361"><net_src comp="1348" pin="2"/><net_sink comp="1354" pin=1"/></net>

<net id="1362"><net_src comp="200" pin="0"/><net_sink comp="1354" pin=2"/></net>

<net id="1363"><net_src comp="180" pin="0"/><net_sink comp="1354" pin=3"/></net>

<net id="1370"><net_src comp="432" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="1364" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1378"><net_src comp="1367" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1383"><net_src comp="1364" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="1367" pin="1"/><net_sink comp="1379" pin=1"/></net>

<net id="1391"><net_src comp="202" pin="0"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="1379" pin="2"/><net_sink comp="1385" pin=1"/></net>

<net id="1393"><net_src comp="116" pin="0"/><net_sink comp="1385" pin=2"/></net>

<net id="1394"><net_src comp="204" pin="0"/><net_sink comp="1385" pin=3"/></net>

<net id="1401"><net_src comp="445" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1405"><net_src comp="1395" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1409"><net_src comp="1398" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1414"><net_src comp="1395" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1415"><net_src comp="1398" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="1422"><net_src comp="206" pin="0"/><net_sink comp="1416" pin=0"/></net>

<net id="1423"><net_src comp="1410" pin="2"/><net_sink comp="1416" pin=1"/></net>

<net id="1424"><net_src comp="200" pin="0"/><net_sink comp="1416" pin=2"/></net>

<net id="1425"><net_src comp="192" pin="0"/><net_sink comp="1416" pin=3"/></net>

<net id="1432"><net_src comp="208" pin="0"/><net_sink comp="1426" pin=0"/></net>

<net id="1433"><net_src comp="419" pin="3"/><net_sink comp="1426" pin=1"/></net>

<net id="1434"><net_src comp="68" pin="0"/><net_sink comp="1426" pin=2"/></net>

<net id="1435"><net_src comp="180" pin="0"/><net_sink comp="1426" pin=3"/></net>

<net id="1446"><net_src comp="1439" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1451"><net_src comp="1442" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="1436" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="1463"><net_src comp="1453" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1464"><net_src comp="1456" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="1468"><net_src comp="1459" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1473"><net_src comp="1465" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1477"><net_src comp="1474" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1481"><net_src comp="1478" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1485"><net_src comp="1474" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1489"><net_src comp="1478" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1497"><net_src comp="210" pin="0"/><net_sink comp="1493" pin=0"/></net>

<net id="1498"><net_src comp="1490" pin="1"/><net_sink comp="1493" pin=1"/></net>

<net id="1505"><net_src comp="212" pin="0"/><net_sink comp="1499" pin=0"/></net>

<net id="1506"><net_src comp="819" pin="2"/><net_sink comp="1499" pin=1"/></net>

<net id="1507"><net_src comp="158" pin="0"/><net_sink comp="1499" pin=2"/></net>

<net id="1508"><net_src comp="214" pin="0"/><net_sink comp="1499" pin=3"/></net>

<net id="1514"><net_src comp="216" pin="0"/><net_sink comp="1509" pin=0"/></net>

<net id="1515"><net_src comp="1493" pin="2"/><net_sink comp="1509" pin=1"/></net>

<net id="1516"><net_src comp="218" pin="0"/><net_sink comp="1509" pin=2"/></net>

<net id="1522"><net_src comp="220" pin="0"/><net_sink comp="1517" pin=0"/></net>

<net id="1523"><net_src comp="1509" pin="3"/><net_sink comp="1517" pin=1"/></net>

<net id="1524"><net_src comp="222" pin="0"/><net_sink comp="1517" pin=2"/></net>

<net id="1528"><net_src comp="1493" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1534"><net_src comp="224" pin="0"/><net_sink comp="1529" pin=0"/></net>

<net id="1535"><net_src comp="1517" pin="3"/><net_sink comp="1529" pin=1"/></net>

<net id="1536"><net_src comp="166" pin="0"/><net_sink comp="1529" pin=2"/></net>

<net id="1540"><net_src comp="1529" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1547"><net_src comp="226" pin="0"/><net_sink comp="1541" pin=0"/></net>

<net id="1548"><net_src comp="819" pin="2"/><net_sink comp="1541" pin=1"/></net>

<net id="1549"><net_src comp="204" pin="0"/><net_sink comp="1541" pin=2"/></net>

<net id="1550"><net_src comp="214" pin="0"/><net_sink comp="1541" pin=3"/></net>

<net id="1556"><net_src comp="228" pin="0"/><net_sink comp="1551" pin=0"/></net>

<net id="1557"><net_src comp="1541" pin="4"/><net_sink comp="1551" pin=1"/></net>

<net id="1558"><net_src comp="222" pin="0"/><net_sink comp="1551" pin=2"/></net>

<net id="1562"><net_src comp="1551" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1569"><net_src comp="230" pin="0"/><net_sink comp="1563" pin=0"/></net>

<net id="1570"><net_src comp="819" pin="2"/><net_sink comp="1563" pin=1"/></net>

<net id="1571"><net_src comp="158" pin="0"/><net_sink comp="1563" pin=2"/></net>

<net id="1572"><net_src comp="232" pin="0"/><net_sink comp="1563" pin=3"/></net>

<net id="1578"><net_src comp="234" pin="0"/><net_sink comp="1573" pin=0"/></net>

<net id="1579"><net_src comp="1563" pin="4"/><net_sink comp="1573" pin=1"/></net>

<net id="1580"><net_src comp="236" pin="0"/><net_sink comp="1573" pin=2"/></net>

<net id="1586"><net_src comp="224" pin="0"/><net_sink comp="1581" pin=0"/></net>

<net id="1587"><net_src comp="1559" pin="1"/><net_sink comp="1581" pin=1"/></net>

<net id="1588"><net_src comp="166" pin="0"/><net_sink comp="1581" pin=2"/></net>

<net id="1592"><net_src comp="1581" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1598"><net_src comp="224" pin="0"/><net_sink comp="1593" pin=0"/></net>

<net id="1599"><net_src comp="1573" pin="3"/><net_sink comp="1593" pin=1"/></net>

<net id="1600"><net_src comp="166" pin="0"/><net_sink comp="1593" pin=2"/></net>

<net id="1604"><net_src comp="1593" pin="3"/><net_sink comp="1601" pin=0"/></net>

<net id="1611"><net_src comp="238" pin="0"/><net_sink comp="1605" pin=0"/></net>

<net id="1612"><net_src comp="819" pin="2"/><net_sink comp="1605" pin=1"/></net>

<net id="1613"><net_src comp="158" pin="0"/><net_sink comp="1605" pin=2"/></net>

<net id="1614"><net_src comp="240" pin="0"/><net_sink comp="1605" pin=3"/></net>

<net id="1619"><net_src comp="1499" pin="4"/><net_sink comp="1615" pin=0"/></net>

<net id="1620"><net_src comp="242" pin="0"/><net_sink comp="1615" pin=1"/></net>

<net id="1624"><net_src comp="1621" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1626"><net_src comp="1621" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1627"><net_src comp="1621" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1628"><net_src comp="1621" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1629"><net_src comp="1621" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1630"><net_src comp="1621" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1631"><net_src comp="1621" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1637"><net_src comp="234" pin="0"/><net_sink comp="1632" pin=0"/></net>

<net id="1638"><net_src comp="236" pin="0"/><net_sink comp="1632" pin=2"/></net>

<net id="1644"><net_src comp="224" pin="0"/><net_sink comp="1639" pin=0"/></net>

<net id="1645"><net_src comp="1632" pin="3"/><net_sink comp="1639" pin=1"/></net>

<net id="1646"><net_src comp="166" pin="0"/><net_sink comp="1639" pin=2"/></net>

<net id="1650"><net_src comp="1639" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1658"><net_src comp="1651" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1662"><net_src comp="1654" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1667"><net_src comp="244" pin="0"/><net_sink comp="1663" pin=1"/></net>

<net id="1672"><net_src comp="1647" pin="1"/><net_sink comp="1668" pin=0"/></net>

<net id="1673"><net_src comp="244" pin="0"/><net_sink comp="1668" pin=1"/></net>

<net id="1677"><net_src comp="1659" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1682"><net_src comp="1674" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="1683"><net_src comp="1639" pin="3"/><net_sink comp="1678" pin=1"/></net>

<net id="1689"><net_src comp="1663" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1690"><net_src comp="1668" pin="2"/><net_sink comp="1684" pin=1"/></net>

<net id="1694"><net_src comp="1684" pin="3"/><net_sink comp="1691" pin=0"/></net>

<net id="1699"><net_src comp="1691" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1700"><net_src comp="246" pin="0"/><net_sink comp="1695" pin=1"/></net>

<net id="1704"><net_src comp="1695" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1711"><net_src comp="248" pin="0"/><net_sink comp="1705" pin=0"/></net>

<net id="1712"><net_src comp="1678" pin="2"/><net_sink comp="1705" pin=1"/></net>

<net id="1713"><net_src comp="250" pin="0"/><net_sink comp="1705" pin=2"/></net>

<net id="1714"><net_src comp="192" pin="0"/><net_sink comp="1705" pin=3"/></net>

<net id="1721"><net_src comp="248" pin="0"/><net_sink comp="1715" pin=0"/></net>

<net id="1722"><net_src comp="1654" pin="2"/><net_sink comp="1715" pin=1"/></net>

<net id="1723"><net_src comp="250" pin="0"/><net_sink comp="1715" pin=2"/></net>

<net id="1724"><net_src comp="192" pin="0"/><net_sink comp="1715" pin=3"/></net>

<net id="1730"><net_src comp="1663" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1731"><net_src comp="1705" pin="4"/><net_sink comp="1725" pin=1"/></net>

<net id="1732"><net_src comp="1715" pin="4"/><net_sink comp="1725" pin=2"/></net>

<net id="1743"><net_src comp="1736" pin="1"/><net_sink comp="1739" pin=0"/></net>

<net id="1747"><net_src comp="1739" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1752"><net_src comp="244" pin="0"/><net_sink comp="1748" pin=1"/></net>

<net id="1757"><net_src comp="244" pin="0"/><net_sink comp="1753" pin=1"/></net>

<net id="1761"><net_src comp="1744" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1766"><net_src comp="1758" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1772"><net_src comp="1748" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1773"><net_src comp="1753" pin="2"/><net_sink comp="1767" pin=1"/></net>

<net id="1777"><net_src comp="1767" pin="3"/><net_sink comp="1774" pin=0"/></net>

<net id="1782"><net_src comp="1733" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="1783"><net_src comp="252" pin="0"/><net_sink comp="1778" pin=1"/></net>

<net id="1788"><net_src comp="1778" pin="2"/><net_sink comp="1784" pin=0"/></net>

<net id="1789"><net_src comp="1774" pin="1"/><net_sink comp="1784" pin=1"/></net>

<net id="1795"><net_src comp="254" pin="0"/><net_sink comp="1790" pin=0"/></net>

<net id="1796"><net_src comp="1784" pin="2"/><net_sink comp="1790" pin=1"/></net>

<net id="1797"><net_src comp="256" pin="0"/><net_sink comp="1790" pin=2"/></net>

<net id="1802"><net_src comp="1790" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1806"><net_src comp="1784" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1813"><net_src comp="248" pin="0"/><net_sink comp="1807" pin=0"/></net>

<net id="1814"><net_src comp="1762" pin="2"/><net_sink comp="1807" pin=1"/></net>

<net id="1815"><net_src comp="250" pin="0"/><net_sink comp="1807" pin=2"/></net>

<net id="1816"><net_src comp="192" pin="0"/><net_sink comp="1807" pin=3"/></net>

<net id="1823"><net_src comp="248" pin="0"/><net_sink comp="1817" pin=0"/></net>

<net id="1824"><net_src comp="1739" pin="2"/><net_sink comp="1817" pin=1"/></net>

<net id="1825"><net_src comp="250" pin="0"/><net_sink comp="1817" pin=2"/></net>

<net id="1826"><net_src comp="192" pin="0"/><net_sink comp="1817" pin=3"/></net>

<net id="1832"><net_src comp="1748" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1833"><net_src comp="1807" pin="4"/><net_sink comp="1827" pin=1"/></net>

<net id="1834"><net_src comp="1817" pin="4"/><net_sink comp="1827" pin=2"/></net>

<net id="1840"><net_src comp="258" pin="0"/><net_sink comp="1835" pin=0"/></net>

<net id="1878"><net_src comp="260" pin="0"/><net_sink comp="1841" pin=0"/></net>

<net id="1879"><net_src comp="262" pin="0"/><net_sink comp="1841" pin=1"/></net>

<net id="1880"><net_src comp="166" pin="0"/><net_sink comp="1841" pin=2"/></net>

<net id="1881"><net_src comp="264" pin="0"/><net_sink comp="1841" pin=3"/></net>

<net id="1882"><net_src comp="166" pin="0"/><net_sink comp="1841" pin=4"/></net>

<net id="1883"><net_src comp="266" pin="0"/><net_sink comp="1841" pin=5"/></net>

<net id="1884"><net_src comp="136" pin="0"/><net_sink comp="1841" pin=6"/></net>

<net id="1885"><net_src comp="268" pin="0"/><net_sink comp="1841" pin=7"/></net>

<net id="1886"><net_src comp="166" pin="0"/><net_sink comp="1841" pin=8"/></net>

<net id="1887"><net_src comp="270" pin="0"/><net_sink comp="1841" pin=9"/></net>

<net id="1888"><net_src comp="136" pin="0"/><net_sink comp="1841" pin=10"/></net>

<net id="1889"><net_src comp="272" pin="0"/><net_sink comp="1841" pin=11"/></net>

<net id="1890"><net_src comp="136" pin="0"/><net_sink comp="1841" pin=12"/></net>

<net id="1891"><net_src comp="274" pin="0"/><net_sink comp="1841" pin=13"/></net>

<net id="1892"><net_src comp="166" pin="0"/><net_sink comp="1841" pin=14"/></net>

<net id="1893"><net_src comp="276" pin="0"/><net_sink comp="1841" pin=15"/></net>

<net id="1894"><net_src comp="136" pin="0"/><net_sink comp="1841" pin=16"/></net>

<net id="1895"><net_src comp="278" pin="0"/><net_sink comp="1841" pin=17"/></net>

<net id="1896"><net_src comp="136" pin="0"/><net_sink comp="1841" pin=18"/></net>

<net id="1897"><net_src comp="280" pin="0"/><net_sink comp="1841" pin=19"/></net>

<net id="1898"><net_src comp="166" pin="0"/><net_sink comp="1841" pin=20"/></net>

<net id="1899"><net_src comp="282" pin="0"/><net_sink comp="1841" pin=21"/></net>

<net id="1900"><net_src comp="136" pin="0"/><net_sink comp="1841" pin=22"/></net>

<net id="1901"><net_src comp="284" pin="0"/><net_sink comp="1841" pin=23"/></net>

<net id="1902"><net_src comp="136" pin="0"/><net_sink comp="1841" pin=24"/></net>

<net id="1903"><net_src comp="286" pin="0"/><net_sink comp="1841" pin=25"/></net>

<net id="1904"><net_src comp="166" pin="0"/><net_sink comp="1841" pin=26"/></net>

<net id="1905"><net_src comp="288" pin="0"/><net_sink comp="1841" pin=27"/></net>

<net id="1906"><net_src comp="136" pin="0"/><net_sink comp="1841" pin=28"/></net>

<net id="1907"><net_src comp="290" pin="0"/><net_sink comp="1841" pin=29"/></net>

<net id="1908"><net_src comp="166" pin="0"/><net_sink comp="1841" pin=30"/></net>

<net id="1909"><net_src comp="292" pin="0"/><net_sink comp="1841" pin=31"/></net>

<net id="1910"><net_src comp="166" pin="0"/><net_sink comp="1841" pin=32"/></net>

<net id="1911"><net_src comp="294" pin="0"/><net_sink comp="1841" pin=33"/></net>

<net id="1912"><net_src comp="1835" pin="3"/><net_sink comp="1841" pin=34"/></net>

<net id="1950"><net_src comp="260" pin="0"/><net_sink comp="1913" pin=0"/></net>

<net id="1951"><net_src comp="262" pin="0"/><net_sink comp="1913" pin=1"/></net>

<net id="1952"><net_src comp="166" pin="0"/><net_sink comp="1913" pin=2"/></net>

<net id="1953"><net_src comp="264" pin="0"/><net_sink comp="1913" pin=3"/></net>

<net id="1954"><net_src comp="166" pin="0"/><net_sink comp="1913" pin=4"/></net>

<net id="1955"><net_src comp="266" pin="0"/><net_sink comp="1913" pin=5"/></net>

<net id="1956"><net_src comp="166" pin="0"/><net_sink comp="1913" pin=6"/></net>

<net id="1957"><net_src comp="268" pin="0"/><net_sink comp="1913" pin=7"/></net>

<net id="1958"><net_src comp="136" pin="0"/><net_sink comp="1913" pin=8"/></net>

<net id="1959"><net_src comp="270" pin="0"/><net_sink comp="1913" pin=9"/></net>

<net id="1960"><net_src comp="136" pin="0"/><net_sink comp="1913" pin=10"/></net>

<net id="1961"><net_src comp="272" pin="0"/><net_sink comp="1913" pin=11"/></net>

<net id="1962"><net_src comp="136" pin="0"/><net_sink comp="1913" pin=12"/></net>

<net id="1963"><net_src comp="274" pin="0"/><net_sink comp="1913" pin=13"/></net>

<net id="1964"><net_src comp="136" pin="0"/><net_sink comp="1913" pin=14"/></net>

<net id="1965"><net_src comp="276" pin="0"/><net_sink comp="1913" pin=15"/></net>

<net id="1966"><net_src comp="166" pin="0"/><net_sink comp="1913" pin=16"/></net>

<net id="1967"><net_src comp="278" pin="0"/><net_sink comp="1913" pin=17"/></net>

<net id="1968"><net_src comp="166" pin="0"/><net_sink comp="1913" pin=18"/></net>

<net id="1969"><net_src comp="280" pin="0"/><net_sink comp="1913" pin=19"/></net>

<net id="1970"><net_src comp="136" pin="0"/><net_sink comp="1913" pin=20"/></net>

<net id="1971"><net_src comp="282" pin="0"/><net_sink comp="1913" pin=21"/></net>

<net id="1972"><net_src comp="136" pin="0"/><net_sink comp="1913" pin=22"/></net>

<net id="1973"><net_src comp="284" pin="0"/><net_sink comp="1913" pin=23"/></net>

<net id="1974"><net_src comp="136" pin="0"/><net_sink comp="1913" pin=24"/></net>

<net id="1975"><net_src comp="286" pin="0"/><net_sink comp="1913" pin=25"/></net>

<net id="1976"><net_src comp="136" pin="0"/><net_sink comp="1913" pin=26"/></net>

<net id="1977"><net_src comp="288" pin="0"/><net_sink comp="1913" pin=27"/></net>

<net id="1978"><net_src comp="166" pin="0"/><net_sink comp="1913" pin=28"/></net>

<net id="1979"><net_src comp="290" pin="0"/><net_sink comp="1913" pin=29"/></net>

<net id="1980"><net_src comp="166" pin="0"/><net_sink comp="1913" pin=30"/></net>

<net id="1981"><net_src comp="292" pin="0"/><net_sink comp="1913" pin=31"/></net>

<net id="1982"><net_src comp="166" pin="0"/><net_sink comp="1913" pin=32"/></net>

<net id="1983"><net_src comp="294" pin="0"/><net_sink comp="1913" pin=33"/></net>

<net id="1984"><net_src comp="1835" pin="3"/><net_sink comp="1913" pin=34"/></net>

<net id="1989"><net_src comp="136" pin="0"/><net_sink comp="1985" pin=1"/></net>

<net id="1994"><net_src comp="1841" pin="35"/><net_sink comp="1990" pin=0"/></net>

<net id="1995"><net_src comp="1985" pin="2"/><net_sink comp="1990" pin=1"/></net>

<net id="2001"><net_src comp="174" pin="0"/><net_sink comp="1996" pin=1"/></net>

<net id="2002"><net_src comp="138" pin="0"/><net_sink comp="1996" pin=2"/></net>

<net id="2007"><net_src comp="1798" pin="2"/><net_sink comp="2003" pin=1"/></net>

<net id="2013"><net_src comp="2003" pin="2"/><net_sink comp="2008" pin=0"/></net>

<net id="2014"><net_src comp="1996" pin="3"/><net_sink comp="2008" pin=1"/></net>

<net id="2015"><net_src comp="1803" pin="1"/><net_sink comp="2008" pin=2"/></net>

<net id="2021"><net_src comp="296" pin="0"/><net_sink comp="2016" pin=1"/></net>

<net id="2022"><net_src comp="140" pin="0"/><net_sink comp="2016" pin=2"/></net>

<net id="2028"><net_src comp="2003" pin="2"/><net_sink comp="2023" pin=0"/></net>

<net id="2029"><net_src comp="2016" pin="3"/><net_sink comp="2023" pin=1"/></net>

<net id="2030"><net_src comp="1827" pin="3"/><net_sink comp="2023" pin=2"/></net>

<net id="2035"><net_src comp="1913" pin="35"/><net_sink comp="2031" pin=0"/></net>

<net id="2036"><net_src comp="1985" pin="2"/><net_sink comp="2031" pin=1"/></net>

<net id="2042"><net_src comp="1990" pin="2"/><net_sink comp="2037" pin=2"/></net>

<net id="2048"><net_src comp="138" pin="0"/><net_sink comp="2043" pin=1"/></net>

<net id="2049"><net_src comp="2008" pin="3"/><net_sink comp="2043" pin=2"/></net>

<net id="2055"><net_src comp="140" pin="0"/><net_sink comp="2050" pin=1"/></net>

<net id="2056"><net_src comp="2023" pin="3"/><net_sink comp="2050" pin=2"/></net>

<net id="2061"><net_src comp="136" pin="0"/><net_sink comp="2057" pin=1"/></net>

<net id="2066"><net_src comp="2031" pin="2"/><net_sink comp="2062" pin=0"/></net>

<net id="2067"><net_src comp="2057" pin="2"/><net_sink comp="2062" pin=1"/></net>

<net id="2073"><net_src comp="298" pin="0"/><net_sink comp="2068" pin=1"/></net>

<net id="2074"><net_src comp="174" pin="0"/><net_sink comp="2068" pin=2"/></net>

<net id="2084"><net_src comp="2075" pin="2"/><net_sink comp="2079" pin=0"/></net>

<net id="2085"><net_src comp="2068" pin="3"/><net_sink comp="2079" pin=1"/></net>

<net id="2086"><net_src comp="1701" pin="1"/><net_sink comp="2079" pin=2"/></net>

<net id="2092"><net_src comp="2057" pin="2"/><net_sink comp="2087" pin=0"/></net>

<net id="2093"><net_src comp="296" pin="0"/><net_sink comp="2087" pin=1"/></net>

<net id="2094"><net_src comp="140" pin="0"/><net_sink comp="2087" pin=2"/></net>

<net id="2100"><net_src comp="2075" pin="2"/><net_sink comp="2095" pin=0"/></net>

<net id="2101"><net_src comp="2087" pin="3"/><net_sink comp="2095" pin=1"/></net>

<net id="2102"><net_src comp="1725" pin="3"/><net_sink comp="2095" pin=2"/></net>

<net id="2124"><net_src comp="300" pin="0"/><net_sink comp="2103" pin=0"/></net>

<net id="2125"><net_src comp="94" pin="0"/><net_sink comp="2103" pin=1"/></net>

<net id="2126"><net_src comp="166" pin="0"/><net_sink comp="2103" pin=2"/></net>

<net id="2127"><net_src comp="302" pin="0"/><net_sink comp="2103" pin=3"/></net>

<net id="2128"><net_src comp="136" pin="0"/><net_sink comp="2103" pin=4"/></net>

<net id="2129"><net_src comp="96" pin="0"/><net_sink comp="2103" pin=5"/></net>

<net id="2130"><net_src comp="136" pin="0"/><net_sink comp="2103" pin=6"/></net>

<net id="2131"><net_src comp="304" pin="0"/><net_sink comp="2103" pin=7"/></net>

<net id="2132"><net_src comp="166" pin="0"/><net_sink comp="2103" pin=8"/></net>

<net id="2133"><net_src comp="98" pin="0"/><net_sink comp="2103" pin=9"/></net>

<net id="2134"><net_src comp="166" pin="0"/><net_sink comp="2103" pin=10"/></net>

<net id="2135"><net_src comp="306" pin="0"/><net_sink comp="2103" pin=11"/></net>

<net id="2136"><net_src comp="136" pin="0"/><net_sink comp="2103" pin=12"/></net>

<net id="2137"><net_src comp="308" pin="0"/><net_sink comp="2103" pin=13"/></net>

<net id="2138"><net_src comp="136" pin="0"/><net_sink comp="2103" pin=14"/></net>

<net id="2139"><net_src comp="310" pin="0"/><net_sink comp="2103" pin=15"/></net>

<net id="2140"><net_src comp="166" pin="0"/><net_sink comp="2103" pin=16"/></net>

<net id="2141"><net_src comp="294" pin="0"/><net_sink comp="2103" pin=17"/></net>

<net id="2145"><net_src comp="451" pin="3"/><net_sink comp="2142" pin=0"/></net>

<net id="2149"><net_src comp="458" pin="3"/><net_sink comp="2146" pin=0"/></net>

<net id="2153"><net_src comp="465" pin="3"/><net_sink comp="2150" pin=0"/></net>

<net id="2157"><net_src comp="472" pin="3"/><net_sink comp="2154" pin=0"/></net>

<net id="2161"><net_src comp="479" pin="3"/><net_sink comp="2158" pin=0"/></net>

<net id="2165"><net_src comp="486" pin="3"/><net_sink comp="2162" pin=0"/></net>

<net id="2169"><net_src comp="493" pin="3"/><net_sink comp="2166" pin=0"/></net>

<net id="2173"><net_src comp="500" pin="3"/><net_sink comp="2170" pin=0"/></net>

<net id="2180"><net_src comp="312" pin="0"/><net_sink comp="2174" pin=0"/></net>

<net id="2187"><net_src comp="312" pin="0"/><net_sink comp="2181" pin=0"/></net>

<net id="2191"><net_src comp="2174" pin="4"/><net_sink comp="2188" pin=0"/></net>

<net id="2195"><net_src comp="2181" pin="4"/><net_sink comp="2192" pin=0"/></net>

<net id="2201"><net_src comp="2188" pin="1"/><net_sink comp="2196" pin=1"/></net>

<net id="2202"><net_src comp="2192" pin="1"/><net_sink comp="2196" pin=2"/></net>

<net id="2208"><net_src comp="2192" pin="1"/><net_sink comp="2203" pin=1"/></net>

<net id="2209"><net_src comp="2188" pin="1"/><net_sink comp="2203" pin=2"/></net>

<net id="2213"><net_src comp="555" pin="3"/><net_sink comp="2210" pin=0"/></net>

<net id="2217"><net_src comp="562" pin="3"/><net_sink comp="2214" pin=0"/></net>

<net id="2221"><net_src comp="569" pin="3"/><net_sink comp="2218" pin=0"/></net>

<net id="2225"><net_src comp="576" pin="3"/><net_sink comp="2222" pin=0"/></net>

<net id="2229"><net_src comp="583" pin="3"/><net_sink comp="2226" pin=0"/></net>

<net id="2233"><net_src comp="590" pin="3"/><net_sink comp="2230" pin=0"/></net>

<net id="2237"><net_src comp="597" pin="3"/><net_sink comp="2234" pin=0"/></net>

<net id="2241"><net_src comp="604" pin="3"/><net_sink comp="2238" pin=0"/></net>

<net id="2263"><net_src comp="314" pin="0"/><net_sink comp="2242" pin=0"/></net>

<net id="2264"><net_src comp="262" pin="0"/><net_sink comp="2242" pin=1"/></net>

<net id="2265"><net_src comp="507" pin="3"/><net_sink comp="2242" pin=2"/></net>

<net id="2266"><net_src comp="266" pin="0"/><net_sink comp="2242" pin=3"/></net>

<net id="2267"><net_src comp="513" pin="3"/><net_sink comp="2242" pin=4"/></net>

<net id="2268"><net_src comp="270" pin="0"/><net_sink comp="2242" pin=5"/></net>

<net id="2269"><net_src comp="519" pin="3"/><net_sink comp="2242" pin=6"/></net>

<net id="2270"><net_src comp="274" pin="0"/><net_sink comp="2242" pin=7"/></net>

<net id="2271"><net_src comp="525" pin="3"/><net_sink comp="2242" pin=8"/></net>

<net id="2272"><net_src comp="278" pin="0"/><net_sink comp="2242" pin=9"/></net>

<net id="2273"><net_src comp="531" pin="3"/><net_sink comp="2242" pin=10"/></net>

<net id="2274"><net_src comp="282" pin="0"/><net_sink comp="2242" pin=11"/></net>

<net id="2275"><net_src comp="537" pin="3"/><net_sink comp="2242" pin=12"/></net>

<net id="2276"><net_src comp="286" pin="0"/><net_sink comp="2242" pin=13"/></net>

<net id="2277"><net_src comp="543" pin="3"/><net_sink comp="2242" pin=14"/></net>

<net id="2278"><net_src comp="290" pin="0"/><net_sink comp="2242" pin=15"/></net>

<net id="2279"><net_src comp="549" pin="3"/><net_sink comp="2242" pin=16"/></net>

<net id="2280"><net_src comp="316" pin="0"/><net_sink comp="2242" pin=17"/></net>

<net id="2284"><net_src comp="2242" pin="19"/><net_sink comp="2281" pin=0"/></net>

<net id="2288"><net_src comp="2196" pin="3"/><net_sink comp="2285" pin=0"/></net>

<net id="2292"><net_src comp="2242" pin="19"/><net_sink comp="2289" pin=0"/></net>

<net id="2296"><net_src comp="2203" pin="3"/><net_sink comp="2293" pin=0"/></net>

<net id="2318"><net_src comp="314" pin="0"/><net_sink comp="2297" pin=0"/></net>

<net id="2319"><net_src comp="262" pin="0"/><net_sink comp="2297" pin=1"/></net>

<net id="2320"><net_src comp="611" pin="3"/><net_sink comp="2297" pin=2"/></net>

<net id="2321"><net_src comp="266" pin="0"/><net_sink comp="2297" pin=3"/></net>

<net id="2322"><net_src comp="617" pin="3"/><net_sink comp="2297" pin=4"/></net>

<net id="2323"><net_src comp="270" pin="0"/><net_sink comp="2297" pin=5"/></net>

<net id="2324"><net_src comp="623" pin="3"/><net_sink comp="2297" pin=6"/></net>

<net id="2325"><net_src comp="274" pin="0"/><net_sink comp="2297" pin=7"/></net>

<net id="2326"><net_src comp="629" pin="3"/><net_sink comp="2297" pin=8"/></net>

<net id="2327"><net_src comp="278" pin="0"/><net_sink comp="2297" pin=9"/></net>

<net id="2328"><net_src comp="635" pin="3"/><net_sink comp="2297" pin=10"/></net>

<net id="2329"><net_src comp="282" pin="0"/><net_sink comp="2297" pin=11"/></net>

<net id="2330"><net_src comp="641" pin="3"/><net_sink comp="2297" pin=12"/></net>

<net id="2331"><net_src comp="286" pin="0"/><net_sink comp="2297" pin=13"/></net>

<net id="2332"><net_src comp="647" pin="3"/><net_sink comp="2297" pin=14"/></net>

<net id="2333"><net_src comp="290" pin="0"/><net_sink comp="2297" pin=15"/></net>

<net id="2334"><net_src comp="653" pin="3"/><net_sink comp="2297" pin=16"/></net>

<net id="2335"><net_src comp="316" pin="0"/><net_sink comp="2297" pin=17"/></net>

<net id="2357"><net_src comp="2354" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="2359"><net_src comp="2354" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="2360"><net_src comp="2354" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="2361"><net_src comp="2354" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="2362"><net_src comp="2354" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="2363"><net_src comp="2354" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="2364"><net_src comp="2354" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="2368"><net_src comp="673" pin="3"/><net_sink comp="2365" pin=0"/></net>

<net id="2372"><net_src comp="701" pin="3"/><net_sink comp="2369" pin=0"/></net>

<net id="2376"><net_src comp="666" pin="3"/><net_sink comp="2373" pin=0"/></net>

<net id="2380"><net_src comp="694" pin="3"/><net_sink comp="2377" pin=0"/></net>

<net id="2384"><net_src comp="659" pin="3"/><net_sink comp="2381" pin=0"/></net>

<net id="2388"><net_src comp="687" pin="3"/><net_sink comp="2385" pin=0"/></net>

<net id="2392"><net_src comp="680" pin="3"/><net_sink comp="2389" pin=0"/></net>

<net id="2396"><net_src comp="708" pin="3"/><net_sink comp="2393" pin=0"/></net>

<net id="2400"><net_src comp="350" pin="1"/><net_sink comp="2397" pin=0"/></net>

<net id="2401"><net_src comp="2397" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="2402"><net_src comp="2397" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="2403"><net_src comp="2397" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="2407"><net_src comp="354" pin="2"/><net_sink comp="2404" pin=0"/></net>

<net id="2408"><net_src comp="2404" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="2409"><net_src comp="2404" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="2413"><net_src comp="843" pin="1"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="2242" pin=18"/></net>

<net id="2415"><net_src comp="2410" pin="1"/><net_sink comp="2297" pin=18"/></net>

<net id="2419"><net_src comp="847" pin="1"/><net_sink comp="2416" pin=0"/></net>

<net id="2423"><net_src comp="851" pin="4"/><net_sink comp="2420" pin=0"/></net>

<net id="2424"><net_src comp="2420" pin="1"/><net_sink comp="2354" pin=0"/></net>

<net id="2428"><net_src comp="861" pin="4"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="2433"><net_src comp="871" pin="1"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="2438"><net_src comp="891" pin="2"/><net_sink comp="2435" pin=0"/></net>

<net id="2442"><net_src comp="902" pin="1"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="2447"><net_src comp="794" pin="1"/><net_sink comp="2444" pin=0"/></net>

<net id="2448"><net_src comp="2444" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="2452"><net_src comp="772" pin="2"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="2454"><net_src comp="2449" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="2458"><net_src comp="777" pin="2"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="2463"><net_src comp="763" pin="4"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="2465"><net_src comp="2460" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="2469"><net_src comp="782" pin="2"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="2474"><net_src comp="934" pin="3"/><net_sink comp="2471" pin=0"/></net>

<net id="2475"><net_src comp="2471" pin="1"/><net_sink comp="1835" pin=1"/></net>

<net id="2476"><net_src comp="2471" pin="1"/><net_sink comp="2037" pin=1"/></net>

<net id="2480"><net_src comp="942" pin="3"/><net_sink comp="2477" pin=0"/></net>

<net id="2481"><net_src comp="2477" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="2482"><net_src comp="2477" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="2483"><net_src comp="2477" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="2487"><net_src comp="950" pin="1"/><net_sink comp="2484" pin=0"/></net>

<net id="2488"><net_src comp="2484" pin="1"/><net_sink comp="1014" pin=2"/></net>

<net id="2489"><net_src comp="2484" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="2493"><net_src comp="954" pin="2"/><net_sink comp="2490" pin=0"/></net>

<net id="2494"><net_src comp="2490" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="2495"><net_src comp="2490" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="2499"><net_src comp="360" pin="3"/><net_sink comp="2496" pin=0"/></net>

<net id="2500"><net_src comp="2496" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="2504"><net_src comp="993" pin="1"/><net_sink comp="2501" pin=0"/></net>

<net id="2505"><net_src comp="2501" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="2509"><net_src comp="1006" pin="3"/><net_sink comp="2506" pin=0"/></net>

<net id="2510"><net_src comp="2506" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="2511"><net_src comp="2506" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="2515"><net_src comp="1021" pin="1"/><net_sink comp="2512" pin=0"/></net>

<net id="2516"><net_src comp="2512" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="2520"><net_src comp="1043" pin="2"/><net_sink comp="2517" pin=0"/></net>

<net id="2521"><net_src comp="2517" pin="1"/><net_sink comp="2037" pin=0"/></net>

<net id="2522"><net_src comp="2517" pin="1"/><net_sink comp="2043" pin=0"/></net>

<net id="2523"><net_src comp="2517" pin="1"/><net_sink comp="2050" pin=0"/></net>

<net id="2524"><net_src comp="2517" pin="1"/><net_sink comp="2057" pin=0"/></net>

<net id="2525"><net_src comp="2517" pin="1"/><net_sink comp="2068" pin=0"/></net>

<net id="2526"><net_src comp="2517" pin="1"/><net_sink comp="2075" pin=0"/></net>

<net id="2530"><net_src comp="1069" pin="3"/><net_sink comp="2527" pin=0"/></net>

<net id="2531"><net_src comp="2527" pin="1"/><net_sink comp="1835" pin=2"/></net>

<net id="2532"><net_src comp="2527" pin="1"/><net_sink comp="2103" pin=18"/></net>

<net id="2536"><net_src comp="1086" pin="3"/><net_sink comp="2533" pin=0"/></net>

<net id="2537"><net_src comp="2533" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="2541"><net_src comp="1094" pin="3"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="2546"><net_src comp="1142" pin="2"/><net_sink comp="2543" pin=0"/></net>

<net id="2547"><net_src comp="2543" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="2548"><net_src comp="2543" pin="1"/><net_sink comp="1176" pin=2"/></net>

<net id="2549"><net_src comp="2543" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="2553"><net_src comp="1148" pin="3"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="2555"><net_src comp="2550" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="2559"><net_src comp="1156" pin="4"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="2561"><net_src comp="2556" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="2565"><net_src comp="1166" pin="2"/><net_sink comp="2562" pin=0"/></net>

<net id="2566"><net_src comp="2562" pin="1"/><net_sink comp="1985" pin=0"/></net>

<net id="2567"><net_src comp="2562" pin="1"/><net_sink comp="1996" pin=0"/></net>

<net id="2568"><net_src comp="2562" pin="1"/><net_sink comp="2003" pin=0"/></net>

<net id="2569"><net_src comp="2562" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2570"><net_src comp="2562" pin="1"/><net_sink comp="2075" pin=1"/></net>

<net id="2574"><net_src comp="1208" pin="1"/><net_sink comp="2571" pin=0"/></net>

<net id="2575"><net_src comp="2571" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="2576"><net_src comp="2571" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="2580"><net_src comp="1212" pin="4"/><net_sink comp="2577" pin=0"/></net>

<net id="2581"><net_src comp="2577" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="2585"><net_src comp="1222" pin="4"/><net_sink comp="2582" pin=0"/></net>

<net id="2586"><net_src comp="2582" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="2590"><net_src comp="373" pin="3"/><net_sink comp="2587" pin=0"/></net>

<net id="2591"><net_src comp="2587" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="2595"><net_src comp="386" pin="3"/><net_sink comp="2592" pin=0"/></net>

<net id="2596"><net_src comp="2592" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="2600"><net_src comp="1266" pin="4"/><net_sink comp="2597" pin=0"/></net>

<net id="2601"><net_src comp="2597" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="2602"><net_src comp="2597" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="2606"><net_src comp="399" pin="3"/><net_sink comp="2603" pin=0"/></net>

<net id="2607"><net_src comp="2603" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="2611"><net_src comp="412" pin="3"/><net_sink comp="2608" pin=0"/></net>

<net id="2612"><net_src comp="2608" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="2616"><net_src comp="425" pin="3"/><net_sink comp="2613" pin=0"/></net>

<net id="2617"><net_src comp="2613" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="2621"><net_src comp="438" pin="3"/><net_sink comp="2618" pin=0"/></net>

<net id="2622"><net_src comp="2618" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="2626"><net_src comp="1292" pin="4"/><net_sink comp="2623" pin=0"/></net>

<net id="2627"><net_src comp="2623" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="2631"><net_src comp="1323" pin="4"/><net_sink comp="2628" pin=0"/></net>

<net id="2632"><net_src comp="2628" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="2636"><net_src comp="1354" pin="4"/><net_sink comp="2633" pin=0"/></net>

<net id="2637"><net_src comp="2633" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="2641"><net_src comp="1385" pin="4"/><net_sink comp="2638" pin=0"/></net>

<net id="2642"><net_src comp="2638" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="2646"><net_src comp="1416" pin="4"/><net_sink comp="2643" pin=0"/></net>

<net id="2647"><net_src comp="2643" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="2651"><net_src comp="1426" pin="4"/><net_sink comp="2648" pin=0"/></net>

<net id="2652"><net_src comp="2648" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="2656"><net_src comp="1447" pin="2"/><net_sink comp="2653" pin=0"/></net>

<net id="2657"><net_src comp="2653" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="2661"><net_src comp="1469" pin="2"/><net_sink comp="2658" pin=0"/></net>

<net id="2662"><net_src comp="2658" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="2666"><net_src comp="1474" pin="1"/><net_sink comp="2663" pin=0"/></net>

<net id="2667"><net_src comp="2663" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="2671"><net_src comp="1478" pin="1"/><net_sink comp="2668" pin=0"/></net>

<net id="2672"><net_src comp="2668" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="2676"><net_src comp="1493" pin="2"/><net_sink comp="2673" pin=0"/></net>

<net id="2677"><net_src comp="2673" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="2681"><net_src comp="1525" pin="1"/><net_sink comp="2678" pin=0"/></net>

<net id="2682"><net_src comp="2678" pin="1"/><net_sink comp="1632" pin=1"/></net>

<net id="2686"><net_src comp="1529" pin="3"/><net_sink comp="2683" pin=0"/></net>

<net id="2687"><net_src comp="2683" pin="1"/><net_sink comp="1654" pin=1"/></net>

<net id="2691"><net_src comp="1537" pin="1"/><net_sink comp="2688" pin=0"/></net>

<net id="2692"><net_src comp="2688" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="2693"><net_src comp="2688" pin="1"/><net_sink comp="1684" pin=2"/></net>

<net id="2697"><net_src comp="1581" pin="3"/><net_sink comp="2694" pin=0"/></net>

<net id="2698"><net_src comp="2694" pin="1"/><net_sink comp="1739" pin=1"/></net>

<net id="2702"><net_src comp="1589" pin="1"/><net_sink comp="2699" pin=0"/></net>

<net id="2703"><net_src comp="2699" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="2704"><net_src comp="2699" pin="1"/><net_sink comp="1767" pin=2"/></net>

<net id="2708"><net_src comp="1593" pin="3"/><net_sink comp="2705" pin=0"/></net>

<net id="2709"><net_src comp="2705" pin="1"/><net_sink comp="1762" pin=1"/></net>

<net id="2713"><net_src comp="1601" pin="1"/><net_sink comp="2710" pin=0"/></net>

<net id="2714"><net_src comp="2710" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="2718"><net_src comp="1605" pin="4"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="2723"><net_src comp="1615" pin="2"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="1798" pin=1"/></net>

<net id="2728"><net_src comp="1621" pin="1"/><net_sink comp="2725" pin=0"/></net>

<net id="2729"><net_src comp="2725" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="2730"><net_src comp="2725" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="2731"><net_src comp="2725" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="2732"><net_src comp="2725" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="2733"><net_src comp="2725" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="2734"><net_src comp="2725" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="2735"><net_src comp="2725" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="2736"><net_src comp="2725" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="2740"><net_src comp="2037" pin="3"/><net_sink comp="2737" pin=0"/></net>

<net id="2741"><net_src comp="2737" pin="1"/><net_sink comp="2181" pin=1"/></net>

<net id="2745"><net_src comp="2043" pin="3"/><net_sink comp="2742" pin=0"/></net>

<net id="2746"><net_src comp="2742" pin="1"/><net_sink comp="2181" pin=2"/></net>

<net id="2750"><net_src comp="2050" pin="3"/><net_sink comp="2747" pin=0"/></net>

<net id="2751"><net_src comp="2747" pin="1"/><net_sink comp="2181" pin=3"/></net>

<net id="2755"><net_src comp="2062" pin="2"/><net_sink comp="2752" pin=0"/></net>

<net id="2756"><net_src comp="2752" pin="1"/><net_sink comp="2174" pin=1"/></net>

<net id="2760"><net_src comp="2079" pin="3"/><net_sink comp="2757" pin=0"/></net>

<net id="2761"><net_src comp="2757" pin="1"/><net_sink comp="2174" pin=2"/></net>

<net id="2765"><net_src comp="2095" pin="3"/><net_sink comp="2762" pin=0"/></net>

<net id="2766"><net_src comp="2762" pin="1"/><net_sink comp="2174" pin=3"/></net>

<net id="2770"><net_src comp="2103" pin="19"/><net_sink comp="2767" pin=0"/></net>

<net id="2771"><net_src comp="2767" pin="1"/><net_sink comp="2196" pin=0"/></net>

<net id="2772"><net_src comp="2767" pin="1"/><net_sink comp="2203" pin=0"/></net>

<net id="2776"><net_src comp="451" pin="3"/><net_sink comp="2773" pin=0"/></net>

<net id="2777"><net_src comp="2773" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="2781"><net_src comp="458" pin="3"/><net_sink comp="2778" pin=0"/></net>

<net id="2782"><net_src comp="2778" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="2786"><net_src comp="465" pin="3"/><net_sink comp="2783" pin=0"/></net>

<net id="2787"><net_src comp="2783" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="2791"><net_src comp="472" pin="3"/><net_sink comp="2788" pin=0"/></net>

<net id="2792"><net_src comp="2788" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="2796"><net_src comp="479" pin="3"/><net_sink comp="2793" pin=0"/></net>

<net id="2797"><net_src comp="2793" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="2801"><net_src comp="486" pin="3"/><net_sink comp="2798" pin=0"/></net>

<net id="2802"><net_src comp="2798" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="2806"><net_src comp="493" pin="3"/><net_sink comp="2803" pin=0"/></net>

<net id="2807"><net_src comp="2803" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="2811"><net_src comp="500" pin="3"/><net_sink comp="2808" pin=0"/></net>

<net id="2812"><net_src comp="2808" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="2816"><net_src comp="2196" pin="3"/><net_sink comp="2813" pin=0"/></net>

<net id="2817"><net_src comp="2813" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="2818"><net_src comp="2813" pin="1"/><net_sink comp="2348" pin=0"/></net>

<net id="2819"><net_src comp="2813" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="2823"><net_src comp="2203" pin="3"/><net_sink comp="2820" pin=0"/></net>

<net id="2824"><net_src comp="2820" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="2825"><net_src comp="2820" pin="1"/><net_sink comp="2339" pin=0"/></net>

<net id="2826"><net_src comp="2820" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="2830"><net_src comp="555" pin="3"/><net_sink comp="2827" pin=0"/></net>

<net id="2831"><net_src comp="2827" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="2835"><net_src comp="562" pin="3"/><net_sink comp="2832" pin=0"/></net>

<net id="2836"><net_src comp="2832" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="2840"><net_src comp="569" pin="3"/><net_sink comp="2837" pin=0"/></net>

<net id="2841"><net_src comp="2837" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="2845"><net_src comp="576" pin="3"/><net_sink comp="2842" pin=0"/></net>

<net id="2846"><net_src comp="2842" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="2850"><net_src comp="583" pin="3"/><net_sink comp="2847" pin=0"/></net>

<net id="2851"><net_src comp="2847" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="2855"><net_src comp="590" pin="3"/><net_sink comp="2852" pin=0"/></net>

<net id="2856"><net_src comp="2852" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="2860"><net_src comp="597" pin="3"/><net_sink comp="2857" pin=0"/></net>

<net id="2861"><net_src comp="2857" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="2865"><net_src comp="604" pin="3"/><net_sink comp="2862" pin=0"/></net>

<net id="2866"><net_src comp="2862" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="2870"><net_src comp="2242" pin="19"/><net_sink comp="2867" pin=0"/></net>

<net id="2871"><net_src comp="2867" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="2872"><net_src comp="2867" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="2876"><net_src comp="2297" pin="19"/><net_sink comp="2873" pin=0"/></net>

<net id="2877"><net_src comp="2873" pin="1"/><net_sink comp="2336" pin=0"/></net>

<net id="2878"><net_src comp="2873" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="2879"><net_src comp="2873" pin="1"/><net_sink comp="2345" pin=0"/></net>

<net id="2880"><net_src comp="2873" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="2884"><net_src comp="786" pin="2"/><net_sink comp="2881" pin=0"/></net>

<net id="2885"><net_src comp="2881" pin="1"/><net_sink comp="2342" pin=0"/></net>

<net id="2886"><net_src comp="2881" pin="1"/><net_sink comp="808" pin=3"/></net>

<net id="2890"><net_src comp="790" pin="2"/><net_sink comp="2887" pin=0"/></net>

<net id="2891"><net_src comp="2887" pin="1"/><net_sink comp="2351" pin=0"/></net>

<net id="2892"><net_src comp="2887" pin="1"/><net_sink comp="797" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_7 | {38 }
	Port: out_6 | {38 }
	Port: out_5 | {38 }
	Port: out_4 | {38 }
	Port: out_3 | {38 }
	Port: out_2 | {38 }
	Port: out_1 | {38 }
	Port: out_0 | {38 }
	Port: in_0 | {}
	Port: in_2 | {}
	Port: in_4 | {}
	Port: in_6 | {}
	Port: in_8 | {}
	Port: in_10 | {}
	Port: in_12 | {}
	Port: in_14 | {}
	Port: in_1 | {}
	Port: in_3 | {}
	Port: in_5 | {}
	Port: in_7 | {}
	Port: in_9 | {}
	Port: in_11 | {}
	Port: in_13 | {}
	Port: in_15 | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {}
	Port: ref_4oPi_table_1001 | {}
	Port: cos_K02 | {}
	Port: cos_K13 | {}
	Port: cos_K24 | {}
	Port: sin_K05 | {}
	Port: sin_K16 | {}
	Port: sin_K27 | {}
 - Input state : 
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : out_7 | {}
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : out_6 | {}
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : out_5 | {}
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : out_4 | {}
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : out_3 | {}
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : out_2 | {}
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : out_1 | {}
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : out_0 | {}
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : conv | {1 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_0 | {35 36 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_2 | {35 36 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_4 | {35 36 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_6 | {35 36 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_8 | {35 36 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_10 | {35 36 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_12 | {35 36 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_14 | {35 36 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_1 | {34 35 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_3 | {34 35 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_5 | {34 35 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_7 | {34 35 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_9 | {34 35 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_11 | {34 35 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_13 | {34 35 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : in_15 | {34 35 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {15 16 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {15 16 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : ref_4oPi_table_1001 | {23 24 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : cos_K02 | {29 30 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : cos_K13 | {29 30 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : cos_K24 | {29 30 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : sin_K05 | {29 30 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : sin_K16 | {29 30 }
	Port: RoPE.1_Pipeline_VITIS_LOOP_16_1 : sin_K27 | {29 30 }
  - Chain level:
	State 1
		store_ln0 : 1
		i183_load : 1
		trunc_ln16 : 2
		trunc_ln16_2 : 2
		lshr_ln : 2
		lshr_ln16_1 : 2
		head_dim : 2
		switch_ln22 : 3
		i : 2
		icmp_ln16 : 3
		store_ln16 : 3
		br_ln16 : 4
	State 2
		muxLogicI0_to_conv1 : 1
		conv1 : 1
	State 3
	State 4
		muxLogicI0_to_mul : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		din_sign : 1
		din_exp : 1
		din_sig : 1
		closepath : 2
		add_ln376 : 2
		addr : 3
		lshr_ln5 : 4
		zext_ln378 : 5
		ref_4oPi_table_1001_addr : 6
		muxLogicRAMAddr_to_table_100 : 7
		table_100 : 7
		trunc_ln379 : 4
	State 24
		shl_ln379 : 1
		Med : 2
	State 25
		zext_ln468 : 1
		muxLogicI1_to_h : 2
		h : 2
		and_ln179 : 1
	State 26
		Mx_bits : 1
		trunc_ln : 1
		k : 2
		trunc_ln491 : 3
		Mx_bits_4 : 2
		Mx_bits_6 : 4
		tmp_4 : 5
	State 27
		select_ln453 : 1
		Mx_zeros : 1
		zext_ln504 : 2
		shl_ln504 : 3
		trunc_ln505 : 2
		Ex_2 : 3
		tmp_22 : 4
		tmp_s : 4
	State 28
		select_ln506 : 1
		zext_ln506 : 2
		lshr_ln506 : 3
		shl_ln506 : 3
		select_ln506_2 : 4
		B : 5
		A : 5
		B_trunc : 5
	State 29
		muxLogicI0_to_mul_ln69 : 1
		muxLogicI1_to_mul_ln69 : 1
		mul_ln69 : 1
		cos_K02_addr : 1
		muxLogicRAMAddr_to_cos_K02_load : 2
		cos_K02_load : 2
		cos_K13_addr : 1
		muxLogicRAMAddr_to_cos_K13_load : 2
		cos_K13_load : 2
		tmp_16 : 2
		cos_K24_addr : 1
		muxLogicRAMAddr_to_cos_K24_load : 2
		cos_K24_load : 2
		sin_K05_addr : 1
		muxLogicRAMAddr_to_sin_K05_load : 2
		sin_K05_load : 2
		sin_K16_addr : 1
		muxLogicRAMAddr_to_sin_K16_load : 2
		sin_K16_load : 2
		sin_K27_addr : 1
		muxLogicRAMAddr_to_sin_K27_load : 2
		sin_K27_load : 2
	State 30
		trunc_ln8 : 1
		zext_ln73_1 : 1
		muxLogicI0_to_mul_ln73 : 2
		muxLogicI1_to_mul_ln73 : 1
		mul_ln73 : 2
		tmp_15 : 3
		zext_ln74 : 1
		muxLogicI0_to_mul_ln74 : 1
		muxLogicI1_to_mul_ln74 : 2
		mul_ln74 : 2
		tmp_17 : 3
		sext_ln78 : 1
		muxLogicI0_to_mul_ln78 : 1
		muxLogicI1_to_mul_ln78 : 2
		mul_ln78 : 2
		trunc_ln9 : 3
		sext_ln79 : 1
		muxLogicI0_to_mul_ln79 : 1
		muxLogicI1_to_mul_ln79 : 2
		mul_ln79 : 2
		trunc_ln7 : 3
		trunc_ln10 : 1
	State 31
		add_ln75 : 1
		add_ln75_1 : 2
		add_ln80 : 1
		sext_ln80_2 : 2
		add_ln80_1 : 3
	State 32
		muxLogicI0_to_mul_ln80 : 1
		muxLogicI1_to_mul_ln80 : 1
		mul_ln80 : 1
	State 33
		cos_result : 1
		trunc_ln11 : 1
		tmp_6 : 2
		out_bits : 3
		trunc_ln276 : 2
		c_5 : 4
		trunc_ln281 : 5
		tmp_10 : 1
		out_bits_7 : 2
		zext_ln273 : 3
		tmp_9 : 1
		out_bits_8 : 2
		c_6 : 4
		trunc_ln281_5 : 5
		c_2 : 3
		trunc_ln281_6 : 4
		trunc_ln12 : 1
		icmp_ln306 : 2
	State 34
		c_1 : 1
		trunc_ln281_4 : 2
		shl_ln291 : 1
		in_shift_3 : 2
		shift_6 : 3
		zext_ln291_1 : 3
		shl_ln291_1 : 4
		shift_2 : 4
		zext_ln287 : 5
		newexp_4 : 6
		out_exp : 6
		tmp_18 : 5
		tmp_19 : 2
		significand : 6
		shl_ln291_2 : 1
		in_shift_4 : 2
		zext_ln291_2 : 3
		shl_ln291_3 : 4
		shift_5 : 1
		zext_ln287_1 : 2
		add_ln300 : 1
		newexp : 3
		tmp_23 : 4
		or_ln306 : 5
		empty : 4
		tmp_20 : 5
		tmp_21 : 2
		empty_504 : 6
		sin_results_sign : 1
		cos_results_sign : 1
		sin_results_sign_3 : 2
		or_ln186 : 5
		sin_results_exp : 5
		sin_results_sig : 5
		cos_results_sign_3 : 2
		sin_results_sign_2 : 2
		sin_results_exp_1 : 6
		sin_results_sig_1 : 6
		cos_results_sign_2 : 2
		cos_results_exp_2 : 7
		cos_results_sig_2 : 7
		in_1_addr : 1
		in_3_addr : 1
		in_5_addr : 1
		in_7_addr : 1
		in_9_addr : 1
		in_11_addr : 1
		in_13_addr : 1
		in_15_addr : 1
		muxLogicRAMAddr_to_in_1_load : 2
		in_1_load : 2
		muxLogicRAMAddr_to_in_3_load : 2
		in_3_load : 2
		muxLogicRAMAddr_to_in_5_load : 2
		in_5_load : 2
		muxLogicRAMAddr_to_in_7_load : 2
		in_7_load : 2
		muxLogicRAMAddr_to_in_9_load : 2
		in_9_load : 2
		muxLogicRAMAddr_to_in_11_load : 2
		in_11_load : 2
		muxLogicRAMAddr_to_in_13_load : 2
		in_13_load : 2
		muxLogicRAMAddr_to_in_15_load : 2
		in_15_load : 2
	State 35
		s_out : 1
		c_out : 1
		s_out_4 : 2
		c_out_4 : 2
		muxLogicRAMAddr_to_in_0_load : 1
		in_0_load : 1
		muxLogicRAMAddr_to_in_2_load : 1
		in_2_load : 1
		muxLogicRAMAddr_to_in_4_load : 1
		in_4_load : 1
		muxLogicRAMAddr_to_in_6_load : 1
		in_6_load : 1
		muxLogicRAMAddr_to_in_8_load : 1
		in_8_load : 1
		muxLogicRAMAddr_to_in_10_load : 1
		in_10_load : 1
		muxLogicRAMAddr_to_in_12_load : 1
		in_12_load : 1
		muxLogicRAMAddr_to_in_14_load : 1
		in_14_load : 1
		tmp_8 : 1
		muxLogicI0_to_mul7 : 2
		muxLogicI1_to_mul7 : 3
		muxLogicI0_to_mul2 : 2
		muxLogicI1_to_mul2 : 3
	State 36
		tmp_5 : 1
	State 37
	State 38
		out_0_addr : 1
		out_2_addr : 1
		out_4_addr : 1
		out_6_addr : 1
		out_1_addr : 1
		out_3_addr : 1
		out_5_addr : 1
		out_7_addr : 1
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   call   |      grp_pow_generic_float_s_fu_763     |    6    |  2.397  |   530   |   2117  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            shl_ln379_fu_1000            |    0    |    0    |    0    |   320   |
|          |            shl_ln504_fu_1133            |    0    |    0    |    0    |   163   |
|          |            shl_ln506_fu_1195            |    0    |    0    |    0    |    75   |
|    shl   |            shl_ln291_fu_1654            |    0    |    0    |    0    |    86   |
|          |           shl_ln291_1_fu_1678           |    0    |    0    |    0    |    86   |
|          |           shl_ln291_2_fu_1739           |    0    |    0    |    0    |    86   |
|          |           shl_ln291_3_fu_1762           |    0    |    0    |    0    |    86   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |               addr_fu_966               |    0    |    0    |    0    |    8    |
|          |                k_fu_1069                |    0    |    0    |    0    |    3    |
|          |            Mx_bits_6_fu_1086            |    0    |    0    |    0    |    56   |
|          |           select_ln453_fu_1107          |    0    |    0    |    0    |    8    |
|          |           select_ln506_fu_1176          |    0    |    0    |    0    |    8    |
|          |          select_ln506_2_fu_1201         |    0    |    0    |    0    |    29   |
|          |             shift_2_fu_1684             |    0    |    0    |    0    |    6    |
|          |           significand_fu_1725           |    0    |    0    |    0    |    21   |
|          |             shift_5_fu_1767             |    0    |    0    |    0    |    6    |
|          |            empty_504_fu_1827            |    0    |    0    |    0    |    21   |
|          |           select_ln186_fu_1996          |    0    |    0    |    0    |    8    |
|  select  |         sin_results_exp_fu_2008         |    0    |    0    |    0    |    8    |
|          |          select_ln186_5_fu_2016         |    0    |    0    |    0    |    21   |
|          |         sin_results_sig_fu_2023         |    0    |    0    |    0    |    21   |
|          |        sin_results_sign_2_fu_2037       |    0    |    0    |    0    |    2    |
|          |        sin_results_exp_1_fu_2043        |    0    |    0    |    0    |    8    |
|          |        sin_results_sig_1_fu_2050        |    0    |    0    |    0    |    21   |
|          |        cos_results_exp_1_fu_2068        |    0    |    0    |    0    |    8    |
|          |        cos_results_exp_2_fu_2079        |    0    |    0    |    0    |    8    |
|          |      cos_results_sig_1_cast_fu_2087     |    0    |    0    |    0    |    21   |
|          |        cos_results_sig_2_fu_2095        |    0    |    0    |    0    |    21   |
|          |             s_out_4_fu_2196             |    0    |    0    |    0    |    29   |
|          |             c_out_4_fu_2203             |    0    |    0    |    0    |    29   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |         sin_results_sign_fu_1841        |    0    |    0    |    0    |    5    |
|          |         cos_results_sign_fu_1913        |    0    |    0    |    0    |    5    |
| sparsemux|              tmp_1_fu_2103              |    0    |    0    |    0    |    3    |
|          |              tmp_8_fu_2242              |    0    |    0    |    0    |   160   |
|          |              tmp_5_fu_2297              |    0    |    0    |    0    |   160   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             Mx_zeros_fu_1121            |    0    |    0    |    0    |    41   |
|          |               c_5_fu_1529               |    0    |    0    |    0    |    45   |
|   ctlz   |               c_6_fu_1581               |    0    |    0    |    0    |    43   |
|          |               c_2_fu_1593               |    0    |    0    |    0    |    45   |
|          |               c_1_fu_1639               |    0    |    0    |    0    |    45   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                 i_fu_885                |    0    |    0    |    0    |    10   |
|          |             add_ln376_fu_960            |    0    |    0    |    0    |    8    |
|          |                Ex_fu_1102               |    0    |    0    |    0    |    8    |
|          |             add_ln75_fu_1442            |    0    |    0    |    0    |    55   |
|    add   |            add_ln75_1_fu_1447           |    0    |    0    |    0    |    55   |
|          |             add_ln80_fu_1459            |    0    |    0    |    0    |    20   |
|          |            add_ln80_1_fu_1469           |    0    |    0    |    0    |    28   |
|          |             shift_6_fu_1668             |    0    |    0    |    0    |    6    |
|          |             shift_8_fu_1753             |    0    |    0    |    0    |    6    |
|          |            add_ln300_fu_1778            |    0    |    0    |    0    |    17   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_819               |    4    |    0    |    46   |    38   |
|          |                grp_fu_823               |    4    |    0    |    46   |    60   |
|          |             mul_ln69_fu_1243            |    1    |    0    |    0    |    0    |
|    mul   |             mul_ln73_fu_1317            |    1    |    0    |    0    |    0    |
|          |             mul_ln74_fu_1348            |    1    |    0    |    0    |    0    |
|          |             mul_ln78_fu_1379            |    1    |    0    |    0    |    0    |
|          |             mul_ln79_fu_1410            |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            Mx_bits_4_fu_1080            |    0    |    0    |    0    |    58   |
|          |               Ex_2_fu_1142              |    0    |    0    |    0    |    8    |
|    sub   |            sub_ln506_fu_1171            |    0    |    0    |    0    |    8    |
|          |            cos_result_fu_1493           |    0    |    0    |    0    |    29   |
|          |              newexp_fu_1784             |    0    |    0    |    0    |    19   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   lshr   |            lshr_ln506_fu_1189           |    0    |    0    |    0    |    75   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln16_fu_891            |    0    |    0    |    0    |    6    |
|          |             closepath_fu_954            |    0    |    0    |    0    |    4    |
|          |            icmp_ln179_fu_1033           |    0    |    0    |    0    |    3    |
|   icmp   |           icmp_ln179_1_fu_1038          |    0    |    0    |    0    |    9    |
|          |            icmp_ln186_fu_1166           |    0    |    0    |    0    |    3    |
|          |            icmp_ln306_fu_1615           |    0    |    0    |    0    |    11   |
|          |            icmp_ln292_fu_1663           |    0    |    0    |    0    |    3    |
|          |           icmp_ln292_1_fu_1748          |    0    |    0    |    0    |    3    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             newexp_4_fu_1695            |    0    |    0    |    0    |    7    |
|    xor   |            xor_ln186_fu_1985            |    0    |    0    |    0    |    2    |
|          |          not_and_ln179_fu_2057          |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            and_ln179_fu_1043            |    0    |    0    |    0    |    2    |
|    and   |        sin_results_sign_3_fu_1990       |    0    |    0    |    0    |    2    |
|          |        cos_results_sign_3_fu_2031       |    0    |    0    |    0    |    2    |
|          |        cos_results_sign_2_fu_2062       |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             or_ln306_fu_1798            |    0    |    0    |    0    |    2    |
|    or    |             or_ln186_fu_2003            |    0    |    0    |    0    |    2    |
|          |            empty_505_fu_2075            |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_772               |    1    |    0    |    0    |    0    |
|          |                grp_fu_777               |    1    |    0    |    0    |    0    |
|   fmul   |                grp_fu_782               |    1    |    0    |    0    |    0    |
|          |                grp_fu_786               |    1    |    0    |    0    |    0    |
|          |                grp_fu_790               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   fmadd  |                grp_fu_797               |    1    |    0    |    1    |    1    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   fmsub  |                grp_fu_808               |    1    |    0    |    1    |    1    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |          conv_read_read_fu_354          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  sitofp  |                grp_fu_794               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_827               |    0    |    0    |    0    |    0    |
|          |                grp_fu_831               |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_conv1_fu_906       |    0    |    0    |    0    |    0    |
|          |         muxLogicI0_to_mul_fu_910        |    0    |    0    |    0    |    0    |
|          |         muxLogicI1_to_mul_fu_914        |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_y_assign_fu_918      |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_y_assign_fu_921      |    0    |    0    |    0    |    0    |
|          |         muxLogicI0_to_val_fu_925        |    0    |    0    |    0    |    0    |
|          |         muxLogicI1_to_val_fu_928        |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_table_100_fu_989   |    0    |    0    |    0    |    0    |
|          |         muxLogicI0_to_h_fu_1026         |    0    |    0    |    0    |    0    |
|          |         muxLogicI1_to_h_fu_1029         |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln69_fu_1235     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln69_fu_1239     |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_cos_K02_load_fu_1258 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_cos_K13_load_fu_1262 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_cos_K24_load_fu_1276 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_sin_K05_load_fu_1280 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_sin_K16_load_fu_1284 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_sin_K27_load_fu_1288 |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln73_fu_1309     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln73_fu_1313     |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln74_fu_1340     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln74_fu_1344     |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln78_fu_1371     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln78_fu_1375     |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln79_fu_1402     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln79_fu_1406     |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln80_fu_1482     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln80_fu_1486     |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_1_load_fu_2142  |    0    |    0    |    0    |    0    |
| muxlogic |   muxLogicRAMAddr_to_in_3_load_fu_2146  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_5_load_fu_2150  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_7_load_fu_2154  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_9_load_fu_2158  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_11_load_fu_2162  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_13_load_fu_2166  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_15_load_fu_2170  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_0_load_fu_2210  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_2_load_fu_2214  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_4_load_fu_2218  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_6_load_fu_2222  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_8_load_fu_2226  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_10_load_fu_2230  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_12_load_fu_2234  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_14_load_fu_2238  |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_mul7_fu_2281       |    0    |    0    |    0    |    0    |
|          |        muxLogicI1_to_mul7_fu_2285       |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_mul2_fu_2289       |    0    |    0    |    0    |    0    |
|          |        muxLogicI1_to_mul2_fu_2293       |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_sub_fu_2336        |    0    |    0    |    0    |    0    |
|          |        muxLogicI1_to_sub_fu_2339        |    0    |    0    |    0    |    0    |
|          |        muxLogicI2_to_sub_fu_2342        |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_add_fu_2345        |    0    |    0    |    0    |    0    |
|          |        muxLogicI1_to_add_fu_2348        |    0    |    0    |    0    |    0    |
|          |        muxLogicI2_to_add_fu_2351        |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln22_fu_2365  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln23_fu_2369  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln22_fu_2373  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln23_fu_2377  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln22_fu_2381  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln23_fu_2385  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln22_fu_2389  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln23_fu_2393  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln16_fu_843            |    0    |    0    |    0    |    0    |
|          |           trunc_ln16_2_fu_847           |    0    |    0    |    0    |    0    |
|          |             head_dim_fu_871             |    0    |    0    |    0    |    0    |
|          |              din_sig_fu_950             |    0    |    0    |    0    |    0    |
|          |            trunc_ln379_fu_993           |    0    |    0    |    0    |    0    |
|          |           trunc_ln491_fu_1076           |    0    |    0    |    0    |    0    |
|          |           trunc_ln505_fu_1138           |    0    |    0    |    0    |    0    |
|   trunc  |                B_fu_1208                |    0    |    0    |    0    |    0    |
|          |           trunc_ln276_fu_1525           |    0    |    0    |    0    |    0    |
|          |           trunc_ln281_fu_1537           |    0    |    0    |    0    |    0    |
|          |          trunc_ln281_5_fu_1589          |    0    |    0    |    0    |    0    |
|          |          trunc_ln281_6_fu_1601          |    0    |    0    |    0    |    0    |
|          |          trunc_ln281_4_fu_1647          |    0    |    0    |    0    |    0    |
|          |            in_shift_3_fu_1659           |    0    |    0    |    0    |    0    |
|          |            in_shift_4_fu_1744           |    0    |    0    |    0    |    0    |
|          |              empty_fu_1803              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |              lshr_ln_fu_851             |    0    |    0    |    0    |    0    |
|          |            lshr_ln16_1_fu_861           |    0    |    0    |    0    |    0    |
|          |              din_exp_fu_942             |    0    |    0    |    0    |    0    |
|          |             lshr_ln5_fu_974             |    0    |    0    |    0    |    0    |
|          |               Med_fu_1006               |    0    |    0    |    0    |    0    |
|          |             Mx_bits_fu_1049             |    0    |    0    |    0    |    0    |
|          |             trunc_ln_fu_1059            |    0    |    0    |    0    |    0    |
|          |              tmp_4_fu_1094              |    0    |    0    |    0    |    0    |
|          |              tmp_s_fu_1156              |    0    |    0    |    0    |    0    |
|          |                A_fu_1212                |    0    |    0    |    0    |    0    |
|          |             B_trunc_fu_1222             |    0    |    0    |    0    |    0    |
|          |              tmp_16_fu_1266             |    0    |    0    |    0    |    0    |
|          |            trunc_ln8_fu_1292            |    0    |    0    |    0    |    0    |
|partselect|              tmp_15_fu_1323             |    0    |    0    |    0    |    0    |
|          |              tmp_17_fu_1354             |    0    |    0    |    0    |    0    |
|          |            trunc_ln9_fu_1385            |    0    |    0    |    0    |    0    |
|          |            trunc_ln7_fu_1416            |    0    |    0    |    0    |    0    |
|          |            trunc_ln10_fu_1426           |    0    |    0    |    0    |    0    |
|          |            trunc_ln11_fu_1499           |    0    |    0    |    0    |    0    |
|          |              tmp_6_fu_1509              |    0    |    0    |    0    |    0    |
|          |              tmp_10_fu_1541             |    0    |    0    |    0    |    0    |
|          |              tmp_9_fu_1563              |    0    |    0    |    0    |    0    |
|          |            trunc_ln12_fu_1605           |    0    |    0    |    0    |    0    |
|          |              tmp_18_fu_1705             |    0    |    0    |    0    |    0    |
|          |              tmp_19_fu_1715             |    0    |    0    |    0    |    0    |
|          |              tmp_20_fu_1807             |    0    |    0    |    0    |    0    |
|          |              tmp_21_fu_1817             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  switch  |            switch_ln22_fu_875           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             zext_ln18_fu_902            |    0    |    0    |    0    |    0    |
|          |            zext_ln378_fu_984            |    0    |    0    |    0    |    0    |
|          |            zext_ln379_fu_997            |    0    |    0    |    0    |    0    |
|          |            zext_ln468_fu_1021           |    0    |    0    |    0    |    0    |
|          |            zext_ln504_fu_1129           |    0    |    0    |    0    |    0    |
|          |            zext_ln506_fu_1182           |    0    |    0    |    0    |    0    |
|          |           zext_ln506_1_fu_1186          |    0    |    0    |    0    |    0    |
|          |            zext_ln69_fu_1232            |    0    |    0    |    0    |    0    |
|          |            zext_ln72_fu_1249            |    0    |    0    |    0    |    0    |
|          |            zext_ln73_fu_1302            |    0    |    0    |    0    |    0    |
|          |           zext_ln73_1_fu_1305           |    0    |    0    |    0    |    0    |
|          |           zext_ln74_1_fu_1333           |    0    |    0    |    0    |    0    |
|          |            zext_ln74_fu_1336            |    0    |    0    |    0    |    0    |
|          |            zext_ln78_fu_1364            |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln79_fu_1395            |    0    |    0    |    0    |    0    |
|          |           zext_ln73_2_fu_1436           |    0    |    0    |    0    |    0    |
|          |           zext_ln74_2_fu_1439           |    0    |    0    |    0    |    0    |
|          |           zext_ln80_1_fu_1474           |    0    |    0    |    0    |    0    |
|          |            zext_ln80_fu_1478            |    0    |    0    |    0    |    0    |
|          |            zext_ln75_fu_1490            |    0    |    0    |    0    |    0    |
|          |            zext_ln273_fu_1559           |    0    |    0    |    0    |    0    |
|          |           zext_ln16_1_fu_1621           |    0    |    0    |    0    |    0    |
|          |            zext_ln291_fu_1651           |    0    |    0    |    0    |    0    |
|          |           zext_ln291_1_fu_1674          |    0    |    0    |    0    |    0    |
|          |            zext_ln287_fu_1691           |    0    |    0    |    0    |    0    |
|          |             out_exp_fu_1701             |    0    |    0    |    0    |    0    |
|          |           zext_ln291_3_fu_1736          |    0    |    0    |    0    |    0    |
|          |           zext_ln291_2_fu_1758          |    0    |    0    |    0    |    0    |
|          |           zext_ln287_1_fu_1774          |    0    |    0    |    0    |    0    |
|          |            zext_ln16_fu_2354            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             din_sign_fu_934             |    0    |    0    |    0    |    0    |
| bitselect|              tmp_22_fu_1148             |    0    |    0    |    0    |    0    |
|          |              tmp_23_fu_1790             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                X_fu_1014                |    0    |    0    |    0    |    0    |
|          |                t_fu_1114                |    0    |    0    |    0    |    0    |
|          |             out_bits_fu_1517            |    0    |    0    |    0    |    0    |
|          |            out_bits_7_fu_1551           |    0    |    0    |    0    |    0    |
|bitconcatenate|            out_bits_8_fu_1573           |    0    |    0    |    0    |    0    |
|          |            out_bits_6_fu_1632           |    0    |    0    |    0    |    0    |
|          |              index_fu_1835              |    0    |    0    |    0    |    0    |
|          |               t_5_fu_2174               |    0    |    0    |    0    |    0    |
|          |               t_6_fu_2181               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            sext_ln78_fu_1367            |    0    |    0    |    0    |    0    |
|          |            sext_ln79_fu_1398            |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln80_fu_1453            |    0    |    0    |    0    |    0    |
|          |           sext_ln80_1_fu_1456           |    0    |    0    |    0    |    0    |
|          |           sext_ln80_2_fu_1465           |    0    |    0    |    0    |    0    |
|          |            sext_ln163_fu_1733           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    26   |  2.397  |   624   |   4519  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|            A_reg_2577           |    7   |
|            B_reg_2571           |   22   |
|         B_trunc_reg_2582        |   15   |
|          Ex_2_reg_2543          |    8   |
|           Med_reg_2506          |   80   |
|        Mx_bits_6_reg_2533       |   58   |
|       add_ln75_1_reg_2653       |   27   |
|       add_ln80_1_reg_2658       |   28   |
|        and_ln179_reg_2517       |    1   |
|           c_2_reg_2705          |   32   |
|           c_5_reg_2683          |   32   |
|           c_6_reg_2694          |   32   |
|         c_out_4_reg_2820        |   32   |
|        closepath_reg_2490       |    1   |
|          conv1_reg_2444         |   32   |
|        conv_read_reg_2404       |   32   |
|      cos_K02_addr_reg_2587      |    7   |
|      cos_K13_addr_reg_2592      |    7   |
|      cos_K24_addr_reg_2603      |    7   |
|       cos_result_reg_2673       |   29   |
|    cos_results_exp_2_reg_2757   |    8   |
|    cos_results_sig_2_reg_2762   |   23   |
|   cos_results_sign_2_reg_2752   |    1   |
|         din_exp_reg_2477        |    8   |
|         din_sig_reg_2484        |   23   |
|        din_sign_reg_2471        |    1   |
|        head_dim_reg_2430        |    6   |
|          i183_reg_2397          |   10   |
|        icmp_ln16_reg_2435       |    1   |
|       icmp_ln186_reg_2562       |    1   |
|       icmp_ln306_reg_2720       |    1   |
|        in_0_addr_reg_2827       |    6   |
|       in_10_addr_reg_2852       |    6   |
|       in_11_addr_reg_2798       |    6   |
|       in_12_addr_reg_2857       |    6   |
|       in_13_addr_reg_2803       |    6   |
|       in_14_addr_reg_2862       |    6   |
|       in_15_addr_reg_2808       |    6   |
|        in_1_addr_reg_2773       |    6   |
|        in_2_addr_reg_2832       |    6   |
|        in_3_addr_reg_2778       |    6   |
|        in_4_addr_reg_2837       |    6   |
|        in_5_addr_reg_2783       |    6   |
|        in_6_addr_reg_2842       |    6   |
|        in_7_addr_reg_2788       |    6   |
|        in_8_addr_reg_2847       |    6   |
|        in_9_addr_reg_2793       |    6   |
|            k_reg_2527           |    3   |
|       lshr_ln16_1_reg_2425      |    6   |
|         lshr_ln_reg_2420        |    7   |
|          mul2_reg_2887          |   32   |
|          mul7_reg_2881          |   32   |
|           mul_reg_2449          |   32   |
|ref_4oPi_table_1001_addr_reg_2496|    4   |
|         s_out_4_reg_2813        |   32   |
|      sin_K05_addr_reg_2608      |    7   |
|      sin_K16_addr_reg_2613      |    7   |
|      sin_K27_addr_reg_2618      |    7   |
|    sin_results_exp_1_reg_2742   |    8   |
|    sin_results_sig_1_reg_2747   |   23   |
|   sin_results_sign_2_reg_2737   |    1   |
|         tmp_15_reg_2628         |   21   |
|         tmp_16_reg_2597         |   15   |
|         tmp_17_reg_2633         |   13   |
|          tmp_1_reg_2767         |    1   |
|         tmp_22_reg_2550         |    1   |
|          tmp_4_reg_2538         |   29   |
|          tmp_5_reg_2873         |   32   |
|          tmp_8_reg_2867         |   32   |
|           tmp_reg_2460          |   32   |
|          tmp_s_reg_2556         |   29   |
|       trunc_ln10_reg_2648       |   28   |
|       trunc_ln12_reg_2715       |   27   |
|      trunc_ln16_2_reg_2416      |    3   |
|       trunc_ln16_reg_2410       |    4   |
|       trunc_ln276_reg_2678      |   13   |
|      trunc_ln281_5_reg_2699     |    6   |
|      trunc_ln281_6_reg_2710     |    6   |
|       trunc_ln281_reg_2688      |    6   |
|       trunc_ln379_reg_2501      |    4   |
|        trunc_ln7_reg_2643       |   12   |
|        trunc_ln8_reg_2623       |   27   |
|        trunc_ln9_reg_2638       |   20   |
|           val_reg_2466          |   32   |
|        y_assign_reg_2455        |   32   |
|       zext_ln16_1_reg_2725      |   64   |
|        zext_ln18_reg_2439       |   32   |
|       zext_ln468_reg_2512       |   80   |
|       zext_ln80_1_reg_2663      |   57   |
|        zext_ln80_reg_2668       |   57   |
+---------------------------------+--------+
|              Total              |  1584  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_367 |  p0  |   2  |   4  |    8   ||    0    ||    8    |
| grp_access_fu_380 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_393 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_406 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_419 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_432 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_445 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_507 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_513 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_519 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_525 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_531 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_537 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_543 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_549 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_611 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_617 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_623 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_629 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_635 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_641 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_647 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_653 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|     grp_fu_794    |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|     grp_fu_819    |  p0  |   2  |  29  |   58   ||    0    ||    32   |
|     grp_fu_819    |  p1  |   2  |  28  |   56   ||    0    ||    32   |
|     grp_fu_823    |  p1  |   2  |  24  |   48   ||    0    ||    32   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   458  ||  9.903  ||    0    ||   288   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    2   |   624  |  4519  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   288  |
|  Register |    -   |    -   |  1584  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |   12   |  2208  |  4807  |
+-----------+--------+--------+--------+--------+
