// Seed: 2069628519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  assign module_1.id_1 = 0;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_19;
  wire  id_20;
  wire  id_21;
endmodule
module module_1 #(
    parameter id_7 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout tri0 id_5;
  input logic [7:0] id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_5,
      id_1,
      id_2,
      id_1,
      id_5,
      id_2,
      id_5,
      id_5,
      id_5,
      id_5,
      id_1,
      id_1,
      id_5,
      id_2,
      id_5
  );
  output logic [7:0] id_3;
  output wire id_2;
  inout tri0 id_1;
  wire id_6;
  tri0 _id_7 = -1 !=? id_4[id_7];
  assign id_5 = -1;
  assign id_1 = id_5 == -1;
  assign id_3[{-1{-1}}==(id_7)] = id_5;
endmodule
