// Seed: 3244127202
module module_0;
  wire id_1;
  wire [-1 : 1] id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout supply1 id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_11 = id_2;
  module_0 modCall_1 ();
  assign id_4 = -1;
  logic id_14 = -1;
  assign id_11 = id_2;
endmodule
