# digital_logic_project
This is my final project for digital logic in the third semester of university. There is also a documentation which I explain every thing.
