$date
	Sat Oct 22 22:31:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#40826
b1010 &
b1010 %
1$
b1010 !
1"
#40827
0"
#40830
b101 &
b101 %
#40834
b10000 &
b10000 %
#40838
b1000 &
b1000 %
#40842
b100 &
b100 %
#40846
b10 &
b10 %
#40850
b1 &
b1 %
1#
#40854
b0 &
0#
b0 %
0$
#1108655
1"
#1108658
b1010 &
b1010 %
1$
#1108659
0"
#1108662
b101 &
b101 %
#1108666
b10000 &
b10000 %
#1108670
b1000 &
b1000 %
#1108674
b100 &
b100 %
#1108678
b10 &
b10 %
#1108682
b1 &
b1 %
1#
#1108686
b0 &
0#
b0 %
0$
#2034949
b11010 !
1"
#2034950
b11010 &
b11010 %
1$
#2034951
0"
#2034954
b1101 &
b1101 %
#2034958
b101000 &
b101000 %
#2034962
b10100 &
b10100 %
#2034966
b1010 &
b1010 %
#2034970
b101 &
b101 %
#2034974
b10000 &
b10000 %
#2034978
b1000 &
b1000 %
#2034982
b100 &
b100 %
#2034986
b10 &
b10 %
#2034990
b1 &
1#
b1 %
#2034994
b0 &
b0 %
0#
0$
#4500012
