Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Oct  7 16:11:14 2023
| Host         : DESKTOP-I969E97 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LED_Blinker_timing_summary_routed.rpt -pb LED_Blinker_timing_summary_routed.pb -rpx LED_Blinker_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_Blinker
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.409        0.000                      0                  256        0.262        0.000                      0                  256       19.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        34.409        0.000                      0                  256        0.262        0.000                      0                  256       19.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       34.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.409ns  (required time - arrival time)
  Source:                 genblk1.r_CNT_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.058ns (20.707%)  route 4.051ns (79.293%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.361    i_clock_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  genblk1.r_CNT_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.817 r  genblk1.r_CNT_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.833     6.651    genblk1.r_CNT_1HZ_reg_n_0_[4]
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  genblk1.r_CNT_1HZ[31]_i_9/O
                         net (fo=1, routed)           1.040     7.814    genblk1.r_CNT_1HZ[31]_i_9_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150     7.964 f  genblk1.r_CNT_1HZ[31]_i_5/O
                         net (fo=2, routed)           0.948     8.912    genblk1.r_CNT_1HZ[31]_i_5_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.328     9.240 r  genblk1.r_CNT_1HZ[31]_i_1/O
                         net (fo=31, routed)          1.230    10.471    r_TOGGLE_1HZ
    SLICE_X39Y88         FDRE                                         r  genblk1.r_CNT_1HZ_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_clock (IN)
                         net (fo=0)                   0.000    40.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.559    44.917    i_clock_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  genblk1.r_CNT_1HZ_reg[29]/C
                         clock pessimism              0.428    45.344    
                         clock uncertainty           -0.035    45.309    
    SLICE_X39Y88         FDRE (Setup_fdre_C_R)       -0.429    44.880    genblk1.r_CNT_1HZ_reg[29]
  -------------------------------------------------------------------
                         required time                         44.880    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                 34.409    

Slack (MET) :             34.409ns  (required time - arrival time)
  Source:                 genblk1.r_CNT_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.058ns (20.707%)  route 4.051ns (79.293%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.361    i_clock_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  genblk1.r_CNT_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.817 r  genblk1.r_CNT_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.833     6.651    genblk1.r_CNT_1HZ_reg_n_0_[4]
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  genblk1.r_CNT_1HZ[31]_i_9/O
                         net (fo=1, routed)           1.040     7.814    genblk1.r_CNT_1HZ[31]_i_9_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150     7.964 f  genblk1.r_CNT_1HZ[31]_i_5/O
                         net (fo=2, routed)           0.948     8.912    genblk1.r_CNT_1HZ[31]_i_5_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.328     9.240 r  genblk1.r_CNT_1HZ[31]_i_1/O
                         net (fo=31, routed)          1.230    10.471    r_TOGGLE_1HZ
    SLICE_X39Y88         FDRE                                         r  genblk1.r_CNT_1HZ_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_clock (IN)
                         net (fo=0)                   0.000    40.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.559    44.917    i_clock_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  genblk1.r_CNT_1HZ_reg[30]/C
                         clock pessimism              0.428    45.344    
                         clock uncertainty           -0.035    45.309    
    SLICE_X39Y88         FDRE (Setup_fdre_C_R)       -0.429    44.880    genblk1.r_CNT_1HZ_reg[30]
  -------------------------------------------------------------------
                         required time                         44.880    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                 34.409    

Slack (MET) :             34.409ns  (required time - arrival time)
  Source:                 genblk1.r_CNT_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.058ns (20.707%)  route 4.051ns (79.293%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 44.917 - 40.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.361    i_clock_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  genblk1.r_CNT_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.817 r  genblk1.r_CNT_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.833     6.651    genblk1.r_CNT_1HZ_reg_n_0_[4]
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  genblk1.r_CNT_1HZ[31]_i_9/O
                         net (fo=1, routed)           1.040     7.814    genblk1.r_CNT_1HZ[31]_i_9_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150     7.964 f  genblk1.r_CNT_1HZ[31]_i_5/O
                         net (fo=2, routed)           0.948     8.912    genblk1.r_CNT_1HZ[31]_i_5_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.328     9.240 r  genblk1.r_CNT_1HZ[31]_i_1/O
                         net (fo=31, routed)          1.230    10.471    r_TOGGLE_1HZ
    SLICE_X39Y88         FDRE                                         r  genblk1.r_CNT_1HZ_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_clock (IN)
                         net (fo=0)                   0.000    40.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.559    44.917    i_clock_IBUF_BUFG
    SLICE_X39Y88         FDRE                                         r  genblk1.r_CNT_1HZ_reg[31]/C
                         clock pessimism              0.428    45.344    
                         clock uncertainty           -0.035    45.309    
    SLICE_X39Y88         FDRE (Setup_fdre_C_R)       -0.429    44.880    genblk1.r_CNT_1HZ_reg[31]
  -------------------------------------------------------------------
                         required time                         44.880    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                 34.409    

Slack (MET) :             34.547ns  (required time - arrival time)
  Source:                 genblk1.r_CNT_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.058ns (21.284%)  route 3.913ns (78.716%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 44.916 - 40.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.361    i_clock_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  genblk1.r_CNT_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.817 r  genblk1.r_CNT_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.833     6.651    genblk1.r_CNT_1HZ_reg_n_0_[4]
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  genblk1.r_CNT_1HZ[31]_i_9/O
                         net (fo=1, routed)           1.040     7.814    genblk1.r_CNT_1HZ[31]_i_9_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150     7.964 f  genblk1.r_CNT_1HZ[31]_i_5/O
                         net (fo=2, routed)           0.948     8.912    genblk1.r_CNT_1HZ[31]_i_5_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.328     9.240 r  genblk1.r_CNT_1HZ[31]_i_1/O
                         net (fo=31, routed)          1.092    10.332    r_TOGGLE_1HZ
    SLICE_X39Y87         FDRE                                         r  genblk1.r_CNT_1HZ_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_clock (IN)
                         net (fo=0)                   0.000    40.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.558    44.916    i_clock_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  genblk1.r_CNT_1HZ_reg[25]/C
                         clock pessimism              0.428    45.343    
                         clock uncertainty           -0.035    45.308    
    SLICE_X39Y87         FDRE (Setup_fdre_C_R)       -0.429    44.879    genblk1.r_CNT_1HZ_reg[25]
  -------------------------------------------------------------------
                         required time                         44.879    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 34.547    

Slack (MET) :             34.547ns  (required time - arrival time)
  Source:                 genblk1.r_CNT_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.058ns (21.284%)  route 3.913ns (78.716%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 44.916 - 40.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.361    i_clock_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  genblk1.r_CNT_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.817 r  genblk1.r_CNT_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.833     6.651    genblk1.r_CNT_1HZ_reg_n_0_[4]
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  genblk1.r_CNT_1HZ[31]_i_9/O
                         net (fo=1, routed)           1.040     7.814    genblk1.r_CNT_1HZ[31]_i_9_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150     7.964 f  genblk1.r_CNT_1HZ[31]_i_5/O
                         net (fo=2, routed)           0.948     8.912    genblk1.r_CNT_1HZ[31]_i_5_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.328     9.240 r  genblk1.r_CNT_1HZ[31]_i_1/O
                         net (fo=31, routed)          1.092    10.332    r_TOGGLE_1HZ
    SLICE_X39Y87         FDRE                                         r  genblk1.r_CNT_1HZ_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_clock (IN)
                         net (fo=0)                   0.000    40.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.558    44.916    i_clock_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  genblk1.r_CNT_1HZ_reg[26]/C
                         clock pessimism              0.428    45.343    
                         clock uncertainty           -0.035    45.308    
    SLICE_X39Y87         FDRE (Setup_fdre_C_R)       -0.429    44.879    genblk1.r_CNT_1HZ_reg[26]
  -------------------------------------------------------------------
                         required time                         44.879    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 34.547    

Slack (MET) :             34.547ns  (required time - arrival time)
  Source:                 genblk1.r_CNT_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.058ns (21.284%)  route 3.913ns (78.716%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 44.916 - 40.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.361    i_clock_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  genblk1.r_CNT_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.817 r  genblk1.r_CNT_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.833     6.651    genblk1.r_CNT_1HZ_reg_n_0_[4]
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  genblk1.r_CNT_1HZ[31]_i_9/O
                         net (fo=1, routed)           1.040     7.814    genblk1.r_CNT_1HZ[31]_i_9_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150     7.964 f  genblk1.r_CNT_1HZ[31]_i_5/O
                         net (fo=2, routed)           0.948     8.912    genblk1.r_CNT_1HZ[31]_i_5_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.328     9.240 r  genblk1.r_CNT_1HZ[31]_i_1/O
                         net (fo=31, routed)          1.092    10.332    r_TOGGLE_1HZ
    SLICE_X39Y87         FDRE                                         r  genblk1.r_CNT_1HZ_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_clock (IN)
                         net (fo=0)                   0.000    40.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.558    44.916    i_clock_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  genblk1.r_CNT_1HZ_reg[27]/C
                         clock pessimism              0.428    45.343    
                         clock uncertainty           -0.035    45.308    
    SLICE_X39Y87         FDRE (Setup_fdre_C_R)       -0.429    44.879    genblk1.r_CNT_1HZ_reg[27]
  -------------------------------------------------------------------
                         required time                         44.879    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 34.547    

Slack (MET) :             34.547ns  (required time - arrival time)
  Source:                 genblk1.r_CNT_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.058ns (21.284%)  route 3.913ns (78.716%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 44.916 - 40.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.361    i_clock_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  genblk1.r_CNT_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.817 r  genblk1.r_CNT_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.833     6.651    genblk1.r_CNT_1HZ_reg_n_0_[4]
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  genblk1.r_CNT_1HZ[31]_i_9/O
                         net (fo=1, routed)           1.040     7.814    genblk1.r_CNT_1HZ[31]_i_9_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150     7.964 f  genblk1.r_CNT_1HZ[31]_i_5/O
                         net (fo=2, routed)           0.948     8.912    genblk1.r_CNT_1HZ[31]_i_5_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.328     9.240 r  genblk1.r_CNT_1HZ[31]_i_1/O
                         net (fo=31, routed)          1.092    10.332    r_TOGGLE_1HZ
    SLICE_X39Y87         FDRE                                         r  genblk1.r_CNT_1HZ_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_clock (IN)
                         net (fo=0)                   0.000    40.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.558    44.916    i_clock_IBUF_BUFG
    SLICE_X39Y87         FDRE                                         r  genblk1.r_CNT_1HZ_reg[28]/C
                         clock pessimism              0.428    45.343    
                         clock uncertainty           -0.035    45.308    
    SLICE_X39Y87         FDRE (Setup_fdre_C_R)       -0.429    44.879    genblk1.r_CNT_1HZ_reg[28]
  -------------------------------------------------------------------
                         required time                         44.879    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                 34.547    

Slack (MET) :             34.694ns  (required time - arrival time)
  Source:                 genblk1.r_CNT_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.058ns (21.938%)  route 3.765ns (78.062%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 44.915 - 40.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.361    i_clock_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  genblk1.r_CNT_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.817 r  genblk1.r_CNT_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.833     6.651    genblk1.r_CNT_1HZ_reg_n_0_[4]
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  genblk1.r_CNT_1HZ[31]_i_9/O
                         net (fo=1, routed)           1.040     7.814    genblk1.r_CNT_1HZ[31]_i_9_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150     7.964 f  genblk1.r_CNT_1HZ[31]_i_5/O
                         net (fo=2, routed)           0.948     8.912    genblk1.r_CNT_1HZ[31]_i_5_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.328     9.240 r  genblk1.r_CNT_1HZ[31]_i_1/O
                         net (fo=31, routed)          0.944    10.184    r_TOGGLE_1HZ
    SLICE_X39Y86         FDRE                                         r  genblk1.r_CNT_1HZ_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_clock (IN)
                         net (fo=0)                   0.000    40.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.557    44.915    i_clock_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  genblk1.r_CNT_1HZ_reg[21]/C
                         clock pessimism              0.428    45.342    
                         clock uncertainty           -0.035    45.307    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    44.878    genblk1.r_CNT_1HZ_reg[21]
  -------------------------------------------------------------------
                         required time                         44.878    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                 34.694    

Slack (MET) :             34.694ns  (required time - arrival time)
  Source:                 genblk1.r_CNT_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.058ns (21.938%)  route 3.765ns (78.062%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 44.915 - 40.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.361    i_clock_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  genblk1.r_CNT_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.817 r  genblk1.r_CNT_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.833     6.651    genblk1.r_CNT_1HZ_reg_n_0_[4]
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  genblk1.r_CNT_1HZ[31]_i_9/O
                         net (fo=1, routed)           1.040     7.814    genblk1.r_CNT_1HZ[31]_i_9_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150     7.964 f  genblk1.r_CNT_1HZ[31]_i_5/O
                         net (fo=2, routed)           0.948     8.912    genblk1.r_CNT_1HZ[31]_i_5_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.328     9.240 r  genblk1.r_CNT_1HZ[31]_i_1/O
                         net (fo=31, routed)          0.944    10.184    r_TOGGLE_1HZ
    SLICE_X39Y86         FDRE                                         r  genblk1.r_CNT_1HZ_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_clock (IN)
                         net (fo=0)                   0.000    40.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.557    44.915    i_clock_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  genblk1.r_CNT_1HZ_reg[22]/C
                         clock pessimism              0.428    45.342    
                         clock uncertainty           -0.035    45.307    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    44.878    genblk1.r_CNT_1HZ_reg[22]
  -------------------------------------------------------------------
                         required time                         44.878    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                 34.694    

Slack (MET) :             34.694ns  (required time - arrival time)
  Source:                 genblk1.r_CNT_1HZ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.058ns (21.938%)  route 3.765ns (78.062%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 44.915 - 40.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.727     5.361    i_clock_IBUF_BUFG
    SLICE_X39Y81         FDRE                                         r  genblk1.r_CNT_1HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.817 r  genblk1.r_CNT_1HZ_reg[4]/Q
                         net (fo=2, routed)           0.833     6.651    genblk1.r_CNT_1HZ_reg_n_0_[4]
    SLICE_X38Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  genblk1.r_CNT_1HZ[31]_i_9/O
                         net (fo=1, routed)           1.040     7.814    genblk1.r_CNT_1HZ[31]_i_9_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.150     7.964 f  genblk1.r_CNT_1HZ[31]_i_5/O
                         net (fo=2, routed)           0.948     8.912    genblk1.r_CNT_1HZ[31]_i_5_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.328     9.240 r  genblk1.r_CNT_1HZ[31]_i_1/O
                         net (fo=31, routed)          0.944    10.184    r_TOGGLE_1HZ
    SLICE_X39Y86         FDRE                                         r  genblk1.r_CNT_1HZ_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_clock (IN)
                         net (fo=0)                   0.000    40.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.557    44.915    i_clock_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  genblk1.r_CNT_1HZ_reg[23]/C
                         clock pessimism              0.428    45.342    
                         clock uncertainty           -0.035    45.307    
    SLICE_X39Y86         FDRE (Setup_fdre_C_R)       -0.429    44.878    genblk1.r_CNT_1HZ_reg[23]
  -------------------------------------------------------------------
                         required time                         44.878    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                 34.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 genblk1.r_TOGGLE_50HZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_TOGGLE_50HZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.584     1.462    i_clock_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  genblk1.r_TOGGLE_50HZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  genblk1.r_TOGGLE_50HZ_reg/Q
                         net (fo=2, routed)           0.167     1.770    genblk1.r_TOGGLE_50HZ_reg_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.815 r  genblk1.r_TOGGLE_50HZ_i_1/O
                         net (fo=1, routed)           0.000     1.815    genblk1.r_TOGGLE_50HZ_i_1_n_0
    SLICE_X43Y84         FDRE                                         r  genblk1.r_TOGGLE_50HZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.852     1.977    i_clock_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  genblk1.r_TOGGLE_50HZ_reg/C
                         clock pessimism             -0.515     1.462    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.091     1.553    genblk1.r_TOGGLE_50HZ_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1.r_CNT_100HZ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_100HZ_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.586     1.464    i_clock_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  genblk1.r_CNT_100HZ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  genblk1.r_CNT_100HZ_reg[28]/Q
                         net (fo=2, routed)           0.119     1.724    genblk1.r_CNT_100HZ_reg_n_0_[28]
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  genblk1.r_CNT_100HZ_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    data0[28]
    SLICE_X41Y88         FDRE                                         r  genblk1.r_CNT_100HZ_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.856     1.981    i_clock_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  genblk1.r_CNT_100HZ_reg[28]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.105     1.569    genblk1.r_CNT_100HZ_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1.r_TOGGLE_10HZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_TOGGLE_10HZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.582     1.460    i_clock_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  genblk1.r_TOGGLE_10HZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  genblk1.r_TOGGLE_10HZ_reg/Q
                         net (fo=2, routed)           0.168     1.769    genblk1.r_TOGGLE_10HZ_reg_n_0
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.814 r  genblk1.r_TOGGLE_10HZ_i_1/O
                         net (fo=1, routed)           0.000     1.814    genblk1.r_TOGGLE_10HZ_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  genblk1.r_TOGGLE_10HZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.850     1.975    i_clock_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  genblk1.r_TOGGLE_10HZ_reg/C
                         clock pessimism             -0.515     1.460    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.091     1.551    genblk1.r_TOGGLE_10HZ_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genblk1.r_TOGGLE_1HZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_TOGGLE_1HZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.582     1.460    i_clock_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  genblk1.r_TOGGLE_1HZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  genblk1.r_TOGGLE_1HZ_reg/Q
                         net (fo=2, routed)           0.175     1.799    genblk1.r_TOGGLE_1HZ_reg_n_0
    SLICE_X38Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  genblk1.r_TOGGLE_1HZ_i_1/O
                         net (fo=1, routed)           0.000     1.844    genblk1.r_TOGGLE_1HZ_i_1_n_0
    SLICE_X38Y84         FDRE                                         r  genblk1.r_TOGGLE_1HZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.850     1.975    i_clock_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  genblk1.r_TOGGLE_1HZ_reg/C
                         clock pessimism             -0.515     1.460    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.120     1.580    genblk1.r_TOGGLE_1HZ_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genblk1.r_CNT_100HZ_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_100HZ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.585     1.463    i_clock_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  genblk1.r_CNT_100HZ_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  genblk1.r_CNT_100HZ_reg[24]/Q
                         net (fo=2, routed)           0.120     1.724    genblk1.r_CNT_100HZ_reg_n_0_[24]
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  genblk1.r_CNT_100HZ_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    data0[24]
    SLICE_X41Y87         FDRE                                         r  genblk1.r_CNT_100HZ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.854     1.979    i_clock_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  genblk1.r_CNT_100HZ_reg[24]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.105     1.568    genblk1.r_CNT_100HZ_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genblk1.r_CNT_100HZ_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_100HZ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.584     1.462    i_clock_IBUF_BUFG
    SLICE_X41Y84         FDRE                                         r  genblk1.r_CNT_100HZ_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  genblk1.r_CNT_100HZ_reg[12]/Q
                         net (fo=2, routed)           0.120     1.723    genblk1.r_CNT_100HZ_reg_n_0_[12]
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  genblk1.r_CNT_100HZ_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    data0[12]
    SLICE_X41Y84         FDRE                                         r  genblk1.r_CNT_100HZ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.852     1.977    i_clock_IBUF_BUFG
    SLICE_X41Y84         FDRE                                         r  genblk1.r_CNT_100HZ_reg[12]/C
                         clock pessimism             -0.515     1.462    
    SLICE_X41Y84         FDRE (Hold_fdre_C_D)         0.105     1.567    genblk1.r_CNT_100HZ_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genblk1.r_CNT_1HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.582     1.460    i_clock_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  genblk1.r_CNT_1HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  genblk1.r_CNT_1HZ_reg[20]/Q
                         net (fo=2, routed)           0.120     1.721    genblk1.r_CNT_1HZ_reg_n_0_[20]
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  genblk1.r_CNT_1HZ_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    genblk1.r_CNT_1HZ_reg[20]_i_1_n_4
    SLICE_X39Y85         FDRE                                         r  genblk1.r_CNT_1HZ_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.851     1.976    i_clock_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  genblk1.r_CNT_1HZ_reg[20]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.105     1.565    genblk1.r_CNT_1HZ_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genblk1.r_CNT_1HZ_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_1HZ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.582     1.460    i_clock_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  genblk1.r_CNT_1HZ_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  genblk1.r_CNT_1HZ_reg[24]/Q
                         net (fo=2, routed)           0.120     1.721    genblk1.r_CNT_1HZ_reg_n_0_[24]
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  genblk1.r_CNT_1HZ_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    genblk1.r_CNT_1HZ_reg[24]_i_1_n_4
    SLICE_X39Y86         FDRE                                         r  genblk1.r_CNT_1HZ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.851     1.976    i_clock_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  genblk1.r_CNT_1HZ_reg[24]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.105     1.565    genblk1.r_CNT_1HZ_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genblk1.r_CNT_100HZ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_100HZ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.584     1.462    i_clock_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  genblk1.r_CNT_100HZ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  genblk1.r_CNT_100HZ_reg[16]/Q
                         net (fo=2, routed)           0.120     1.723    genblk1.r_CNT_100HZ_reg_n_0_[16]
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  genblk1.r_CNT_100HZ_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    data0[16]
    SLICE_X41Y85         FDRE                                         r  genblk1.r_CNT_100HZ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.853     1.978    i_clock_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  genblk1.r_CNT_100HZ_reg[16]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.105     1.567    genblk1.r_CNT_100HZ_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genblk1.r_CNT_100HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1.r_CNT_100HZ_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.584     1.462    i_clock_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  genblk1.r_CNT_100HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  genblk1.r_CNT_100HZ_reg[20]/Q
                         net (fo=2, routed)           0.120     1.723    genblk1.r_CNT_100HZ_reg_n_0_[20]
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  genblk1.r_CNT_100HZ_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    data0[20]
    SLICE_X41Y86         FDRE                                         r  genblk1.r_CNT_100HZ_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.853     1.978    i_clock_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  genblk1.r_CNT_100HZ_reg[20]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.105     1.567    genblk1.r_CNT_100HZ_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X42Y84    genblk1.r_CNT_100HZ_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X41Y85    genblk1.r_CNT_100HZ_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X41Y85    genblk1.r_CNT_100HZ_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X41Y85    genblk1.r_CNT_100HZ_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X41Y85    genblk1.r_CNT_100HZ_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X41Y86    genblk1.r_CNT_100HZ_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X42Y84    genblk1.r_CNT_100HZ_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X42Y84    genblk1.r_CNT_100HZ_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y85    genblk1.r_CNT_100HZ_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y85    genblk1.r_CNT_100HZ_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X42Y84    genblk1.r_CNT_100HZ_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X42Y84    genblk1.r_CNT_100HZ_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y84    genblk1.r_CNT_100HZ_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y85    genblk1.r_CNT_100HZ_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X41Y85    genblk1.r_CNT_100HZ_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switch_2
                            (input port)
  Destination:            o_led_drive
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.379ns  (logic 5.361ns (51.657%)  route 5.017ns (48.343%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  i_switch_2 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_2
    M19                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  i_switch_2_IBUF_inst/O
                         net (fo=1, routed)           1.512     3.058    i_switch_2_IBUF
    SLICE_X43Y84         LUT6 (Prop_lut6_I4_O)        0.124     3.182 r  o_led_drive_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.154     3.336    r_LED_SELECT
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.460 r  o_led_drive_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.351     6.811    o_led_drive_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    10.379 r  o_led_drive_OBUF_inst/O
                         net (fo=0)                   0.000    10.379    o_led_drive
    R14                                                               r  o_led_drive (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switch_1
                            (input port)
  Destination:            o_led_drive
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.128ns  (logic 1.661ns (53.108%)  route 1.467ns (46.892%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  i_switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_1
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  i_switch_1_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.637    i_switch_1_IBUF
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.045     0.682 r  o_led_drive_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.052     0.734    r_LED_SELECT
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.045     0.779 r  o_led_drive_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.081     1.860    o_led_drive_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.128 r  o_led_drive_OBUF_inst/O
                         net (fo=0)                   0.000     3.128    o_led_drive
    R14                                                               r  o_led_drive (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.r_TOGGLE_10HZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_led_drive
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 4.271ns (48.950%)  route 4.455ns (51.050%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.731     5.365    i_clock_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  genblk1.r_TOGGLE_10HZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     5.821 r  genblk1.r_TOGGLE_10HZ_reg/Q
                         net (fo=2, routed)           0.949     6.771    genblk1.r_TOGGLE_10HZ_reg_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  o_led_drive_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.154     7.049    r_LED_SELECT
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.173 r  o_led_drive_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.351    10.524    o_led_drive_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567    14.091 r  o_led_drive_OBUF_inst/O
                         net (fo=0)                   0.000    14.091    o_led_drive
    R14                                                               r  o_led_drive (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.r_TOGGLE_50HZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_led_drive
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.801ns  (logic 1.499ns (53.506%)  route 1.302ns (46.494%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.584     1.462    i_clock_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  genblk1.r_TOGGLE_50HZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  genblk1.r_TOGGLE_50HZ_reg/Q
                         net (fo=2, routed)           0.169     1.772    genblk1.r_TOGGLE_50HZ_reg_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  o_led_drive_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.052     1.869    r_LED_SELECT
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.914 r  o_led_drive_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.081     2.995    o_led_drive_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     4.263 r  o_led_drive_OBUF_inst/O
                         net (fo=0)                   0.000     4.263    o_led_drive
    R14                                                               r  o_led_drive (OUT)
  -------------------------------------------------------------------    -------------------





