##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFClk
		4.2::Critical Path Report for FanController_PWM_CLOCK_25k_10b_1
		4.3::Critical Path Report for FanController_TACH_CLK_500K
		4.4::Critical Path Report for Pin_Input(0)_PAD
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. FanController_TACH_CLK_500K:R)
		5.2::Critical Path Report for (FanController_PWM_CLOCK_25k_10b_1:R vs. FanController_PWM_CLOCK_25k_10b_1:R)
		5.3::Critical Path Report for (FanController_PWM_CLOCK_25k_10b_1:R vs. FanController_TACH_CLK_500K:R)
		5.4::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
		5.5::Critical Path Report for (Pin_Input(0)_PAD:R vs. FanController_TACH_CLK_500K:R)
		5.6::Critical Path Report for (Pin_Input(0)_PAD:R vs. Pin_Input(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: Clock_4                                 | N/A                    | Target: 2.00 MHz    | 
Clock: Clock_4(FFB)                            | N/A                    | Target: 2.00 MHz    | 
Clock: CyECO                                   | N/A                    | Target: 24.00 MHz   | 
Clock: CyHFClk                                 | Frequency: 67.95 MHz   | Target: 48.00 MHz   | 
Clock: CyILO                                   | N/A                    | Target: 0.03 MHz    | 
Clock: CyIMO                                   | N/A                    | Target: 48.00 MHz   | 
Clock: CyLFClk                                 | N/A                    | Target: 0.03 MHz    | 
Clock: CyRouted1                               | N/A                    | Target: 48.00 MHz   | 
Clock: CySysClk                                | N/A                    | Target: 48.00 MHz   | 
Clock: CyWCO                                   | N/A                    | Target: 0.03 MHz    | 
Clock: FanController_PWM_CLOCK_25k_10b_1       | Frequency: 67.95 MHz   | Target: 24.00 MHz   | 
Clock: FanController_PWM_CLOCK_25k_10b_1(FFB)  | N/A                    | Target: 24.00 MHz   | 
Clock: FanController_TACH_CLK_500K             | Frequency: 33.03 MHz   | Target: 0.50 MHz    | 
Clock: Pin_Input(0)_PAD                        | Frequency: 107.20 MHz  | Target: 100.00 MHz  | 
Clock: UART_SCBCLK                             | N/A                    | Target: 1.37 MHz    | 
Clock: UART_SCBCLK(FFB)                        | N/A                    | Target: 1.37 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                       Capture Clock                      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------------  ---------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFClk                            FanController_TACH_CLK_500K        20833.3          7855        N/A              N/A         N/A              N/A         N/A              N/A         
FanController_PWM_CLOCK_25k_10b_1  FanController_PWM_CLOCK_25k_10b_1  41666.7          29015       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_PWM_CLOCK_25k_10b_1  FanController_TACH_CLK_500K        20833.3          6116        N/A              N/A         N/A              N/A         N/A              N/A         
FanController_TACH_CLK_500K        FanController_TACH_CLK_500K        2e+006           1969726     N/A              N/A         N/A              N/A         N/A              N/A         
Pin_Input(0)_PAD                   FanController_TACH_CLK_500K        10000            -13214      N/A              N/A         N/A              N/A         N/A              N/A         
Pin_Input(0)_PAD                   Pin_Input(0)_PAD                   10000            671         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase                          
------------  ------------  ----------------------------------------  
Pin_A(0)_PAD  20790         FanController_PWM_CLOCK_25k_10b_1(FFB):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 67.95 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 6116p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -3510
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell11    8628  11208   6116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell11                0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for FanController_PWM_CLOCK_25k_10b_1
***************************************************************
Clock: FanController_PWM_CLOCK_25k_10b_1
Frequency: 67.95 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 6116p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -3510
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell11    8628  11208   6116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell11                0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for FanController_TACH_CLK_500K
*********************************************************
Clock: FanController_TACH_CLK_500K
Frequency: 33.03 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_7
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1969726p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26764
-------------------------------------   ----- 
End-of-path arrival time (ps)           26764
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q                 macrocell16     1250   1250  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2    datapathcell3   4896   6146  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   9710  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4830  20686  1969726  RISE       1
\FanController:FanTach:tach_state_0\/main_7            macrocell18     6078  26764  1969726  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Pin_Input(0)_PAD
**********************************************
Clock: Pin_Input(0)_PAD
Frequency: 107.20 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_676/main_1
Capture Clock  : Net_676/clock_0
Path slack     : 671p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12717
+ Cycle adjust (Pin_Input(0)_PAD:R#1 vs. Pin_Input(0)_PAD:R#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   19207

Launch Clock Arrival Time                       0
+ Clock path delay                      14988
+ Data path delay                        3548
-------------------------------------   ----- 
End-of-path arrival time (ps)           18536
 
Launch Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       9814   9814  RISE       1
\FreqDiv_1:count_0\/clock_0                           macrocell22   5174  14988  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q  macrocell22   1250  16238    671  RISE       1
Net_676/main_1         macrocell4    2298  18536    671  RISE       1

Capture Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       7543   7543  RISE       1
Net_676/clock_0                                       macrocell4    5174  12717  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. FanController_TACH_CLK_500K:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb
Path End       : \FanController:drq\/main_0
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 7855p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyHFClk:R#96 vs. FanController_TACH_CLK_500K:R#2)   20833
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9469
-------------------------------------   ---- 
End-of-path arrival time (ps)           9469
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/busclk      datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb  datapathcell3   7210   7210   7855  RISE       1
\FanController:drq\/main_0                                  macrocell5      2259   9469   7855  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:drq\/clock_0                               macrocell5                 0      0  RISE       1


5.2::Critical Path Report for (FanController_PWM_CLOCK_25k_10b_1:R vs. FanController_PWM_CLOCK_25k_10b_1:R)
***********************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_4
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_1
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 29015p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -1570
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11082
-------------------------------------   ----- 
End-of-path arrival time (ps)           11082
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_4  controlcell1   2580   2580  29015  RISE       1
\FanController:B_FanCtrl:speed_status\/main_0         macrocell1     2838   5418  29015  RISE       1
\FanController:B_FanCtrl:speed_status\/q              macrocell1     3350   8768  29015  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_1     statusicell1   2313  11082  29015  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock            statusicell1               0      0  RISE       1


5.3::Critical Path Report for (FanController_PWM_CLOCK_25k_10b_1:R vs. FanController_TACH_CLK_500K:R)
*****************************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 6116p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -3510
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell11    8628  11208   6116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell11                0      0  RISE       1


5.4::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
***********************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_7
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1969726p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26764
-------------------------------------   ----- 
End-of-path arrival time (ps)           26764
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q                 macrocell16     1250   1250  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2    datapathcell3   4896   6146  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   9710  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4830  20686  1969726  RISE       1
\FanController:FanTach:tach_state_0\/main_7            macrocell18     6078  26764  1969726  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1


5.5::Critical Path Report for (Pin_Input(0)_PAD:R vs. FanController_TACH_CLK_500K:R)
************************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_676/q
Path End       : \FanController:FanTach:tach\/main_0
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : -13214p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Pin_Input(0)_PAD:R#200 vs. FanController_TACH_CLK_500K:R#2)   10000
- Setup time                                                                  -3510
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 6490

Launch Clock Arrival Time                       0
+ Clock path delay                      14988
+ Data path delay                        4716
-------------------------------------   ----- 
End-of-path arrival time (ps)           19704
 
Launch Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       9814   9814  RISE       1
Net_676/clock_0                                       macrocell4    5174  14988  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_676/q                            macrocell4    1250  16238  -13214  RISE       1
\FanController:FanTach:tach\/main_0  macrocell8    3466  19704  -13214  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell8                 0      0  RISE       1


5.6::Critical Path Report for (Pin_Input(0)_PAD:R vs. Pin_Input(0)_PAD:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_676/main_1
Capture Clock  : Net_676/clock_0
Path slack     : 671p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12717
+ Cycle adjust (Pin_Input(0)_PAD:R#1 vs. Pin_Input(0)_PAD:R#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   19207

Launch Clock Arrival Time                       0
+ Clock path delay                      14988
+ Data path delay                        3548
-------------------------------------   ----- 
End-of-path arrival time (ps)           18536
 
Launch Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       9814   9814  RISE       1
\FreqDiv_1:count_0\/clock_0                           macrocell22   5174  14988  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q  macrocell22   1250  16238    671  RISE       1
Net_676/main_1         macrocell4    2298  18536    671  RISE       1

Capture Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       7543   7543  RISE       1
Net_676/clock_0                                       macrocell4    5174  12717  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_676/q
Path End       : \FanController:FanTach:tach\/main_0
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : -13214p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (Pin_Input(0)_PAD:R#200 vs. FanController_TACH_CLK_500K:R#2)   10000
- Setup time                                                                  -3510
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 6490

Launch Clock Arrival Time                       0
+ Clock path delay                      14988
+ Data path delay                        4716
-------------------------------------   ----- 
End-of-path arrival time (ps)           19704
 
Launch Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       9814   9814  RISE       1
Net_676/clock_0                                       macrocell4    5174  14988  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_676/q                            macrocell4    1250  16238  -13214  RISE       1
\FanController:FanTach:tach\/main_0  macrocell8    3466  19704  -13214  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_676/main_1
Capture Clock  : Net_676/clock_0
Path slack     : 671p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12717
+ Cycle adjust (Pin_Input(0)_PAD:R#1 vs. Pin_Input(0)_PAD:R#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   19207

Launch Clock Arrival Time                       0
+ Clock path delay                      14988
+ Data path delay                        3548
-------------------------------------   ----- 
End-of-path arrival time (ps)           18536
 
Launch Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       9814   9814  RISE       1
\FreqDiv_1:count_0\/clock_0                           macrocell22   5174  14988  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q  macrocell22   1250  16238    671  RISE       1
Net_676/main_1         macrocell4    2298  18536    671  RISE       1

Capture Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       7543   7543  RISE       1
Net_676/clock_0                                       macrocell4    5174  12717  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_676/main_0
Capture Clock  : Net_676/clock_0
Path slack     : 674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12717
+ Cycle adjust (Pin_Input(0)_PAD:R#1 vs. Pin_Input(0)_PAD:R#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   19207

Launch Clock Arrival Time                       0
+ Clock path delay                      14988
+ Data path delay                        3545
-------------------------------------   ----- 
End-of-path arrival time (ps)           18533
 
Launch Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       9814   9814  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                    macrocell21   5174  14988  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell21   1250  16238    674  RISE       1
Net_676/main_0                macrocell4    2295  18533    674  RISE       1

Capture Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       7543   7543  RISE       1
Net_676/clock_0                                       macrocell4    5174  12717  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12717
+ Cycle adjust (Pin_Input(0)_PAD:R#1 vs. Pin_Input(0)_PAD:R#2)   10000
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   19207

Launch Clock Arrival Time                       0
+ Clock path delay                      14988
+ Data path delay                        3545
-------------------------------------   ----- 
End-of-path arrival time (ps)           18533
 
Launch Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       9814   9814  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                    macrocell21   5174  14988  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell21   1250  16238    674  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell22   2295  18533    674  RISE       1

Capture Clock Path
pin name                                              model name   delay     AT  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ----  ------
Pin_Input(0)_PAD                                      CyberPong        0      0  RISE       1
Pin_Input(0)/pad_in                                   iocell3          0      0  RISE       1
Pin_Input(0)/fb                                       iocell3       7543   7543  RISE       1
\FreqDiv_1:count_0\/clock_0                           macrocell22   5174  12717  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 6116p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -3510
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell11    8628  11208   6116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell11                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clk_en
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 7555p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5       controlcell1    2580   2580   6116  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clk_en  datapathcell1   8598  11178   7555  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_393\/clk_en
Capture Clock  : \FanController:Net_393\/clock_0
Path slack     : 7555p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:Net_393\/clk_en                        macrocell9     8598  11178   7555  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell9                 0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/clk_en
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 7555p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:gf_dmp_state\/clk_en           macrocell11    8598  11178   7555  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell11                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb
Path End       : \FanController:drq\/main_0
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 7855p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyHFClk:R#96 vs. FanController_TACH_CLK_500K:R#2)   20833
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9469
-------------------------------------   ---- 
End-of-path arrival time (ps)           9469
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/busclk      datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb  datapathcell3   7210   7210   7855  RISE       1
\FanController:drq\/main_0                                  macrocell5      2259   9469   7855  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:drq\/clock_0                               macrocell5                 0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_5
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 7855p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyHFClk:R#96 vs. FanController_TACH_CLK_500K:R#2)   20833
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9469
-------------------------------------   ---- 
End-of-path arrival time (ps)           9469
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/busclk      datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb  datapathcell3   7210   7210   7855  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_5              macrocell19     2259   9469   7855  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb
Path End       : \FanController:FanTach:tach_state_0\/main_5
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 7873p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyHFClk:R#96 vs. FanController_TACH_CLK_500K:R#2)   20833
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9450
-------------------------------------   ---- 
End-of-path arrival time (ps)           9450
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/busclk      datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb  datapathcell3   7210   7210   7855  RISE       1
\FanController:FanTach:tach_state_0\/main_5                 macrocell18     2240   9450   7873  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:P4:TachAddrControl\/clk_en
Capture Clock  : \FanController:FanTach:P4:TachAddrControl\/clock
Path slack     : 8262p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:P4:TachAddrControl\/clk_en     controlcell2   7891  10471   8262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:P4:TachAddrControl\/clock          controlcell2               0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/clk_en
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 8262p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1    2580   2580   6116  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clk_en   datapathcell2   7891  10471   8262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach\/clk_en
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 8262p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:tach\/clk_en                   macrocell8     7891  10471   8262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_state\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 8262p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:glitch_filter_state\/clk_en    macrocell13    7891  10471   8262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell13                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_ld\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 8262p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:glitch_filter_ld\/clk_en       macrocell14    7891  10471   8262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0          macrocell14                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:filtered_rising_tach\/clk_en
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 8262p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:filtered_rising_tach\/clk_en   macrocell15    7891  10471   8262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell15                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u1\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 10441p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1    2580   2580   6116  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clk_en      datapathcell4   5712   8292  10441  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:drq\/clk_en
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 10441p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:drq\/clk_en                            macrocell5     5712   8292  10441  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:drq\/clock_0                               macrocell5                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:reg_enable\/clk_en
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 10441p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:reg_enable\/clk_en             macrocell12    5712   8292  10441  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell12                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_2\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 10441p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:tach_state_2\/clk_en           macrocell16    5712   8292  10441  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_0\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 10441p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:tach_state_0\/clk_en           macrocell18    5712   8292  10441  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:sync2_tach_cnt3\/clk_en
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 10441p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clk_en        macrocell19    5712   8292  10441  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:fifo_load\/clk_en
Capture Clock  : \FanController:FanTach:fifo_load\/clock_0
Path slack     : 10441p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:fifo_load\/clk_en              macrocell20    5712   8292  10441  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:fifo_load\/clock_0                 macrocell20                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u0\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 10462p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8271
-------------------------------------   ---- 
End-of-path arrival time (ps)           8271
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1    2580   2580   6116  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clk_en      datapathcell3   5691   8271  10462  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock           datapathcell3              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:end_of_measurement\/clk_en
Capture Clock  : \FanController:FanTach:end_of_measurement\/clock_0
Path slack     : 10462p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8271
-------------------------------------   ---- 
End-of-path arrival time (ps)           8271
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:end_of_measurement\/clk_en     macrocell10    5691   8271  10462  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0        macrocell10                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_1\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 10462p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8271
-------------------------------------   ---- 
End-of-path arrival time (ps)           8271
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:tach_state_1\/clk_en           macrocell17    5691   8271  10462  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:reg_enable\/main_0
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 11153p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -3510
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   6116  RISE       1
\FanController:FanTach:reg_enable\/main_0             macrocell12    3590   6170  11153  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell12                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_4
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_1
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 29015p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -1570
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11082
-------------------------------------   ----- 
End-of-path arrival time (ps)           11082
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_4  controlcell1   2580   2580  29015  RISE       1
\FanController:B_FanCtrl:speed_status\/main_0         macrocell1     2838   5418  29015  RISE       1
\FanController:B_FanCtrl:speed_status\/q              macrocell1     3350   8768  29015  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_1     statusicell1   2313  11082  29015  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock            statusicell1               0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_1
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_0
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 29020p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -1570
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11077
-------------------------------------   ----- 
End-of-path arrival time (ps)           11077
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_1  controlcell1   2580   2580  29020  RISE       1
\FanController:B_FanCtrl:stall_status\/main_0         macrocell2     2833   5413  29020  RISE       1
\FanController:B_FanCtrl:stall_status\/q              macrocell2     3350   8763  29020  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_0     statusicell1   2314  11077  29020  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock            statusicell1               0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_3
Path End       : \FanController:B_FanCtrl:alert_reg\/main_0
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 31537p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -3510
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_3  controlcell1   2580   2580  31537  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_0            macrocell6     4040   6620  31537  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0               macrocell6                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:AlertStatusReg\/interrupt
Path End       : \FanController:B_FanCtrl:alert_reg\/main_3
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 31804p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -3510
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock            statusicell1               0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:AlertStatusReg\/interrupt  statusicell1   4030   4030  31804  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_3          macrocell6     2323   6353  31804  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0               macrocell6                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_7
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_0
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 32744p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -3510
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_7  controlcell1   2580   2580  32744  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_0           macrocell7     2833   5413  32744  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0              macrocell7                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_0
Path End       : \FanController:B_FanCtrl:alert_reg\/main_1
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 32764p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -3510
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_0  controlcell1   2580   2580  32764  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_1            macrocell6     2813   5393  32764  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0               macrocell6                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:alert_reg\/q
Path End       : \FanController:B_FanCtrl:alert_reg\/main_2
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -3510
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0               macrocell6                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:alert_reg\/q       macrocell6    1250   1250  34610  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_2  macrocell6    2296   3546  34610  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0               macrocell6                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_7
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1969726p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26764
-------------------------------------   ----- 
End-of-path arrival time (ps)           26764
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q                 macrocell16     1250   1250  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2    datapathcell3   4896   6146  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   9710  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4830  20686  1969726  RISE       1
\FanController:FanTach:tach_state_0\/main_7            macrocell18     6078  26764  1969726  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_1\/main_5
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1971096p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25394
-------------------------------------   ----- 
End-of-path arrival time (ps)           25394
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q                 macrocell16     1250   1250  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2    datapathcell3   4896   6146  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   9710  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4830  20686  1969726  RISE       1
\FanController:FanTach:tach_state_1\/main_5            macrocell17     4707  25394  1971096  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_2\/main_4
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1972021p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24469
-------------------------------------   ----- 
End-of-path arrival time (ps)           24469
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q                 macrocell16     1250   1250  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2    datapathcell3   4896   6146  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   9710  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4830  20686  1969726  RISE       1
\FanController:FanTach:tach_state_2\/main_4            macrocell16     3783  24469  1972021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/ci
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1979044p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -5100
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1994900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15856
-------------------------------------   ----- 
End-of-path arrival time (ps)           15856
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell16     1250   1250  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2  datapathcell3   4896   6146  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb     datapathcell3   9710  15856  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci         datapathcell4      0  15856  1979044  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 1982039p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb    datapathcell1   3850   3850  1982039  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_0  datapathcell1   2581   6431  1982039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z1_comb
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1982045p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z1_comb    datapathcell2   3820   3820  1982045  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1  datapathcell2   2605   6425  1982045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z1_comb
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 1982046p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z1_comb          datapathcell2   3820   3820  1982045  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_2  datapathcell1   2604   6424  1982046  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1982308p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6162
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell17     1250   1250  1970633  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_1  datapathcell4   4912   6162  1982308  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1982324p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell16     1250   1250  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2  datapathcell3   4896   6146  1982324  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock           datapathcell3              0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1983230p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell17     1250   1250  1970633  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1  datapathcell3   3990   5240  1983230  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock           datapathcell3              0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1983594p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell16     1250   1250  1969726  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_2  datapathcell4   3626   4876  1983594  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1983793p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell18     1250   1250  1971302  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_0  datapathcell4   3427   4677  1983793  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1983900p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell18     1250   1250  1971302  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0  datapathcell3   3320   4570  1983900  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock           datapathcell3              0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1984421p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell11                0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q                  macrocell11     1250   1250  1984421  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2  datapathcell2   2799   4049  1984421  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_393\/q
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 1984920p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell9                 0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:Net_393\/q                                     macrocell9      1250   1250  1984920  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_1  datapathcell1   2300   3550  1984920  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_ld\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1984924p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0          macrocell14                0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_ld\/q              macrocell14     1250   1250  1984924  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0  datapathcell2   2296   3546  1984924  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb
Path End       : \FanController:Net_393\/main_0
Capture Clock  : \FanController:Net_393\/clock_0
Path slack     : 1990052p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb  datapathcell1   3850   3850  1982039  RISE       1
\FanController:Net_393\/main_0                              macrocell9      2588   6438  1990052  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell9                 0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:glitch_filter_state\/main_2
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1990350p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell2   3850   3850  1990350  RISE       1
\FanController:FanTach:glitch_filter_state\/main_2    macrocell13     2290   6140  1990350  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell13                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:filtered_rising_tach\/main_1
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1990350p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell2   3850   3850  1990350  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_1   macrocell15     2290   6140  1990350  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell15                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_1\/main_0
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990351p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell15                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell15   1250   1250  1990351  RISE       1
\FanController:FanTach:tach_state_1\/main_0     macrocell17   4889   6139  1990351  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_0\/main_1
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1990360p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell15                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell15   1250   1250  1990351  RISE       1
\FanController:FanTach:tach_state_0\/main_1     macrocell18   4880   6130  1990360  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z1_comb
Path End       : \FanController:Net_393\/main_1
Capture Clock  : \FanController:Net_393\/clock_0
Path slack     : 1990377p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z1_comb  datapathcell1   3820   3820  1990377  RISE       1
\FanController:Net_393\/main_1                              macrocell9      2293   6113  1990377  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell9                 0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_2\/main_2
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1990867p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell17   1250   1250  1970633  RISE       1
\FanController:FanTach:tach_state_2\/main_2  macrocell16   4373   5623  1990867  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_3
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1990867p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q          macrocell17   1250   1250  1970633  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_3  macrocell19   4373   5623  1990867  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_2
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1990872p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell16   1250   1250  1969726  RISE       1
\FanController:FanTach:tach_state_0\/main_2  macrocell18   4368   5618  1990872  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P4:TachAddrControl\/control_7
Path End       : \FanController:FanTach:end_of_measurement\/main_0
Capture Clock  : \FanController:FanTach:end_of_measurement\/clock_0
Path slack     : 1991009p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:P4:TachAddrControl\/clock          controlcell2               0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\FanController:FanTach:P4:TachAddrControl\/control_7  controlcell2   2580   2580  1991009  RISE       1
\FanController:FanTach:end_of_measurement\/main_0     macrocell10    2901   5481  1991009  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0        macrocell10                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_1\/main_2
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991254p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell17   1250   1250  1970633  RISE       1
\FanController:FanTach:tach_state_1\/main_2  macrocell17   3986   5236  1991254  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_0\/main_3
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991257p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell17   1250   1250  1970633  RISE       1
\FanController:FanTach:tach_state_0\/main_3  macrocell18   3983   5233  1991257  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_1\/main_1
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991267p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell16   1250   1250  1969726  RISE       1
\FanController:FanTach:tach_state_1\/main_1  macrocell17   3973   5223  1991267  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_393\/q
Path End       : \FanController:FanTach:reg_enable\/main_1
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 1991435p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell9                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_393\/q                  macrocell9    1250   1250  1984920  RISE       1
\FanController:FanTach:reg_enable\/main_1  macrocell12   3805   5055  1991435  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell12                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_2\/main_0
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991518p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell15                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell15   1250   1250  1990351  RISE       1
\FanController:FanTach:tach_state_2\/main_0     macrocell16   3722   4972  1991518  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_1
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1991518p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell15                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell15   1250   1250  1990351  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_1  macrocell19   3722   4972  1991518  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P4:TachAddrControl\/control_1
Path End       : \FanController:FanTach:tach\/main_1
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1991592p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:P4:TachAddrControl\/clock          controlcell2               0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\FanController:FanTach:P4:TachAddrControl\/control_1  controlcell2   2580   2580  1991592  RISE       1
\FanController:FanTach:tach\/main_1                   macrocell8     2318   4898  1991592  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P4:TachAddrControl\/control_0
Path End       : \FanController:FanTach:tach\/main_2
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1991605p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:P4:TachAddrControl\/clock          controlcell2               0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\FanController:FanTach:P4:TachAddrControl\/control_0  controlcell2   2580   2580  1991605  RISE       1
\FanController:FanTach:tach\/main_2                   macrocell8     2305   4885  1991605  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_2\/main_1
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991628p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell16   1250   1250  1969726  RISE       1
\FanController:FanTach:tach_state_2\/main_1  macrocell16   3612   4862  1991628  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_2
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1991628p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q          macrocell16   1250   1250  1969726  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_2  macrocell19   3612   4862  1991628  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:fifo_load\/main_0
Capture Clock  : \FanController:FanTach:fifo_load\/clock_0
Path slack     : 1991628p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q    macrocell16   1250   1250  1969726  RISE       1
\FanController:FanTach:fifo_load\/main_0  macrocell20   3612   4862  1991628  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:fifo_load\/clock_0                 macrocell20                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_4
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991815p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell18   1250   1250  1971302  RISE       1
\FanController:FanTach:tach_state_0\/main_4  macrocell18   3425   4675  1991815  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_2\/main_3
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991822p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell18   1250   1250  1971302  RISE       1
\FanController:FanTach:tach_state_2\/main_3  macrocell16   3418   4668  1991822  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell16                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_4
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1991822p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q          macrocell18   1250   1250  1971302  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_4  macrocell19   3418   4668  1991822  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:fifo_load\/main_1
Capture Clock  : \FanController:FanTach:fifo_load\/clock_0
Path slack     : 1991822p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q    macrocell18   1250   1250  1971302  RISE       1
\FanController:FanTach:fifo_load\/main_1  macrocell20   3418   4668  1991822  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:fifo_load\/clock_0                 macrocell20                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_3
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991926p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell18   1250   1250  1971302  RISE       1
\FanController:FanTach:tach_state_1\/main_3  macrocell17   3314   4564  1991926  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:sync2_tach_cnt3\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1992231p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:sync2_tach_cnt3\/q    macrocell19   1250   1250  1992231  RISE       1
\FanController:FanTach:tach_state_0\/main_6  macrocell18   3009   4259  1992231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:sync2_tach_cnt3\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_6
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1992233p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:sync2_tach_cnt3\/q       macrocell19   1250   1250  1992231  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_6  macrocell19   3007   4257  1992233  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:sync2_tach_cnt3\/q
Path End       : \FanController:FanTach:tach_state_1\/main_4
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1992389p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:sync2_tach_cnt3\/q    macrocell19   1250   1250  1992231  RISE       1
\FanController:FanTach:tach_state_1\/main_4  macrocell17   2851   4101  1992389  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell17                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:Net_393\/main_2
Capture Clock  : \FanController:Net_393\/clock_0
Path slack     : 1992455p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell11                0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q  macrocell11   1250   1250  1984421  RISE       1
\FanController:Net_393\/main_2          macrocell9    2785   4035  1992455  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell9                 0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:gf_dmp_state\/main_1
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 1992455p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell11                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q       macrocell11   1250   1250  1984421  RISE       1
\FanController:FanTach:gf_dmp_state\/main_1  macrocell11   2785   4035  1992455  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell11                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:reg_enable\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_0
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1992690p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell12                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:reg_enable\/q            macrocell12   1250   1250  1992690  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_0  macrocell19   2550   3800  1992690  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell19                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:reg_enable\/q
Path End       : \FanController:FanTach:reg_enable\/main_3
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 1992691p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell12                0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:reg_enable\/q       macrocell12   1250   1250  1992690  RISE       1
\FanController:FanTach:reg_enable\/main_3  macrocell12   2549   3799  1992691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell12                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:reg_enable\/q
Path End       : \FanController:FanTach:tach_state_0\/main_0
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1992691p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell12                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:reg_enable\/q         macrocell12   1250   1250  1992690  RISE       1
\FanController:FanTach:tach_state_0\/main_0  macrocell18   2549   3799  1992691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell18                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1992927p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell8                 0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                      macrocell8    1250   1250  1992927  RISE       1
\FanController:FanTach:glitch_filter_state\/main_0  macrocell13   2313   3563  1992927  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell13                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1992927p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell8                 0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                   macrocell8    1250   1250  1992927  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_0  macrocell14   2313   3563  1992927  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0          macrocell14                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1992953p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell13                0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q       macrocell13   1250   1250  1992953  RISE       1
\FanController:FanTach:glitch_filter_state\/main_1  macrocell13   2287   3537  1992953  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell13                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1992953p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell13                0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q    macrocell13   1250   1250  1992953  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_1  macrocell14   2287   3537  1992953  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0          macrocell14                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:filtered_rising_tach\/main_0
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1992953p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell13                0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q        macrocell13   1250   1250  1992953  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_0  macrocell15   2287   3537  1992953  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell15                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:end_of_measurement\/q
Path End       : \FanController:FanTach:reg_enable\/main_2
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 1992993p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0        macrocell10                0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:end_of_measurement\/q  macrocell10   1250   1250  1992993  RISE       1
\FanController:FanTach:reg_enable\/main_2     macrocell12   2247   3497  1992993  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell12                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:fifo_load\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/f0_load
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1994265p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -1930
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1998070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:fifo_load\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:fifo_load\/q                macrocell20     1250   1250  1994265  RISE       1
\FanController:FanTach:FanTachCounter:u0\/f0_load  datapathcell3   2555   3805  1994265  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock           datapathcell3              0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:fifo_load\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/f0_load
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1994266p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -1930
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1998070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:fifo_load\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:fifo_load\/q                macrocell20     1250   1250  1994265  RISE       1
\FanController:FanTach:FanTachCounter:u1\/f0_load  datapathcell4   2554   3804  1994266  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

