<html xmlns="http://www.w3.org/1999/xhtml" xmlns:epub="http://www.idpf.org/2007/ops" lang="en" xml:lang="en">
<head>
<title>Contents in Detail</title>
<meta content="text/html; charset=utf-8" http-equiv="default-style"/>
<link href="../styles/stylesheet.css" rel="stylesheet" type="text/css"/>
<meta content="urn:uuid:d7b1a4c0-49cb-46f7-b6a4-8fcfa081f00a" name="Adept.expected.resource"/>
</head>
<body epub:type="frontmatter">
<section aria-labelledby="cont" epub:type="toc" role="doc-toc">
<header>
<h1 class="FMH" id="cont"><span aria-label=" Page xi. " epub:type="pagebreak" id="pg_xi" role="doc-pagebreak"/><samp class="SANS_Dogma_OT_Bold_B_11">CONTENTS IN DETAIL</samp></h1>
</header>
<ol class="toc">
<li class="CCT1"><a href="title.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">TITLE PAGE</samp></a></li>
<li class="CCT1"><a href="copyright.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">COPYRIGHT</samp></a></li>
<li class="CCT1"><a href="dedication.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">DEDICATION</samp></a></li>
<li class="CCT1"><a href="abouttheauthor.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">ABOUT THE AUTHORS</samp></a></li>
<li class="CCT1"><a href="acknowledgments.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">ACKNOWLEDGMENTS</samp></a></li>
<li class="CCT1"><a href="introduction.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">INTRODUCTION</samp></a></li>
<li class="CCA"><a href="introduction.xhtml#h-1"><samp class="SANS_Futura_Std_Book_11">Who Is This Book For?</samp></a></li>
<li class="CCA"><a href="introduction.xhtml#h-2"><samp class="SANS_Futura_Std_Book_11">What This Book Isn’t</samp></a></li>
<li class="CCA"><a href="introduction.xhtml#h-3"><samp class="SANS_Futura_Std_Book_11">What’s in the Book?</samp></a></li>
<li class="CCA"><a href="introduction.xhtml#h-4"><samp class="SANS_Futura_Std_Book_11">What You’ll Need</samp></a></li>
<li class="CCA"><a href="introduction.xhtml#h-5"><samp class="SANS_Futura_Std_Book_11">Online Resources</samp></a></li>
<li class="CCT1"><a href="chapter1.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">1<span class="block"/>MEET THE FPGA</samp></a></li>
<li class="CCA"><a href="chapter1.xhtml#h-6"><samp class="SANS_Futura_Std_Book_11">A Brief History of FPGAs</samp></a></li>
<li class="CCA"><a href="chapter1.xhtml#h-7"><samp class="SANS_Futura_Std_Book_11">Popular FPGA Applications</samp></a></li>
<li class="CCA"><a href="chapter1.xhtml#h-8"><samp class="SANS_Futura_Std_Book_11">Comparing Common Digital Logic Components</samp></a></li>
<li class="TOCHeadB"><a href="chapter1.xhtml#h-9"><samp class="SANS_Futura_Std_Book_11">FPGAs vs. Microcontrollers</samp></a></li>
<li class="TOCHeadB"><a href="chapter1.xhtml#h-10"><samp class="SANS_Futura_Std_Book_11">FPGAs vs. ASICs</samp></a></li>
<li class="TOCHeadB"><a href="chapter1.xhtml#h-11"><samp class="SANS_Futura_Std_Book_11">FPGAs vs. Microcontrollers vs. ASICs</samp></a></li>
<li class="CCA"><a href="chapter1.xhtml#h-12"><samp class="SANS_Futura_Std_Book_11">Verilog and VHDL</samp></a></li>
<li class="CCA"><a href="chapter1.xhtml#h-13"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><a href="chapter2.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">2<span class="block"/>SETTING UP YOUR HARDWARE AND TOOLS</samp></a></li>
<li class="CCA"><a href="chapter2.xhtml#h-14"><samp class="SANS_Futura_Std_Book_11">Choosing an FPGA Development Board</samp></a></li>
<li class="CCA"><a href="chapter2.xhtml#h-15"><samp class="SANS_Futura_Std_Book_11">Requirements for the Book</samp></a></li>
<li class="CCA"><a href="chapter2.xhtml#h-16"><samp class="SANS_Futura_Std_Book_11">Setting Up Your Development Environment</samp></a></li>
<li class="TOCHeadB"><a href="chapter2.xhtml#h-17"><samp class="SANS_Futura_Std_Book_11">iCEcube2</samp></a></li>
<li class="TOCHeadB"><a href="chapter2.xhtml#h-18"><samp class="SANS_Futura_Std_Book_11">Diamond Programmer</samp></a></li>
<li class="CCA"><a href="chapter2.xhtml#h-19"><samp class="SANS_Futura_Std_Bold_B_11">Project #1: Wiring Switches to LEDs</samp></a></li>
<li class="TOCHeadB"><a href="chapter2.xhtml#h-20"><samp class="SANS_Futura_Std_Book_11">Writing the Code</samp></a></li>
<li class="TOCHeadB"><a href="chapter2.xhtml#h-21"><samp class="SANS_Futura_Std_Book_11">Creating a New iCEcube2 Project</samp></a></li>
<li class="TOCHeadB"><a href="chapter2.xhtml#h-22"><samp class="SANS_Futura_Std_Book_11">Adding Pin Constraints</samp></a></li>
<li class="TOCHeadB"><a href="chapter2.xhtml#h-23"><samp class="SANS_Futura_Std_Book_11">Running the Build</samp></a></li>
<li class="TOCHeadB"><a href="chapter2.xhtml#h-24"><samp class="SANS_Futura_Std_Book_11">Connecting Your Development Board</samp></a></li>
<li class="TOCHeadB"><a href="chapter2.xhtml#h-25"><samp class="SANS_Futura_Std_Book_11">Programming the FPGA</samp></a></li>
<li class="CCA"><a href="chapter2.xhtml#h-26"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><a href="chapter3.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">3<span class="block"/>BOOLEAN ALGEBRA AND THE LOOK-UP TABLE</samp></a></li>
<li class="CCA"><a href="chapter3.xhtml#h-27"><samp class="SANS_Futura_Std_Book_11">Logic Gates and Their Truth Tables</samp></a></li>
<li class="TOCHeadB"><a href="chapter3.xhtml#h-28"><samp class="SANS_Futura_Std_Book_11">AND Gates</samp></a></li>
<li class="TOCHeadB"><a href="chapter3.xhtml#h-29"><samp class="SANS_Futura_Std_Book_11">OR Gates</samp></a></li>
<li class="TOCHeadB"><a href="chapter3.xhtml#h-30"><samp class="SANS_Futura_Std_Book_11">NOT Gates</samp></a></li>
<li class="TOCHeadB"><a href="chapter3.xhtml#h-31"><samp class="SANS_Futura_Std_Book_11">XOR Gates</samp></a></li>
<li class="TOCHeadB"><a href="chapter3.xhtml#h-32"><samp class="SANS_Futura_Std_Book_11">NAND Gates</samp></a></li>
<li class="TOCHeadB"><a href="chapter3.xhtml#h-33"><samp class="SANS_Futura_Std_Book_11">Other Gates</samp></a></li>
<li class="CCA"><span aria-label=" Page xii. " epub:type="pagebreak" id="pg_xii" role="doc-pagebreak"/><a href="chapter3.xhtml#h-34"><samp class="SANS_Futura_Std_Book_11">Combining Gates with Boolean Algebra</samp></a></li>
<li class="CCA"><a href="chapter3.xhtml#h-35"><samp class="SANS_Futura_Std_Book_11">The Look-Up Table</samp></a></li>
<li class="CCA"><a href="chapter3.xhtml#h-36"><samp class="SANS_Futura_Std_Bold_B_11">Project #2: Lighting an LED with Logic Gates</samp></a></li>
<li class="TOCHeadB"><a href="chapter3.xhtml#h-37"><samp class="SANS_Futura_Std_Book_11">Writing the Code</samp></a></li>
<li class="TOCHeadB"><a href="chapter3.xhtml#h-38"><samp class="SANS_Futura_Std_Book_11">Building and Programming the FPGA</samp></a></li>
<li class="CCA"><a href="chapter3.xhtml#h-39"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><a href="chapter4.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">4<span class="block"/>STORING STATE WITH THE FLIP-FLOP</samp></a></li>
<li class="CCA"><a href="chapter4.xhtml#h-40"><samp class="SANS_Futura_Std_Book_11">How a Flip-Flop Works</samp></a></li>
<li class="TOCHeadB"><a href="chapter4.xhtml#h-41"><samp class="SANS_Futura_Std_Book_11">The Clock Signal</samp></a></li>
<li class="TOCHeadB"><a href="chapter4.xhtml#h-42"><samp class="SANS_Futura_Std_Book_11">A Flip-Flop in Action</samp></a></li>
<li class="TOCHeadB"><a href="chapter4.xhtml#h-43"><samp class="SANS_Futura_Std_Book_11">A Chain of Flip-Flops</samp></a></li>
<li class="CCA"><a href="chapter4.xhtml#h-44"><samp class="SANS_Futura_Std_Bold_B_11">Project #3: Blinking an LED</samp></a></li>
<li class="TOCHeadB"><a href="chapter4.xhtml#h-45"><samp class="SANS_Futura_Std_Book_11">Writing the Code</samp></a></li>
<li class="TOCHeadB"><a href="chapter4.xhtml#h-46"><samp class="SANS_Futura_Std_Book_11">Adding Constraints</samp></a></li>
<li class="TOCHeadB"><a href="chapter4.xhtml#h-47"><samp class="SANS_Futura_Std_Book_11">Building and Programming the FPGA</samp></a></li>
<li class="CCA"><a href="chapter4.xhtml#h-48"><samp class="SANS_Futura_Std_Book_11">Combinational Logic vs. Sequential Logic</samp></a></li>
<li class="CCA"><a href="chapter4.xhtml#h-49"><samp class="SANS_Futura_Std_Book_11">The Dangers of Latches</samp></a></li>
<li class="CCA"><a href="chapter4.xhtml#h-50"><samp class="SANS_Futura_Std_Book_11">Resetting a Flip-Flop</samp></a></li>
<li class="CCA"><a href="chapter4.xhtml#h-51"><samp class="SANS_Futura_Std_Book_11">Look-Up Tables and Flip-Flops on a Real FPGA</samp></a></li>
<li class="CCA"><a href="chapter4.xhtml#h-52"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><a href="chapter5.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">5<span class="block"/>TESTING YOUR CODE WITH SIMULATION</samp></a></li>
<li class="CCA"><a href="chapter5.xhtml#h-53"><samp class="SANS_Futura_Std_Book_11">Why Simulation Matters</samp></a></li>
<li class="CCA"><a href="chapter5.xhtml#h-54"><samp class="SANS_Futura_Std_Book_11">FPGA Simulation Tools</samp></a></li>
<li class="CCA"><a href="chapter5.xhtml#h-55"><samp class="SANS_Futura_Std_Book_11">The Testbench</samp></a></li>
<li class="TOCHeadB"><a href="chapter5.xhtml#h-56"><samp class="SANS_Futura_Std_Book_11">Writing a Testbench</samp></a></li>
<li class="TOCHeadB"><a href="chapter5.xhtml#h-57"><samp class="SANS_Futura_Std_Book_11">Running a Testbench and Viewing Waveforms</samp></a></li>
<li class="CCA"><a href="chapter5.xhtml#h-58"><samp class="SANS_Futura_Std_Bold_B_11">Project #4: Debouncing a Switch</samp></a></li>
<li class="TOCHeadB"><a href="chapter5.xhtml#h-59"><samp class="SANS_Futura_Std_Book_11">Measuring Time on an FPGA</samp></a></li>
<li class="TOCHeadB"><a href="chapter5.xhtml#h-60"><samp class="SANS_Futura_Std_Book_11">Writing the Code</samp></a></li>
<li class="TOCHeadB"><a href="chapter5.xhtml#h-61"><samp class="SANS_Futura_Std_Book_11">Creating the Testbench and Simulation</samp></a></li>
<li class="TOCHeadB"><a href="chapter5.xhtml#h-62"><samp class="SANS_Futura_Std_Book_11">Building and Programming the FPGA</samp></a></li>
<li class="CCA"><a href="chapter5.xhtml#h-63"><samp class="SANS_Futura_Std_Book_11">Self-Checking Testbenches</samp></a></li>
<li class="CCA"><a href="chapter5.xhtml#h-64"><samp class="SANS_Futura_Std_Book_11">Initial Signal Conditions</samp></a></li>
<li class="CCA"><a href="chapter5.xhtml#h-65"><samp class="SANS_Futura_Std_Book_11">On-FPGA Debugging</samp></a></li>
<li class="CCA"><a href="chapter5.xhtml#h-66"><samp class="SANS_Futura_Std_Book_11">Verification</samp></a></li>
<li class="CCA"><a href="chapter5.xhtml#h-67"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><a href="chapter6.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">6<span class="block"/>COMMON FPGA MODULES</samp></a></li>
<li class="CCA"><a href="chapter6.xhtml#h-68"><samp class="SANS_Futura_Std_Book_11">Multiplexers and Demultiplexers</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-69"><samp class="SANS_Futura_Std_Book_11">Implementing a Multiplexer</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-70"><samp class="SANS_Futura_Std_Book_11">Implementing a Demultiplexer</samp></a></li>
<li class="CCA"><a href="chapter6.xhtml#h-71"><samp class="SANS_Futura_Std_Book_11">The Shift Register</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-72"><samp class="SANS_Futura_Std_Book_11">Delaying Data</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-73"><samp class="SANS_Futura_Std_Book_11">Converting Between Serial and Parallel Data</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-74"><samp class="SANS_Futura_Std_Book_11">Creating a Linear Feedback Shift Register</samp></a></li>
<li class="CCA"><span aria-label=" Page xiii. " epub:type="pagebreak" id="pg_xiii" role="doc-pagebreak"/><a href="chapter6.xhtml#h-75"><samp class="SANS_Futura_Std_Bold_B_11">Project #5: Selectively Blinking an LED</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-76"><samp class="SANS_Futura_Std_Book_11">Writing the Code</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-77"><samp class="SANS_Futura_Std_Book_11">Trying Another Way</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-78"><samp class="SANS_Futura_Std_Book_11">Comparing the Two Approaches</samp></a></li>
<li class="CCA"><a href="chapter6.xhtml#h-79"><samp class="SANS_Futura_Std_Book_11">Random Access Memory</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-80"><samp class="SANS_Futura_Std_Book_11">A RAM Implementation</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-81"><samp class="SANS_Futura_Std_Book_11">RAM on an FPGA</samp></a></li>
<li class="CCA"><a href="chapter6.xhtml#h-82"><samp class="SANS_Futura_Std_Book_11">FIFO: First In, First Out</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-83"><samp class="SANS_Futura_Std_Book_11">Input and Output Signals</samp></a></li>
<li class="TOCHeadB"><a href="chapter6.xhtml#h-84"><samp class="SANS_Futura_Std_Book_11">A FIFO Implementation</samp></a></li>
<li class="CCA"><a href="chapter6.xhtml#h-85"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><a href="chapter7.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">7<span class="block"/>SYNTHESIS, PLACE AND ROUTE, AND CROSSING CLOCK DOMAINS</samp></a></li>
<li class="CCA"><a href="chapter7.xhtml#h-86"><samp class="SANS_Futura_Std_Book_11">Synthesis</samp></a></li>
<li class="TOCHeadB"><a href="chapter7.xhtml#h-87"><samp class="SANS_Futura_Std_Book_11">Notes, Warnings, and Errors</samp></a></li>
<li class="TOCHeadB"><a href="chapter7.xhtml#h-88"><samp class="SANS_Futura_Std_Book_11">Non-synthesizable Code</samp></a></li>
<li class="CCA"><a href="chapter7.xhtml#h-89"><samp class="SANS_Futura_Std_Book_11">Place and Route</samp></a></li>
<li class="TOCHeadB"><a href="chapter7.xhtml#h-90"><samp class="SANS_Futura_Std_Book_11">Constraints</samp></a></li>
<li class="TOCHeadB"><a href="chapter7.xhtml#h-91"><samp class="SANS_Futura_Std_Book_11">Timing Errors</samp></a></li>
<li class="CCA"><a href="chapter7.xhtml#h-92"><samp class="SANS_Futura_Std_Book_11">Crossing Clock Domains</samp></a></li>
<li class="TOCHeadB"><a href="chapter7.xhtml#h-93"><samp class="SANS_Futura_Std_Book_11">Crossing from Slower to Faster</samp></a></li>
<li class="TOCHeadB"><a href="chapter7.xhtml#h-94"><samp class="SANS_Futura_Std_Book_11">Crossing from Faster to Slower</samp></a></li>
<li class="TOCHeadB"><a href="chapter7.xhtml#h-95"><samp class="SANS_Futura_Std_Book_11">Using a FIFO</samp></a></li>
<li class="TOCHeadB"><a href="chapter7.xhtml#h-96"><samp class="SANS_Futura_Std_Book_11">Addressing Timing Errors</samp></a></li>
<li class="CCA"><a href="chapter7.xhtml#h-97"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><a href="chapter8.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">8<span class="block"/>THE STATE MACHINE</samp></a></li>
<li class="CCA"><a href="chapter8.xhtml#h-98"><samp class="SANS_Futura_Std_Book_11">States, Transitions, and Events</samp></a></li>
<li class="CCA"><a href="chapter8.xhtml#h-99"><samp class="SANS_Futura_Std_Book_11">Implementing a State Machine</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-100"><samp class="SANS_Futura_Std_Book_11">Using Two always or process Blocks</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-101"><samp class="SANS_Futura_Std_Book_11">Using One always or process Block</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-102"><samp class="SANS_Futura_Std_Book_11">Testing the Design</samp></a></li>
<li class="CCA"><a href="chapter8.xhtml#h-103"><samp class="SANS_Futura_Std_Book_11">State Machine Best Practices</samp></a></li>
<li class="CCA"><a href="chapter8.xhtml#h-104"><samp class="SANS_Futura_Std_Bold_B_11">Project #6: Creating a Memory Game</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-105"><samp class="SANS_Futura_Std_Book_11">Planning the State Machine</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-106"><samp class="SANS_Futura_Std_Book_11">Organizing the Design</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-107"><samp class="SANS_Futura_Std_Book_11">Using the Seven-Segment Display</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-108"><samp class="SANS_Futura_Std_Book_11">Coding the Top-Level Module</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-109"><samp class="SANS_Futura_Std_Book_11">Coding the State Machine</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-110"><samp class="SANS_Futura_Std_Book_11">Testing the Memory Game</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-111"><samp class="SANS_Futura_Std_Book_11">Adding the Pin Constraints</samp></a></li>
<li class="TOCHeadB"><a href="chapter8.xhtml#h-112"><samp class="SANS_Futura_Std_Book_11">Building and Programming the FPGA</samp></a></li>
<li class="CCA"><a href="chapter8.xhtml#h-113"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><span aria-label=" Page xiv. " epub:type="pagebreak" id="pg_xiv" role="doc-pagebreak"/><a href="chapter9.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">9<span class="block"/>USEFUL FPGA PRIMITIVES</samp></a></li>
<li class="CCA"><a href="chapter9.xhtml#h-114"><samp class="SANS_Futura_Std_Book_11">How to Create Primitives</samp></a></li>
<li class="TOCHeadB"><a href="chapter9.xhtml#h-115"><samp class="SANS_Futura_Std_Book_11">Instantiation</samp></a></li>
<li class="TOCHeadB"><a href="chapter9.xhtml#h-116"><samp class="SANS_Futura_Std_Book_11">The GUI Approach</samp></a></li>
<li class="CCA"><a href="chapter9.xhtml#h-117"><samp class="SANS_Futura_Std_Book_11">The Block RAM</samp></a></li>
<li class="TOCHeadB"><a href="chapter9.xhtml#h-118"><samp class="SANS_Futura_Std_Book_11">Features and Limitations</samp></a></li>
<li class="TOCHeadB"><a href="chapter9.xhtml#h-119"><samp class="SANS_Futura_Std_Book_11">Creation</samp></a></li>
<li class="CCA"><a href="chapter9.xhtml#h-120"><samp class="SANS_Futura_Std_Book_11">The Digital Signal Processing Block</samp></a></li>
<li class="TOCHeadB"><a href="chapter9.xhtml#h-121"><samp class="SANS_Futura_Std_Book_11">Analog vs. Digital Signals</samp></a></li>
<li class="TOCHeadB"><a href="chapter9.xhtml#h-122"><samp class="SANS_Futura_Std_Book_11">Common DSP Tasks</samp></a></li>
<li class="TOCHeadB"><a href="chapter9.xhtml#h-123"><samp class="SANS_Futura_Std_Book_11">Features</samp></a></li>
<li class="TOCHeadB"><a href="chapter9.xhtml#h-124"><samp class="SANS_Futura_Std_Book_11">Creation</samp></a></li>
<li class="CCA"><a href="chapter9.xhtml#h-125"><samp class="SANS_Futura_Std_Book_11">The Phase-Locked Loop</samp></a></li>
<li class="TOCHeadB"><a href="chapter9.xhtml#h-126"><samp class="SANS_Futura_Std_Book_11">How It Works</samp></a></li>
<li class="TOCHeadB"><a href="chapter9.xhtml#h-127"><samp class="SANS_Futura_Std_Book_11">Creation</samp></a></li>
<li class="CCA"><a href="chapter9.xhtml#h-128"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><a href="chapter10.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">10<span class="block"/>NUMBERS AND MATH</samp></a></li>
<li class="CCA"><a href="chapter10.xhtml#h-129"><samp class="SANS_Futura_Std_Book_11">Numerical Data Types</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-130"><samp class="SANS_Futura_Std_Book_11">Representing Signed vs. Unsigned Values</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-131"><samp class="SANS_Futura_Std_Book_11">Taking the Two’s Complement</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-132"><samp class="SANS_Futura_Std_Book_11">Sizing Signals Appropriately</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-133"><samp class="SANS_Futura_Std_Book_11">Converting Between Types in VHDL</samp></a></li>
<li class="CCA"><a href="chapter10.xhtml#h-134"><samp class="SANS_Futura_Std_Book_11">Performing Mathematical Operations</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-135"><samp class="SANS_Futura_Std_Book_11">Addition</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-136"><samp class="SANS_Futura_Std_Book_11">Subtraction</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-137"><samp class="SANS_Futura_Std_Book_11">Multiplication</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-138"><samp class="SANS_Futura_Std_Book_11">Multiplication by Powers of 2</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-139"><samp class="SANS_Futura_Std_Book_11">Division</samp></a></li>
<li class="CCA"><a href="chapter10.xhtml#h-140"><samp class="SANS_Futura_Std_Book_11">How FPGAs Implement Math Operations</samp></a></li>
<li class="CCA"><a href="chapter10.xhtml#h-141"><samp class="SANS_Futura_Std_Book_11">Working with Decimals</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-142"><samp class="SANS_Futura_Std_Book_11">Adding and Subtracting with Fixed Point</samp></a></li>
<li class="TOCHeadB"><a href="chapter10.xhtml#h-143"><samp class="SANS_Futura_Std_Book_11">Multiplying with Fixed Point</samp></a></li>
<li class="CCA"><a href="chapter10.xhtml#h-144"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><a href="chapter11.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">11<span class="block"/>GETTING DATA IN AND OUT WITH I/O AND SERDES</samp></a></li>
<li class="CCA"><a href="chapter11.xhtml#h-145"><samp class="SANS_Futura_Std_Book_11">Working with GPIO Pins</samp></a></li>
<li class="TOCHeadB"><a href="chapter11.xhtml#h-146"><samp class="SANS_Futura_Std_Book_11">I/O Buffers</samp></a></li>
<li class="TOCHeadB"><a href="chapter11.xhtml#h-147"><samp class="SANS_Futura_Std_Book_11">Electrical Characteristics</samp></a></li>
<li class="TOCHeadB"><a href="chapter11.xhtml#h-148"><samp class="SANS_Futura_Std_Book_11">Faster Data Transmission with Double Data Rate</samp></a></li>
<li class="CCA"><a href="chapter11.xhtml#h-149"><samp class="SANS_Futura_Std_Book_11">SerDes</samp></a></li>
<li class="TOCHeadB"><a href="chapter11.xhtml#h-150"><samp class="SANS_Futura_Std_Book_11">Parallel vs. Serial Communication</samp></a></li>
<li class="TOCHeadB"><a href="chapter11.xhtml#h-151"><samp class="SANS_Futura_Std_Book_11">Self-Clocking Signals</samp></a></li>
<li class="TOCHeadB"><a href="chapter11.xhtml#h-152"><samp class="SANS_Futura_Std_Book_11">How SerDes Works</samp></a></li>
<li class="CCA"><a href="chapter11.xhtml#h-153"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><span aria-label=" Page xv. " epub:type="pagebreak" id="pg_xv" role="doc-pagebreak"/><a href="appendix_A.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">A<span class="block"/>FPGA DEVELOPMENT BOARDS</samp></a></li>
<li class="CCA"><a href="appendix_A.xhtml#h-154"><samp class="SANS_Futura_Std_Book_11">The Nandland Go Board</samp></a></li>
<li class="CCA"><a href="appendix_A.xhtml#h-155"><samp class="SANS_Futura_Std_Book_11">The Lattice iCEstick</samp></a></li>
<li class="CCA"><a href="appendix_A.xhtml#h-156"><samp class="SANS_Futura_Std_Book_11">The Alchitry Cu</samp></a></li>
<li class="CCA"><a href="appendix_A.xhtml#h-157"><samp class="SANS_Futura_Std_Book_11">Switching Between Boards</samp></a></li>
<li class="CCT1"><a href="appendix_B.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">B<span class="block"/>TIPS FOR A CAREER IN FPGA ENGINEERING</samp></a></li>
<li class="CCA"><a href="appendix_B.xhtml#h-158"><samp class="SANS_Futura_Std_Book_11">The Resume</samp></a></li>
<li class="CCA"><a href="appendix_B.xhtml#h-159"><samp class="SANS_Futura_Std_Book_11">The Interview</samp></a></li>
<li class="CCA"><a href="appendix_B.xhtml#h-160"><samp class="SANS_Futura_Std_Book_11">The Job Offer and Negotiation</samp></a></li>
<li class="CCA"><a href="appendix_B.xhtml#h-161"><samp class="SANS_Futura_Std_Book_11">Summary</samp></a></li>
<li class="CCT1"><a href="glossary.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">GLOSSARY</samp></a></li>
<li class="CCT1"><a href="index.xhtml"><samp class="SANS_Futura_Std_Bold_B_11">INDEX</samp></a></li>
</ol>
</section>
</body>
</html>