<!doctype html>
<head>
<meta charset="utf-8">
<title>i82574_v2</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="rm-class-i82571EB_v2.html">i82571EB_v2</a>
<a href="rm-class-i82576EB_v2.html">i82576EB_v2</a>
</div>
<div class="path">
<a href="index.html">Simics Reference Manual</a>
&nbsp;/&nbsp;
<a href="rm-classes.html">5 Classes</a>
&nbsp;/&nbsp;</div>
<h1 id="i82574_v2"><a href="#i82574_v2">i82574_v2</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h3 id="description">
<a href="#description">Description</a>
</h3>
Intel® 82574 PCIe Gigabit Ethernet Controller.
<h3 id="interfaces-implemented">
<a href="#interfaces-implemented">Interfaces Implemented</a>
</h3>conf_object, log_object, ieee_802_3_mac, ieee_802_3_mac_v3, io_memory, pci_device
<h3 id="port-objects">
<a href="#port-objects">Port Objects</a>
</h3>
<dl>
<dt id="dt:bank-csr">bank.csr</dt>
<dd>
<a href="rm-class-i82574_v2.html#csr">i82574_v2.csr</a>
 – i82574 Ethernet Controller Registers</dd>
<dt id="dt:bank-io_mapped">bank.io_mapped</dt>
<dd>
<a href="rm-class-i82574_v2.html#io_mapped">i82574_v2.io_mapped</a>
 – I/O-Mapped Access to Internal Registers and Memory</dd>
<dt id="dt:bank-pci_config">bank.pci_config</dt>
<dd>
<a href="rm-class-i82574_v2.html#pci_config">i82574_v2.pci_config</a>
 – The PCI configuration space.</dd>
<dt id="dt:port-hreset">port.HRESET</dt>
<dd>
<a href="rm-class-i82574_v2.html#HRESET">i82574_v2.HRESET</a>
</dd>
<dt id="dt:port-sreset">port.SRESET</dt>
<dd>
<a href="rm-class-i82574_v2.html#SRESET">i82574_v2.SRESET</a>
</dd>
</dl>
<h3 id="commands-for-this-class">
<a href="#commands-for-this-class">Commands for this class</a>
</h3>
<ul>
<li>
<a href="rm-cmd-i82574_v2.info.html">info</a>
 – print information about the object</li>
<li>
<a href="rm-cmd-i82574_v2.print-pci-config-regs.html">print-pci-config-regs</a>
 – <i>deprecated</i> print PCI configuration registers</li>
<li>
<a href="rm-cmd-i82574_v2.status.html">status</a>
 – print status of the object</li>
</ul>
<h3 id="attributes">
<a href="#attributes">Attributes</a>
</h3>
<dl>
<dt id="dt:config_registers">
<i>config_registers</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="dt:context">
<i>context</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]</code>
<br>TCP/IP context</dd>
<dt id="dt:eeprom">
<i>eeprom</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{64}]</code>
<br>EEPROM (for mac address)</dd>
<dt id="dt:expansion_rom_size">
<i>expansion_rom_size</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="dt:ext_interrupt_raised">
<i>ext_interrupt_raised</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Extended Interrupt Output State</dd>
<dt id="dt:flash">
<i>flash</i>
</dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Connection to the SPI interface.</dd>
<dt id="dt:flash_func">
<i>flash_func</i>
</dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Function number of GbE SPI flash program register bank</dd>
<dt id="dt:interrupt_raised">
<i>interrupt_raised</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Interrupt Output State</dd>
<dt id="dt:legacy_interrupt_raised">
<i>legacy_interrupt_raised</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Legacy Interrupt Output State</dd>
<dt id="dt:mac_address">
<i>mac_address</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MAC address ('XX:XX:XX:XX:XX:XX' string)</dd>
<dt id="dt:mii">
<i>mii</i>
</dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>connect to external PHY for MDIO access
<p>
Required interfaces: <tt>mii_management</tt>.</p></dd>
<dt id="dt:pci_bus">
<i>pci_bus</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
<dt id="dt:phy">
<i>phy</i>
</dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>connects to external PHY
<p>
Required interfaces: <tt>ieee_802_3_phy_v2</tt>.</p></dd>
<dt id="dt:phy_address">
<i>phy_address</i>
</dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Address of attached external PHY</dd>
<dt id="dt:tx_descriptor">
<i>tx_descriptor</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[id]</code>
<br>Current transmit descriptor</dd>
</dl>
<h3 id="provided-by">
<a href="#provided-by">Provided By</a>
</h3>
<a href="mod.i82574-v2.html">i82574-v2</a>
</section>
<h2 id="HRESET"><a href="#HRESET">i82574_v2.HRESET</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h3 id="interfaces-implemented-2">
<a href="#interfaces-implemented-2">Interfaces Implemented</a>
</h3>conf_object, log_object, signal
</section>
<h2 id="SRESET"><a href="#SRESET">i82574_v2.SRESET</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h3 id="interfaces-implemented-3">
<a href="#interfaces-implemented-3">Interfaces Implemented</a>
</h3>conf_object, log_object, signal
</section>
<h2 id="csr"><a href="#csr">i82574_v2.csr</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h3 id="description-2">
<a href="#description-2">Description</a>
</h3>
i82574 Ethernet Controller Registers
<h3 id="interfaces-implemented-4">
<a href="#interfaces-implemented-4">Interfaces Implemented</a>
</h3>conf_object, log_object, bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view
<h3 id="commands-for-interface-bank_instrumentation_subscribe">
<a href="#commands-for-interface-bank_instrumentation_subscribe">Commands for interface bank_instrumentation_subscribe</a>
</h3>
<ul>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-break-bank.html">bp-break-bank</a>
 – set device access break</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-run-until-bank.html">bp-run-until-bank</a>
 – run until specified device access occurs</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-trace-bank.html">bp-trace-bank</a>
 – enable tracing of device accesses</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-wait-for-bank.html">bp-wait-for-bank</a>
 – wait for specified device access</li>
</ul>
<h3 id="commands-for-interface-instrumentation_order">
<a href="#commands-for-interface-instrumentation_order">Commands for interface instrumentation_order</a>
</h3>
<ul>
<li>
<a href="rm-cmd-instrumentation-move.html">instrumentation-move</a>
 – reorder instrumentation connections</li>
<li>
<a href="rm-cmd-instrumentation-order.html">instrumentation-order</a>
 – list instrumentation order for object</li>
</ul>
</section>
<h2 id="io_mapped"><a href="#io_mapped">i82574_v2.io_mapped</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h3 id="description-3">
<a href="#description-3">Description</a>
</h3>
I/O-Mapped Access to Internal Registers and Memory
<h3 id="interfaces-implemented-5">
<a href="#interfaces-implemented-5">Interfaces Implemented</a>
</h3>conf_object, log_object, bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view
<h3 id="commands-for-interface-bank_instrumentation_subscribe-2">
<a href="#commands-for-interface-bank_instrumentation_subscribe-2">Commands for interface bank_instrumentation_subscribe</a>
</h3>
<ul>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-break-bank.html">bp-break-bank</a>
 – set device access break</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-run-until-bank.html">bp-run-until-bank</a>
 – run until specified device access occurs</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-trace-bank.html">bp-trace-bank</a>
 – enable tracing of device accesses</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-wait-for-bank.html">bp-wait-for-bank</a>
 – wait for specified device access</li>
</ul>
<h3 id="commands-for-interface-instrumentation_order-2">
<a href="#commands-for-interface-instrumentation_order-2">Commands for interface instrumentation_order</a>
</h3>
<ul>
<li>
<a href="rm-cmd-instrumentation-move.html">instrumentation-move</a>
 – reorder instrumentation connections</li>
<li>
<a href="rm-cmd-instrumentation-order.html">instrumentation-order</a>
 – list instrumentation order for object</li>
</ul>
</section>
<h2 id="pci_config"><a href="#pci_config">i82574_v2.pci_config</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h3 id="description-4">
<a href="#description-4">Description</a>
</h3>
The PCI configuration space.
<h3 id="interfaces-implemented-6">
<a href="#interfaces-implemented-6">Interfaces Implemented</a>
</h3>conf_object, log_object, bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view
<h3 id="commands-for-interface-bank_instrumentation_subscribe-3">
<a href="#commands-for-interface-bank_instrumentation_subscribe-3">Commands for interface bank_instrumentation_subscribe</a>
</h3>
<ul>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-break-bank.html">bp-break-bank</a>
 – set device access break</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-run-until-bank.html">bp-run-until-bank</a>
 – run until specified device access occurs</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-trace-bank.html">bp-trace-bank</a>
 – enable tracing of device accesses</li>
<li>
<a href="rm-cmd-bank_instrumentation_subscribe.bp-wait-for-bank.html">bp-wait-for-bank</a>
 – wait for specified device access</li>
</ul>
<h3 id="commands-for-interface-instrumentation_order-3">
<a href="#commands-for-interface-instrumentation_order-3">Commands for interface instrumentation_order</a>
</h3>
<ul>
<li>
<a href="rm-cmd-instrumentation-move.html">instrumentation-move</a>
 – reorder instrumentation connections</li>
<li>
<a href="rm-cmd-instrumentation-order.html">instrumentation-order</a>
 – list instrumentation order for object</li>
</ul>
<h3 id="attributes-2">
<a href="#attributes-2">Attributes</a>
</h3>
<dl>
<dt id="dt:aer_cap_control">
<i>aer_cap_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Advanced Error Capabilities and Control</dd>
<dt id="dt:aer_capability_header">
<i>aer_capability_header</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Header</dd>
<dt id="dt:aer_corr_error_mask">
<i>aer_corr_error_mask</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Correctable Error Mask</dd>
<dt id="dt:aer_corr_error_status">
<i>aer_corr_error_status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Correctable Error Status</dd>
<dt id="dt:aer_error_source_id">
<i>aer_error_source_id</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Error Source Identification</dd>
<dt id="dt:aer_header_log_1">
<i>aer_header_log_1</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Header Log (1st DW)</dd>
<dt id="dt:aer_header_log_2">
<i>aer_header_log_2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Header Log (2nd DW)</dd>
<dt id="dt:aer_header_log_3">
<i>aer_header_log_3</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Header Log (3rd DW)</dd>
<dt id="dt:aer_header_log_4">
<i>aer_header_log_4</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Header Log (4th DW)</dd>
<dt id="dt:aer_root_error_cmd">
<i>aer_root_error_cmd</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Root Error Command</dd>
<dt id="dt:aer_root_error_status">
<i>aer_root_error_status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Root Error Status</dd>
<dt id="dt:aer_unc_error_mask">
<i>aer_unc_error_mask</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Uncorrectable Error Mask</dd>
<dt id="dt:aer_unc_error_severity">
<i>aer_unc_error_severity</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Uncorrectable Error Severity</dd>
<dt id="dt:aer_unc_error_status">
<i>aer_unc_error_status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Uncorrectable Error Status</dd>
<dt id="dt:bist">
<i>bist</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Build-in Self Test</dd>
<dt id="dt:cache_line_size">
<i>cache_line_size</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CacheLine Size</dd>
<dt id="dt:capabilities_ptr">
<i>capabilities_ptr</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capabilities Pointer</dd>
<dt id="dt:cardbus_cis_ptr">
<i>cardbus_cis_ptr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Cardbus CIS Pointer</dd>
<dt id="dt:class_code">
<i>class_code</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Class Code</dd>
<dt id="dt:command">
<i>command</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Command Register</dd>
<dt id="dt:device_id">
<i>device_id</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Device ID</dd>
<dt id="dt:dsn_capability_header">
<i>dsn_capability_header</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Device Serial Number Extended Capability Header</dd>
<dt id="dt:dsn_serial_number_high">
<i>dsn_serial_number_high</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Serial Number (high)</dd>
<dt id="dt:dsn_serial_number_low">
<i>dsn_serial_number_low</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Serial Number (low)</dd>
<dt id="dt:header_type">
<i>header_type</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Header Type</dd>
<dt id="dt:interrupt_line">
<i>interrupt_line</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt Line</dd>
<dt id="dt:interrupt_pin">
<i>interrupt_pin</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt Pin</dd>
<dt id="dt:interrupts">
<i>interrupts</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Raised _internal_ interrupts</dd>
<dt id="dt:latency_timer">
<i>latency_timer</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Latency Timer</dd>
<dt id="dt:max_lat">
<i>max_lat</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MAX_LAT</dd>
<dt id="dt:min_gnt">
<i>min_gnt</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MIN_GNT</dd>
<dt id="dt:msi_address">
<i>msi_address</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Message Address</dd>
<dt id="dt:msi_capability_header">
<i>msi_capability_header</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Header</dd>
<dt id="dt:msi_control">
<i>msi_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Message Control</dd>
<dt id="dt:msi_data">
<i>msi_data</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Message Data</dd>
<dt id="dt:msi_upper_address">
<i>msi_upper_address</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Message Upper Address</dd>
<dt id="dt:pm_capabilities">
<i>pm_capabilities</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Power Management Capabilities</dd>
<dt id="dt:pm_capability_header">
<i>pm_capability_header</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Header</dd>
<dt id="dt:pm_data">
<i>pm_data</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Power Management Data</dd>
<dt id="dt:pm_sc_bridge">
<i>pm_sc_bridge</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Power Management Control/Status Bridge Extensions</dd>
<dt id="dt:pm_status_control">
<i>pm_status_control</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Power Management Status and Control</dd>
<dt id="dt:revision_id">
<i>revision_id</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Revision ID</dd>
<dt id="dt:status">
<i>status</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status Register</dd>
<dt id="dt:subsystem_id">
<i>subsystem_id</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Subsystem ID</dd>
<dt id="dt:subsystem_vendor_id">
<i>subsystem_vendor_id</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Subsystem Vendor ID</dd>
<dt id="dt:vendor_id">
<i>vendor_id</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Vendor ID</dd>
</dl>
</section>
<div class="chain">
<a href="rm-class-i82571EB_v2.html">i82571EB_v2</a>
<a href="rm-class-i82576EB_v2.html">i82576EB_v2</a>
</div>