$date
	Sun Dec  4 14:45:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_ROM $end
$var wire 32 ! DATA_OUT [31:0] $end
$var reg 10 " ADDRESS [9:0] $end
$scope module rom $end
$var wire 10 # ADDRESS [9:0] $end
$var wire 32 $ DATA [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#200
b10011 !
b10011 $
b0 "
b0 #
#400
b100000000000010010011 !
b100000000000010010011 $
b1 "
b1 #
#600
b100000000001100010011 !
b100000000001100010011 $
b10 "
b10 #
#800
b10000000000011000010011 !
b10000000000011000010011 $
b11 "
b11 #
#1000
b11000000010000000100011 !
b11000000010000000100011 $
b100 "
b100 #
#1200
b10001100000011 !
b10001100000011 $
b101 "
b101 #
#1400
b100110000001100010011 !
b100110000001100010011 $
b110 "
b110 #
#1600
b11000000010000000100011 !
b11000000010000000100011 $
b111 "
b111 #
#1800
b11111110110000110100101011100011 !
b11111110110000110100101011100011 $
b1000 "
b1000 #
#2000
b10011 !
b10011 $
b1001 "
b1001 #
#2200
bx !
bx $
b1010 "
b1010 #
#2400
b1011 "
b1011 #
#2600
b10100 "
b10100 #
#2800
