

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Wed Mar 27 17:45:56 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Audio_Equalizer_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  169|  169|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243   |equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop   |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
        |grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254   |equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop   |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
        |grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264  |equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop  |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    9|    2527|   2663|    -|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    541|    -|
|Register         |        -|    -|     699|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    9|    3226|   3325|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    4|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|  240|   424|    0|
    |grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264  |equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop  |        0|   0|  358|   257|    0|
    |grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243   |equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop   |        0|   0|  358|   257|    0|
    |grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254   |equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop   |        0|   0|  358|   257|    0|
    |gmem_m_axi_U                                                  |gmem_m_axi                                         |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U16                                        |mul_32s_32s_32_2_1                                 |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U17                                        |mul_32s_32s_32_2_1                                 |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U18                                        |mul_32s_32s_32_2_1                                 |        0|   3|  165|    50|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                         |                                                   |        0|   9| 2527|  2663|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lowfreq_shift_reg_U   |lowfreq_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    33|   32|     1|         1056|
    |midfreq_shift_reg_U   |lowfreq_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    33|   32|     1|         1056|
    |highfreq_shift_reg_U  |lowfreq_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    33|   32|     1|         1056|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                 |        3|  0|   0|    0|    99|   96|     3|         3168|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |SIGNAL_OUT_TDATA_int_regslice  |         +|   0|  0|  39|          32|          32|
    |lowfreq_accumulate_fu_369_p2   |         +|   0|  0|  39|          32|          32|
    |midfreq_accumulate_fu_382_p2   |         +|   0|  0|  39|          32|          32|
    |ap_block_state1                |        or|   0|  0|   2|           1|           1|
    |ap_block_state34               |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 121|          98|          98|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |SIGNAL_IN_TDATA_blk_n        |    9|          2|    1|          2|
    |SIGNAL_OUT_TDATA_blk_n       |    9|          2|    1|          2|
    |ap_NS_fsm                    |  155|         35|    1|         35|
    |gmem_ARADDR                  |   37|          7|   64|        448|
    |gmem_ARLEN                   |   25|          5|   32|        160|
    |gmem_ARVALID                 |   25|          5|    1|          5|
    |gmem_RREADY                  |   25|          5|    1|          5|
    |gmem_blk_n_AR                |    9|          2|    1|          2|
    |gmem_blk_n_R                 |    9|          2|    1|          2|
    |grp_fu_391_ce                |   20|          4|    1|          4|
    |grp_fu_391_p0                |   25|          5|   32|        160|
    |grp_fu_391_p1                |   25|          5|   32|        160|
    |highfreq_shift_reg_address0  |   14|          3|    6|         18|
    |highfreq_shift_reg_ce0       |   14|          3|    1|          3|
    |highfreq_shift_reg_d0        |   14|          3|   32|         96|
    |highfreq_shift_reg_we0       |   14|          3|    1|          3|
    |lowfreq_shift_reg_address0   |   14|          3|    6|         18|
    |lowfreq_shift_reg_ce0        |   14|          3|    1|          3|
    |lowfreq_shift_reg_d0         |   14|          3|   32|         96|
    |lowfreq_shift_reg_we0        |   14|          3|    1|          3|
    |midfreq_shift_reg_address0   |   14|          3|    6|         18|
    |midfreq_shift_reg_ce0        |   14|          3|    1|          3|
    |midfreq_shift_reg_d0         |   14|          3|   32|         96|
    |midfreq_shift_reg_we0        |   14|          3|    1|          3|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  541|        115|  288|       1345|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  34|   0|   34|          0|
    |gmem_addr_1_read_reg_503                                                   |  32|   0|   32|          0|
    |gmem_addr_1_reg_476                                                        |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_513                                                   |  32|   0|   32|          0|
    |gmem_addr_2_reg_482                                                        |  64|   0|   64|          0|
    |gmem_addr_read_reg_488                                                     |  32|   0|   32|          0|
    |gmem_addr_reg_470                                                          |  64|   0|   64|          0|
    |grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg  |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg   |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg   |   1|   0|    1|          0|
    |highfreq_coefs_read_reg_401                                                |  64|   0|   64|          0|
    |lowfreq_accumulate_reg_498                                                 |  32|   0|   32|          0|
    |lowfreq_coefs_read_reg_411                                                 |  64|   0|   64|          0|
    |midfreq_coefs_read_reg_406                                                 |  64|   0|   64|          0|
    |mul_ln49_reg_493                                                           |  32|   0|   32|          0|
    |mul_ln59_reg_508                                                           |  32|   0|   32|          0|
    |mul_ln69_reg_521                                                           |  32|   0|   32|          0|
    |tmp_data_V_reg_434                                                         |  32|   0|   32|          0|
    |tmp_dest_V_reg_465                                                         |   6|   0|    6|          0|
    |tmp_id_V_reg_460                                                           |   5|   0|    5|          0|
    |tmp_keep_V_reg_440                                                         |   4|   0|    4|          0|
    |tmp_last_V_reg_455                                                         |   1|   0|    1|          0|
    |tmp_strb_V_reg_445                                                         |   4|   0|    4|          0|
    |tmp_user_V_reg_450                                                         |   2|   0|    2|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 699|   0|  699|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|            equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                 gmem|       pointer|
|SIGNAL_IN_TDATA        |   in|   32|        axis|   SIGNAL_IN_V_data_V|       pointer|
|SIGNAL_IN_TVALID       |   in|    1|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TREADY       |  out|    1|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TDEST        |   in|    6|        axis|   SIGNAL_IN_V_dest_V|       pointer|
|SIGNAL_IN_TKEEP        |   in|    4|        axis|   SIGNAL_IN_V_keep_V|       pointer|
|SIGNAL_IN_TSTRB        |   in|    4|        axis|   SIGNAL_IN_V_strb_V|       pointer|
|SIGNAL_IN_TUSER        |   in|    2|        axis|   SIGNAL_IN_V_user_V|       pointer|
|SIGNAL_IN_TLAST        |   in|    1|        axis|   SIGNAL_IN_V_last_V|       pointer|
|SIGNAL_IN_TID          |   in|    5|        axis|     SIGNAL_IN_V_id_V|       pointer|
|SIGNAL_OUT_TDATA       |  out|   32|        axis|  SIGNAL_OUT_V_data_V|       pointer|
|SIGNAL_OUT_TVALID      |  out|    1|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TREADY      |   in|    1|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TDEST       |  out|    6|        axis|  SIGNAL_OUT_V_dest_V|       pointer|
|SIGNAL_OUT_TKEEP       |  out|    4|        axis|  SIGNAL_OUT_V_keep_V|       pointer|
|SIGNAL_OUT_TSTRB       |  out|    4|        axis|  SIGNAL_OUT_V_strb_V|       pointer|
|SIGNAL_OUT_TUSER       |  out|    2|        axis|  SIGNAL_OUT_V_user_V|       pointer|
|SIGNAL_OUT_TLAST       |  out|    1|        axis|  SIGNAL_OUT_V_last_V|       pointer|
|SIGNAL_OUT_TID         |  out|    5|        axis|    SIGNAL_OUT_V_id_V|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

