acceptance_filter_reg_t AcceptanceFilterRegT
aes_aad_block_num_reg_t AesAadBlockNumRegT
aes_block_mode_reg_t AesBlockModeRegT
aes_block_num_reg_t AesBlockNumRegT
aes_continue_reg_t AesContinueRegT
aes_date_reg_t AesDateRegT
aes_dev_t AesDevT
aes_dma_enable_reg_t AesDmaEnableRegT
aes_dma_exit_reg_t AesDmaExitRegT
aes_endian_reg_t AesEndianRegT
aes_inc_sel_reg_t AesIncSelRegT
aes_int_clear_reg_t AesIntClearRegT
aes_int_ena_reg_t AesIntEnaRegT
aes_key_0_reg_t AesKey0RegT
aes_key_1_reg_t AesKey1RegT
aes_key_2_reg_t AesKey2RegT
aes_key_3_reg_t AesKey3RegT
aes_key_4_reg_t AesKey4RegT
aes_key_5_reg_t AesKey5RegT
aes_key_6_reg_t AesKey6RegT
aes_key_7_reg_t AesKey7RegT
aes_mode_reg_t AesModeRegT
aes_pseudo_reg_t AesPseudoRegT
aes_remainder_bit_num_reg_t AesRemainderBitNumRegT
aes_rx_reset_reg_t AesRxResetRegT
aes_state_reg_t AesStateRegT
aes_text_in_0_reg_t AesTextIn0RegT
aes_text_in_1_reg_t AesTextIn1RegT
aes_text_in_2_reg_t AesTextIn2RegT
aes_text_in_3_reg_t AesTextIn3RegT
aes_text_out_0_reg_t AesTextOut0RegT
aes_text_out_1_reg_t AesTextOut1RegT
aes_text_out_2_reg_t AesTextOut2RegT
aes_text_out_3_reg_t AesTextOut3RegT
aes_trigger_reg_t AesTriggerRegT
aes_tx_reset_reg_t AesTxResetRegT
ana_cmpr_periph_t AnaCmprPeriphT
analog_cmpr_dev_t AnalogCmprDevT
apb_saradc_apb_tsens_ctrl_reg_t ApbSaradcApbTsensCtrlRegT
apb_saradc_arb_ctrl_reg_t ApbSaradcArbCtrlRegT
apb_saradc_cali_reg_t ApbSaradcCaliRegT
apb_saradc_clkm_conf_reg_t ApbSaradcClkmConfRegT
apb_saradc_ctrl2_reg_t ApbSaradcCtrl2RegT
apb_saradc_ctrl_date_reg_t ApbSaradcCtrlDateRegT
apb_saradc_ctrl_reg_t ApbSaradcCtrlRegT
apb_saradc_dev_t ApbSaradcDevT
apb_saradc_dma_conf_reg_t ApbSaradcDmaConfRegT
apb_saradc_filter_ctrl0_reg_t ApbSaradcFilterCtrl0RegT
apb_saradc_filter_ctrl1_reg_t ApbSaradcFilterCtrl1RegT
apb_saradc_fsm_wait_reg_t ApbSaradcFsmWaitRegT
apb_saradc_int_clr_reg_t ApbSaradcIntClrRegT
apb_saradc_int_ena_reg_t ApbSaradcIntEnaRegT
apb_saradc_int_raw_reg_t ApbSaradcIntRawRegT
apb_saradc_int_st_reg_t ApbSaradcIntStRegT
apb_saradc_onetime_sample_reg_t ApbSaradcOnetimeSampleRegT
apb_saradc_sar1_status_reg_t ApbSaradcSar1StatusRegT
apb_saradc_sar1data_status_reg_t ApbSaradcSar1dataStatusRegT
apb_saradc_sar2_status_reg_t ApbSaradcSar2StatusRegT
apb_saradc_sar2data_status_reg_t ApbSaradcSar2dataStatusRegT
apb_saradc_sar_patt_tab1_reg_t ApbSaradcSarPattTab1RegT
apb_saradc_sar_patt_tab2_reg_t ApbSaradcSarPattTab2RegT
apb_saradc_thres0_ctrl_reg_t ApbSaradcThres0CtrlRegT
apb_saradc_thres1_ctrl_reg_t ApbSaradcThres1CtrlRegT
apb_saradc_thres_ctrl_reg_t ApbSaradcThresCtrlRegT
apb_saradc_tsens_ctrl2_reg_t ApbSaradcTsensCtrl2RegT
apb_tsens_sample_reg_t ApbTsensSampleRegT
apb_tsens_wake_reg_t ApbTsensWakeRegT
assist_debug_clock_gate_reg_t AssistDebugClockGateRegT
assist_debug_core_0_area_dram0_0_max_reg_t AssistDebugCore0AreaDram00MaxRegT
assist_debug_core_0_area_dram0_0_min_reg_t AssistDebugCore0AreaDram00MinRegT
assist_debug_core_0_area_dram0_1_max_reg_t AssistDebugCore0AreaDram01MaxRegT
assist_debug_core_0_area_dram0_1_min_reg_t AssistDebugCore0AreaDram01MinRegT
assist_debug_core_0_area_pc_reg_t AssistDebugCore0AreaPcRegT
assist_debug_core_0_area_pif_0_max_reg_t AssistDebugCore0AreaPif0MaxRegT
assist_debug_core_0_area_pif_0_min_reg_t AssistDebugCore0AreaPif0MinRegT
assist_debug_core_0_area_pif_1_max_reg_t AssistDebugCore0AreaPif1MaxRegT
assist_debug_core_0_area_pif_1_min_reg_t AssistDebugCore0AreaPif1MinRegT
assist_debug_core_0_area_sp_reg_t AssistDebugCore0AreaSpRegT
assist_debug_core_0_debug_mode_reg_t AssistDebugCore0DebugModeRegT
assist_debug_core_0_dram0_exception_monitor_0_reg_t AssistDebugCore0Dram0ExceptionMonitor0RegT
assist_debug_core_0_dram0_exception_monitor_1_reg_t AssistDebugCore0Dram0ExceptionMonitor1RegT
assist_debug_core_0_dram0_exception_monitor_2_reg_t AssistDebugCore0Dram0ExceptionMonitor2RegT
assist_debug_core_0_dram0_exception_monitor_3_reg_t AssistDebugCore0Dram0ExceptionMonitor3RegT
assist_debug_core_0_intr_clr_reg_t AssistDebugCore0IntrClrRegT
assist_debug_core_0_intr_ena_reg_t AssistDebugCore0IntrEnaRegT
assist_debug_core_0_intr_raw_reg_t AssistDebugCore0IntrRawRegT
assist_debug_core_0_intr_rls_reg_t AssistDebugCore0IntrRlsRegT
assist_debug_core_0_iram0_exception_monitor_0_reg_t AssistDebugCore0Iram0ExceptionMonitor0RegT
assist_debug_core_0_iram0_exception_monitor_1_reg_t AssistDebugCore0Iram0ExceptionMonitor1RegT
assist_debug_core_0_lastpc_before_exception_reg_t AssistDebugCore0LastpcBeforeExceptionRegT
assist_debug_core_0_rcd_en_reg_t AssistDebugCore0RcdEnRegT
assist_debug_core_0_rcd_pdebugpc_reg_t AssistDebugCore0RcdPdebugpcRegT
assist_debug_core_0_rcd_pdebugsp_reg_t AssistDebugCore0RcdPdebugspRegT
assist_debug_core_0_sp_max_reg_t AssistDebugCore0SpMaxRegT
assist_debug_core_0_sp_min_reg_t AssistDebugCore0SpMinRegT
assist_debug_core_0_sp_pc_reg_t AssistDebugCore0SpPcRegT
assist_debug_core_x_iram0_dram0_exception_monitor_0_reg_t AssistDebugCoreXIram0Dram0ExceptionMonitor0RegT
assist_debug_core_x_iram0_dram0_exception_monitor_1_reg_t AssistDebugCoreXIram0Dram0ExceptionMonitor1RegT
assist_debug_date_reg_t AssistDebugDateRegT
assist_debug_dev_t AssistDebugDevT
cache_clock_gate_reg_t CacheClockGateRegT
cache_date_reg_t CacheDateRegT
cache_dev_t CacheDevT
cache_l1_bus0_acs_conflict_cnt_reg_t CacheL1Bus0AcsConflictCntRegT
cache_l1_bus0_acs_hit_cnt_reg_t CacheL1Bus0AcsHitCntRegT
cache_l1_bus0_acs_miss_cnt_reg_t CacheL1Bus0AcsMissCntRegT
cache_l1_bus0_acs_nxtlvl_cnt_reg_t CacheL1Bus0AcsNxtlvlCntRegT
cache_l1_bus1_acs_conflict_cnt_reg_t CacheL1Bus1AcsConflictCntRegT
cache_l1_bus1_acs_hit_cnt_reg_t CacheL1Bus1AcsHitCntRegT
cache_l1_bus1_acs_miss_cnt_reg_t CacheL1Bus1AcsMissCntRegT
cache_l1_bus1_acs_nxtlvl_cnt_reg_t CacheL1Bus1AcsNxtlvlCntRegT
cache_l1_bypass_cache_conf_reg_t CacheL1BypassCacheConfRegT
cache_l1_cache_acs_cnt_ctrl_reg_t CacheL1CacheAcsCntCtrlRegT
cache_l1_cache_acs_cnt_int_clr_reg_t CacheL1CacheAcsCntIntClrRegT
cache_l1_cache_acs_cnt_int_ena_reg_t CacheL1CacheAcsCntIntEnaRegT
cache_l1_cache_acs_cnt_int_raw_reg_t CacheL1CacheAcsCntIntRawRegT
cache_l1_cache_acs_cnt_int_st_reg_t CacheL1CacheAcsCntIntStRegT
cache_l1_cache_acs_fail_id_attr_reg_t CacheL1CacheAcsFailIdAttrRegT
cache_l1_cache_acs_fail_int_clr_reg_t CacheL1CacheAcsFailIntClrRegT
cache_l1_cache_acs_fail_int_ena_reg_t CacheL1CacheAcsFailIntEnaRegT
cache_l1_cache_acs_fail_int_raw_reg_t CacheL1CacheAcsFailIntRawRegT
cache_l1_cache_acs_fail_int_st_reg_t CacheL1CacheAcsFailIntStRegT
cache_l1_cache_atomic_conf_reg_t CacheL1CacheAtomicConfRegT
cache_l1_cache_autoload_buf_clr_ctrl_reg_t CacheL1CacheAutoloadBufClrCtrlRegT
cache_l1_cache_autoload_ctrl_reg_t CacheL1CacheAutoloadCtrlRegT
cache_l1_cache_autoload_sct0_addr_reg_t CacheL1CacheAutoloadSct0AddrRegT
cache_l1_cache_autoload_sct0_size_reg_t CacheL1CacheAutoloadSct0SizeRegT
cache_l1_cache_autoload_sct1_addr_reg_t CacheL1CacheAutoloadSct1AddrRegT
cache_l1_cache_autoload_sct1_size_reg_t CacheL1CacheAutoloadSct1SizeRegT
cache_l1_cache_autoload_sct2_addr_reg_t CacheL1CacheAutoloadSct2AddrRegT
cache_l1_cache_autoload_sct2_size_reg_t CacheL1CacheAutoloadSct2SizeRegT
cache_l1_cache_autoload_sct3_addr_reg_t CacheL1CacheAutoloadSct3AddrRegT
cache_l1_cache_autoload_sct3_size_reg_t CacheL1CacheAutoloadSct3SizeRegT
cache_l1_cache_blocksize_conf_reg_t CacheL1CacheBlocksizeConfRegT
cache_l1_cache_cachesize_conf_reg_t CacheL1CacheCachesizeConfRegT
cache_l1_cache_ctrl_reg_t CacheL1CacheCtrlRegT
cache_l1_cache_data_mem_acs_conf_reg_t CacheL1CacheDataMemAcsConfRegT
cache_l1_cache_data_mem_power_ctrl_reg_t CacheL1CacheDataMemPowerCtrlRegT
cache_l1_cache_debug_bus_reg_t CacheL1CacheDebugBusRegT
cache_l1_cache_freeze_ctrl_reg_t CacheL1CacheFreezeCtrlRegT
cache_l1_cache_object_ctrl_reg_t CacheL1CacheObjectCtrlRegT
cache_l1_cache_preload_ctrl_reg_t CacheL1CachePreloadCtrlRegT
cache_l1_cache_preload_rst_ctrl_reg_t CacheL1CachePreloadRstCtrlRegT
cache_l1_cache_prelock_conf_reg_t CacheL1CachePrelockConfRegT
cache_l1_cache_prelock_sct0_addr_reg_t CacheL1CachePrelockSct0AddrRegT
cache_l1_cache_sync_preload_exception_reg_t CacheL1CacheSyncPreloadExceptionRegT
cache_l1_cache_sync_preload_int_clr_reg_t CacheL1CacheSyncPreloadIntClrRegT
cache_l1_cache_sync_preload_int_ena_reg_t CacheL1CacheSyncPreloadIntEnaRegT
cache_l1_cache_sync_preload_int_raw_reg_t CacheL1CacheSyncPreloadIntRawRegT
cache_l1_cache_sync_preload_int_st_reg_t CacheL1CacheSyncPreloadIntStRegT
cache_l1_cache_sync_rst_ctrl_reg_t CacheL1CacheSyncRstCtrlRegT
cache_l1_cache_tag_mem_acs_conf_reg_t CacheL1CacheTagMemAcsConfRegT
cache_l1_cache_tag_mem_power_ctrl_reg_t CacheL1CacheTagMemPowerCtrlRegT
cache_l1_cache_vaddr_reg_t CacheL1CacheVaddrRegT
cache_l1_cache_way_object_reg_t CacheL1CacheWayObjectRegT
cache_l1_cache_wrap_around_ctrl_reg_t CacheL1CacheWrapAroundCtrlRegT
cache_l1_dbus2_acs_conflict_cnt_reg_t CacheL1Dbus2AcsConflictCntRegT
cache_l1_dbus2_acs_hit_cnt_reg_t CacheL1Dbus2AcsHitCntRegT
cache_l1_dbus2_acs_miss_cnt_reg_t CacheL1Dbus2AcsMissCntRegT
cache_l1_dbus2_acs_nxtlvl_cnt_reg_t CacheL1Dbus2AcsNxtlvlCntRegT
cache_l1_dbus3_acs_conflict_cnt_reg_t CacheL1Dbus3AcsConflictCntRegT
cache_l1_dbus3_acs_hit_cnt_reg_t CacheL1Dbus3AcsHitCntRegT
cache_l1_dbus3_acs_miss_cnt_reg_t CacheL1Dbus3AcsMissCntRegT
cache_l1_dbus3_acs_nxtlvl_cnt_reg_t CacheL1Dbus3AcsNxtlvlCntRegT
cache_l1_dcache_acs_fail_addr_reg_t CacheL1DcacheAcsFailAddrRegT
cache_l1_dcache_preload_addr_reg_t CacheL1DcachePreloadAddrRegT
cache_l1_dcache_preload_size_reg_t CacheL1DcachePreloadSizeRegT
cache_l1_dcache_prelock_sct1_addr_reg_t CacheL1DcachePrelockSct1AddrRegT
cache_l1_dcache_prelock_sct_size_reg_t CacheL1DcachePrelockSctSizeRegT
cache_l1_ibus0_acs_conflict_cnt_reg_t CacheL1Ibus0AcsConflictCntRegT
cache_l1_ibus0_acs_hit_cnt_reg_t CacheL1Ibus0AcsHitCntRegT
cache_l1_ibus0_acs_miss_cnt_reg_t CacheL1Ibus0AcsMissCntRegT
cache_l1_ibus0_acs_nxtlvl_cnt_reg_t CacheL1Ibus0AcsNxtlvlCntRegT
cache_l1_ibus1_acs_conflict_cnt_reg_t CacheL1Ibus1AcsConflictCntRegT
cache_l1_ibus1_acs_hit_cnt_reg_t CacheL1Ibus1AcsHitCntRegT
cache_l1_ibus1_acs_miss_cnt_reg_t CacheL1Ibus1AcsMissCntRegT
cache_l1_ibus1_acs_nxtlvl_cnt_reg_t CacheL1Ibus1AcsNxtlvlCntRegT
cache_l1_ibus2_acs_conflict_cnt_reg_t CacheL1Ibus2AcsConflictCntRegT
cache_l1_ibus2_acs_hit_cnt_reg_t CacheL1Ibus2AcsHitCntRegT
cache_l1_ibus2_acs_miss_cnt_reg_t CacheL1Ibus2AcsMissCntRegT
cache_l1_ibus2_acs_nxtlvl_cnt_reg_t CacheL1Ibus2AcsNxtlvlCntRegT
cache_l1_ibus3_acs_conflict_cnt_reg_t CacheL1Ibus3AcsConflictCntRegT
cache_l1_ibus3_acs_hit_cnt_reg_t CacheL1Ibus3AcsHitCntRegT
cache_l1_ibus3_acs_miss_cnt_reg_t CacheL1Ibus3AcsMissCntRegT
cache_l1_ibus3_acs_nxtlvl_cnt_reg_t CacheL1Ibus3AcsNxtlvlCntRegT
cache_l1_icache0_acs_fail_addr_reg_t CacheL1Icache0AcsFailAddrRegT
cache_l1_icache0_acs_fail_id_attr_reg_t CacheL1Icache0AcsFailIdAttrRegT
cache_l1_icache0_autoload_ctrl_reg_t CacheL1Icache0AutoloadCtrlRegT
cache_l1_icache0_autoload_sct0_addr_reg_t CacheL1Icache0AutoloadSct0AddrRegT
cache_l1_icache0_autoload_sct0_size_reg_t CacheL1Icache0AutoloadSct0SizeRegT
cache_l1_icache0_autoload_sct1_addr_reg_t CacheL1Icache0AutoloadSct1AddrRegT
cache_l1_icache0_autoload_sct1_size_reg_t CacheL1Icache0AutoloadSct1SizeRegT
cache_l1_icache0_preload_addr_reg_t CacheL1Icache0PreloadAddrRegT
cache_l1_icache0_preload_ctrl_reg_t CacheL1Icache0PreloadCtrlRegT
cache_l1_icache0_preload_size_reg_t CacheL1Icache0PreloadSizeRegT
cache_l1_icache0_prelock_conf_reg_t CacheL1Icache0PrelockConfRegT
cache_l1_icache0_prelock_sct0_addr_reg_t CacheL1Icache0PrelockSct0AddrRegT
cache_l1_icache0_prelock_sct1_addr_reg_t CacheL1Icache0PrelockSct1AddrRegT
cache_l1_icache0_prelock_sct_size_reg_t CacheL1Icache0PrelockSctSizeRegT
cache_l1_icache1_acs_fail_addr_reg_t CacheL1Icache1AcsFailAddrRegT
cache_l1_icache1_acs_fail_id_attr_reg_t CacheL1Icache1AcsFailIdAttrRegT
cache_l1_icache1_autoload_ctrl_reg_t CacheL1Icache1AutoloadCtrlRegT
cache_l1_icache1_autoload_sct0_addr_reg_t CacheL1Icache1AutoloadSct0AddrRegT
cache_l1_icache1_autoload_sct0_size_reg_t CacheL1Icache1AutoloadSct0SizeRegT
cache_l1_icache1_autoload_sct1_addr_reg_t CacheL1Icache1AutoloadSct1AddrRegT
cache_l1_icache1_autoload_sct1_size_reg_t CacheL1Icache1AutoloadSct1SizeRegT
cache_l1_icache1_preload_addr_reg_t CacheL1Icache1PreloadAddrRegT
cache_l1_icache1_preload_ctrl_reg_t CacheL1Icache1PreloadCtrlRegT
cache_l1_icache1_preload_size_reg_t CacheL1Icache1PreloadSizeRegT
cache_l1_icache1_prelock_conf_reg_t CacheL1Icache1PrelockConfRegT
cache_l1_icache1_prelock_sct0_addr_reg_t CacheL1Icache1PrelockSct0AddrRegT
cache_l1_icache1_prelock_sct1_addr_reg_t CacheL1Icache1PrelockSct1AddrRegT
cache_l1_icache1_prelock_sct_size_reg_t CacheL1Icache1PrelockSctSizeRegT
cache_l1_icache2_acs_fail_addr_reg_t CacheL1Icache2AcsFailAddrRegT
cache_l1_icache2_acs_fail_id_attr_reg_t CacheL1Icache2AcsFailIdAttrRegT
cache_l1_icache2_autoload_ctrl_reg_t CacheL1Icache2AutoloadCtrlRegT
cache_l1_icache2_autoload_sct0_addr_reg_t CacheL1Icache2AutoloadSct0AddrRegT
cache_l1_icache2_autoload_sct0_size_reg_t CacheL1Icache2AutoloadSct0SizeRegT
cache_l1_icache2_autoload_sct1_addr_reg_t CacheL1Icache2AutoloadSct1AddrRegT
cache_l1_icache2_autoload_sct1_size_reg_t CacheL1Icache2AutoloadSct1SizeRegT
cache_l1_icache2_preload_addr_reg_t CacheL1Icache2PreloadAddrRegT
cache_l1_icache2_preload_ctrl_reg_t CacheL1Icache2PreloadCtrlRegT
cache_l1_icache2_preload_size_reg_t CacheL1Icache2PreloadSizeRegT
cache_l1_icache2_prelock_conf_reg_t CacheL1Icache2PrelockConfRegT
cache_l1_icache2_prelock_sct0_addr_reg_t CacheL1Icache2PrelockSct0AddrRegT
cache_l1_icache2_prelock_sct1_addr_reg_t CacheL1Icache2PrelockSct1AddrRegT
cache_l1_icache2_prelock_sct_size_reg_t CacheL1Icache2PrelockSctSizeRegT
cache_l1_icache3_acs_fail_addr_reg_t CacheL1Icache3AcsFailAddrRegT
cache_l1_icache3_acs_fail_id_attr_reg_t CacheL1Icache3AcsFailIdAttrRegT
cache_l1_icache3_autoload_ctrl_reg_t CacheL1Icache3AutoloadCtrlRegT
cache_l1_icache3_autoload_sct0_addr_reg_t CacheL1Icache3AutoloadSct0AddrRegT
cache_l1_icache3_autoload_sct0_size_reg_t CacheL1Icache3AutoloadSct0SizeRegT
cache_l1_icache3_autoload_sct1_addr_reg_t CacheL1Icache3AutoloadSct1AddrRegT
cache_l1_icache3_autoload_sct1_size_reg_t CacheL1Icache3AutoloadSct1SizeRegT
cache_l1_icache3_preload_addr_reg_t CacheL1Icache3PreloadAddrRegT
cache_l1_icache3_preload_ctrl_reg_t CacheL1Icache3PreloadCtrlRegT
cache_l1_icache3_preload_size_reg_t CacheL1Icache3PreloadSizeRegT
cache_l1_icache3_prelock_conf_reg_t CacheL1Icache3PrelockConfRegT
cache_l1_icache3_prelock_sct0_addr_reg_t CacheL1Icache3PrelockSct0AddrRegT
cache_l1_icache3_prelock_sct1_addr_reg_t CacheL1Icache3PrelockSct1AddrRegT
cache_l1_icache3_prelock_sct_size_reg_t CacheL1Icache3PrelockSctSizeRegT
cache_l1_icache_blocksize_conf_reg_t CacheL1IcacheBlocksizeConfRegT
cache_l1_icache_cachesize_conf_reg_t CacheL1IcacheCachesizeConfRegT
cache_l1_icache_ctrl_reg_t CacheL1IcacheCtrlRegT
cache_l1_unallocate_buffer_clear_reg_t CacheL1UnallocateBufferClearRegT
cache_l2_bypass_cache_conf_reg_t CacheL2BypassCacheConfRegT
cache_l2_cache_access_attr_ctrl_reg_t CacheL2CacheAccessAttrCtrlRegT
cache_l2_cache_acs_cnt_ctrl_reg_t CacheL2CacheAcsCntCtrlRegT
cache_l2_cache_acs_cnt_int_clr_reg_t CacheL2CacheAcsCntIntClrRegT
cache_l2_cache_acs_cnt_int_ena_reg_t CacheL2CacheAcsCntIntEnaRegT
cache_l2_cache_acs_cnt_int_raw_reg_t CacheL2CacheAcsCntIntRawRegT
cache_l2_cache_acs_cnt_int_st_reg_t CacheL2CacheAcsCntIntStRegT
cache_l2_cache_acs_fail_addr_reg_t CacheL2CacheAcsFailAddrRegT
cache_l2_cache_acs_fail_id_attr_reg_t CacheL2CacheAcsFailIdAttrRegT
cache_l2_cache_acs_fail_int_clr_reg_t CacheL2CacheAcsFailIntClrRegT
cache_l2_cache_acs_fail_int_ena_reg_t CacheL2CacheAcsFailIntEnaRegT
cache_l2_cache_acs_fail_int_raw_reg_t CacheL2CacheAcsFailIntRawRegT
cache_l2_cache_acs_fail_int_st_reg_t CacheL2CacheAcsFailIntStRegT
cache_l2_cache_autoload_buf_clr_ctrl_reg_t CacheL2CacheAutoloadBufClrCtrlRegT
cache_l2_cache_autoload_ctrl_reg_t CacheL2CacheAutoloadCtrlRegT
cache_l2_cache_autoload_sct0_addr_reg_t CacheL2CacheAutoloadSct0AddrRegT
cache_l2_cache_autoload_sct0_size_reg_t CacheL2CacheAutoloadSct0SizeRegT
cache_l2_cache_autoload_sct1_addr_reg_t CacheL2CacheAutoloadSct1AddrRegT
cache_l2_cache_autoload_sct1_size_reg_t CacheL2CacheAutoloadSct1SizeRegT
cache_l2_cache_autoload_sct2_addr_reg_t CacheL2CacheAutoloadSct2AddrRegT
cache_l2_cache_autoload_sct2_size_reg_t CacheL2CacheAutoloadSct2SizeRegT
cache_l2_cache_autoload_sct3_addr_reg_t CacheL2CacheAutoloadSct3AddrRegT
cache_l2_cache_autoload_sct3_size_reg_t CacheL2CacheAutoloadSct3SizeRegT
cache_l2_cache_blocksize_conf_reg_t CacheL2CacheBlocksizeConfRegT
cache_l2_cache_cachesize_conf_reg_t CacheL2CacheCachesizeConfRegT
cache_l2_cache_ctrl_reg_t CacheL2CacheCtrlRegT
cache_l2_cache_data_mem_acs_conf_reg_t CacheL2CacheDataMemAcsConfRegT
cache_l2_cache_data_mem_power_ctrl_reg_t CacheL2CacheDataMemPowerCtrlRegT
cache_l2_cache_debug_bus_reg_t CacheL2CacheDebugBusRegT
cache_l2_cache_freeze_ctrl_reg_t CacheL2CacheFreezeCtrlRegT
cache_l2_cache_object_ctrl_reg_t CacheL2CacheObjectCtrlRegT
cache_l2_cache_preload_addr_reg_t CacheL2CachePreloadAddrRegT
cache_l2_cache_preload_ctrl_reg_t CacheL2CachePreloadCtrlRegT
cache_l2_cache_preload_rst_ctrl_reg_t CacheL2CachePreloadRstCtrlRegT
cache_l2_cache_preload_size_reg_t CacheL2CachePreloadSizeRegT
cache_l2_cache_prelock_conf_reg_t CacheL2CachePrelockConfRegT
cache_l2_cache_prelock_sct0_addr_reg_t CacheL2CachePrelockSct0AddrRegT
cache_l2_cache_prelock_sct1_addr_reg_t CacheL2CachePrelockSct1AddrRegT
cache_l2_cache_prelock_sct_size_reg_t CacheL2CachePrelockSctSizeRegT
cache_l2_cache_sync_preload_exception_reg_t CacheL2CacheSyncPreloadExceptionRegT
cache_l2_cache_sync_preload_int_clr_reg_t CacheL2CacheSyncPreloadIntClrRegT
cache_l2_cache_sync_preload_int_ena_reg_t CacheL2CacheSyncPreloadIntEnaRegT
cache_l2_cache_sync_preload_int_raw_reg_t CacheL2CacheSyncPreloadIntRawRegT
cache_l2_cache_sync_preload_int_st_reg_t CacheL2CacheSyncPreloadIntStRegT
cache_l2_cache_sync_rst_ctrl_reg_t CacheL2CacheSyncRstCtrlRegT
cache_l2_cache_tag_mem_acs_conf_reg_t CacheL2CacheTagMemAcsConfRegT
cache_l2_cache_tag_mem_power_ctrl_reg_t CacheL2CacheTagMemPowerCtrlRegT
cache_l2_cache_vaddr_reg_t CacheL2CacheVaddrRegT
cache_l2_cache_way_object_reg_t CacheL2CacheWayObjectRegT
cache_l2_cache_wrap_around_ctrl_reg_t CacheL2CacheWrapAroundCtrlRegT
cache_l2_dbus0_acs_conflict_cnt_reg_t CacheL2Dbus0AcsConflictCntRegT
cache_l2_dbus0_acs_hit_cnt_reg_t CacheL2Dbus0AcsHitCntRegT
cache_l2_dbus0_acs_miss_cnt_reg_t CacheL2Dbus0AcsMissCntRegT
cache_l2_dbus0_acs_nxtlvl_cnt_reg_t CacheL2Dbus0AcsNxtlvlCntRegT
cache_l2_dbus1_acs_conflict_cnt_reg_t CacheL2Dbus1AcsConflictCntRegT
cache_l2_dbus1_acs_hit_cnt_reg_t CacheL2Dbus1AcsHitCntRegT
cache_l2_dbus1_acs_miss_cnt_reg_t CacheL2Dbus1AcsMissCntRegT
cache_l2_dbus1_acs_nxtlvl_cnt_reg_t CacheL2Dbus1AcsNxtlvlCntRegT
cache_l2_dbus2_acs_conflict_cnt_reg_t CacheL2Dbus2AcsConflictCntRegT
cache_l2_dbus2_acs_hit_cnt_reg_t CacheL2Dbus2AcsHitCntRegT
cache_l2_dbus2_acs_miss_cnt_reg_t CacheL2Dbus2AcsMissCntRegT
cache_l2_dbus2_acs_nxtlvl_cnt_reg_t CacheL2Dbus2AcsNxtlvlCntRegT
cache_l2_dbus3_acs_conflict_cnt_reg_t CacheL2Dbus3AcsConflictCntRegT
cache_l2_dbus3_acs_hit_cnt_reg_t CacheL2Dbus3AcsHitCntRegT
cache_l2_dbus3_acs_miss_cnt_reg_t CacheL2Dbus3AcsMissCntRegT
cache_l2_dbus3_acs_nxtlvl_cnt_reg_t CacheL2Dbus3AcsNxtlvlCntRegT
cache_l2_ibus0_acs_conflict_cnt_reg_t CacheL2Ibus0AcsConflictCntRegT
cache_l2_ibus0_acs_hit_cnt_reg_t CacheL2Ibus0AcsHitCntRegT
cache_l2_ibus0_acs_miss_cnt_reg_t CacheL2Ibus0AcsMissCntRegT
cache_l2_ibus0_acs_nxtlvl_cnt_reg_t CacheL2Ibus0AcsNxtlvlCntRegT
cache_l2_ibus1_acs_conflict_cnt_reg_t CacheL2Ibus1AcsConflictCntRegT
cache_l2_ibus1_acs_hit_cnt_reg_t CacheL2Ibus1AcsHitCntRegT
cache_l2_ibus1_acs_miss_cnt_reg_t CacheL2Ibus1AcsMissCntRegT
cache_l2_ibus1_acs_nxtlvl_cnt_reg_t CacheL2Ibus1AcsNxtlvlCntRegT
cache_l2_ibus2_acs_conflict_cnt_reg_t CacheL2Ibus2AcsConflictCntRegT
cache_l2_ibus2_acs_hit_cnt_reg_t CacheL2Ibus2AcsHitCntRegT
cache_l2_ibus2_acs_miss_cnt_reg_t CacheL2Ibus2AcsMissCntRegT
cache_l2_ibus2_acs_nxtlvl_cnt_reg_t CacheL2Ibus2AcsNxtlvlCntRegT
cache_l2_ibus3_acs_conflict_cnt_reg_t CacheL2Ibus3AcsConflictCntRegT
cache_l2_ibus3_acs_hit_cnt_reg_t CacheL2Ibus3AcsHitCntRegT
cache_l2_ibus3_acs_miss_cnt_reg_t CacheL2Ibus3AcsMissCntRegT
cache_l2_ibus3_acs_nxtlvl_cnt_reg_t CacheL2Ibus3AcsNxtlvlCntRegT
cache_l2_unallocate_buffer_clear_reg_t CacheL2UnallocateBufferClearRegT
cache_level_split0_reg_t CacheLevelSplit0RegT
cache_level_split1_reg_t CacheLevelSplit1RegT
cache_lock_addr_reg_t CacheLockAddrRegT
cache_lock_ctrl_reg_t CacheLockCtrlRegT
cache_lock_map_reg_t CacheLockMapRegT
cache_lock_size_reg_t CacheLockSizeRegT
cache_redundancy_sig0_reg_t CacheRedundancySig0RegT
cache_redundancy_sig1_reg_t CacheRedundancySig1RegT
cache_redundancy_sig2_reg_t CacheRedundancySig2RegT
cache_redundancy_sig3_reg_t CacheRedundancySig3RegT
cache_redundancy_sig4_reg_t CacheRedundancySig4RegT
cache_sync_addr_reg_t CacheSyncAddrRegT
cache_sync_ctrl_reg_t CacheSyncCtrlRegT
cache_sync_map_reg_t CacheSyncMapRegT
cache_sync_size_reg_t CacheSyncSizeRegT
clock_out_channel ClockOutChannel
clock_out_channel_t ClockOutChannelT
dedic_gpio_signal_conn_t DedicGpioSignalConnT
div_t DivT
ds_date_reg_t DsDateRegT
ds_dev_t DsDevT
ds_query_busy_reg_t DsQueryBusyRegT
ds_query_check_reg_t DsQueryCheckRegT
ds_query_key_wrong_reg_t DsQueryKeyWrongRegT
ds_set_continue_reg_t DsSetContinueRegT
ds_set_finish_reg_t DsSetFinishRegT
ds_set_start_reg_t DsSetStartRegT
ecc_mult_conf_reg_t EccMultConfRegT
ecc_mult_date_reg_t EccMultDateRegT
ecc_mult_dev_t EccMultDevT
ecc_mult_int_clr_reg_t EccMultIntClrRegT
ecc_mult_int_ena_reg_t EccMultIntEnaRegT
ecc_mult_int_raw_reg_t EccMultIntRawRegT
ecc_mult_int_st_reg_t EccMultIntStRegT
ecdsa_clk_reg_t EcdsaClkRegT
ecdsa_conf_reg_t EcdsaConfRegT
ecdsa_date_reg_t EcdsaDateRegT
ecdsa_dev_rev_0_0_t EcdsaDevRev00T
ecdsa_dev_rev_1_2_t EcdsaDevRev12T
ecdsa_dev_t EcdsaDevT
ecdsa_int_clr_reg_t EcdsaIntClrRegT
ecdsa_int_ena_reg_t EcdsaIntEnaRegT
ecdsa_int_raw_reg_t EcdsaIntRawRegT
ecdsa_int_st_reg_t EcdsaIntStRegT
ecdsa_mem_reg_t EcdsaMemRegT
ecdsa_message_reg_t EcdsaMessageRegT
ecdsa_result_reg_t EcdsaResultRegT
ecdsa_rev_0_0_clk_reg_t EcdsaRev00ClkRegT
ecdsa_rev_0_0_conf_reg_t EcdsaRev00ConfRegT
ecdsa_rev_0_0_date_reg_t EcdsaRev00DateRegT
ecdsa_rev_0_0_int_clr_reg_t EcdsaRev00IntClrRegT
ecdsa_rev_0_0_int_ena_reg_t EcdsaRev00IntEnaRegT
ecdsa_rev_0_0_int_raw_reg_t EcdsaRev00IntRawRegT
ecdsa_rev_0_0_int_st_reg_t EcdsaRev00IntStRegT
ecdsa_rev_0_0_mem_reg_t EcdsaRev00MemRegT
ecdsa_rev_0_0_message_reg_t EcdsaRev00MessageRegT
ecdsa_rev_0_0_result_reg_t EcdsaRev00ResultRegT
ecdsa_rev_0_0_sha_busy_reg_t EcdsaRev00ShaBusyRegT
ecdsa_rev_0_0_sha_continue_reg_t EcdsaRev00ShaContinueRegT
ecdsa_rev_0_0_sha_mode_reg_t EcdsaRev00ShaModeRegT
ecdsa_rev_0_0_sha_start_reg_t EcdsaRev00ShaStartRegT
ecdsa_rev_0_0_start_reg_t EcdsaRev00StartRegT
ecdsa_rev_0_0_state_reg_t EcdsaRev00StateRegT
ecdsa_sha_busy_reg_t EcdsaShaBusyRegT
ecdsa_sha_continue_reg_t EcdsaShaContinueRegT
ecdsa_sha_mode_reg_t EcdsaShaModeRegT
ecdsa_sha_start_reg_t EcdsaShaStartRegT
ecdsa_start_reg_t EcdsaStartRegT
ecdsa_state_reg_t EcdsaStateRegT
efuse_clk_reg_t EfuseClkRegT
efuse_cmd_reg_t EfuseCmdRegT
efuse_conf_reg_t EfuseConfRegT
efuse_dac_conf_reg_t EfuseDacConfRegT
efuse_date_reg_t EfuseDateRegT
efuse_dev_t EfuseDevT
efuse_int_clr_reg_t EfuseIntClrRegT
efuse_int_ena_reg_t EfuseIntEnaRegT
efuse_int_raw_reg_t EfuseIntRawRegT
efuse_int_st_reg_t EfuseIntStRegT
efuse_pgm_check_value0_reg_t EfusePgmCheckValue0RegT
efuse_pgm_check_value1_reg_t EfusePgmCheckValue1RegT
efuse_pgm_check_value2_reg_t EfusePgmCheckValue2RegT
efuse_pgm_data0_reg_t EfusePgmData0RegT
efuse_pgm_data1_reg_t EfusePgmData1RegT
efuse_pgm_data2_reg_t EfusePgmData2RegT
efuse_pgm_data3_reg_t EfusePgmData3RegT
efuse_pgm_data4_reg_t EfusePgmData4RegT
efuse_pgm_data5_reg_t EfusePgmData5RegT
efuse_pgm_data6_reg_t EfusePgmData6RegT
efuse_pgm_data7_reg_t EfusePgmData7RegT
efuse_rd_key0_data0_reg_t EfuseRdKey0Data0RegT
efuse_rd_key0_data1_reg_t EfuseRdKey0Data1RegT
efuse_rd_key0_data2_reg_t EfuseRdKey0Data2RegT
efuse_rd_key0_data3_reg_t EfuseRdKey0Data3RegT
efuse_rd_key0_data4_reg_t EfuseRdKey0Data4RegT
efuse_rd_key0_data5_reg_t EfuseRdKey0Data5RegT
efuse_rd_key0_data6_reg_t EfuseRdKey0Data6RegT
efuse_rd_key0_data7_reg_t EfuseRdKey0Data7RegT
efuse_rd_key1_data0_reg_t EfuseRdKey1Data0RegT
efuse_rd_key1_data1_reg_t EfuseRdKey1Data1RegT
efuse_rd_key1_data2_reg_t EfuseRdKey1Data2RegT
efuse_rd_key1_data3_reg_t EfuseRdKey1Data3RegT
efuse_rd_key1_data4_reg_t EfuseRdKey1Data4RegT
efuse_rd_key1_data5_reg_t EfuseRdKey1Data5RegT
efuse_rd_key1_data6_reg_t EfuseRdKey1Data6RegT
efuse_rd_key1_data7_reg_t EfuseRdKey1Data7RegT
efuse_rd_key2_data0_reg_t EfuseRdKey2Data0RegT
efuse_rd_key2_data1_reg_t EfuseRdKey2Data1RegT
efuse_rd_key2_data2_reg_t EfuseRdKey2Data2RegT
efuse_rd_key2_data3_reg_t EfuseRdKey2Data3RegT
efuse_rd_key2_data4_reg_t EfuseRdKey2Data4RegT
efuse_rd_key2_data5_reg_t EfuseRdKey2Data5RegT
efuse_rd_key2_data6_reg_t EfuseRdKey2Data6RegT
efuse_rd_key2_data7_reg_t EfuseRdKey2Data7RegT
efuse_rd_key3_data0_reg_t EfuseRdKey3Data0RegT
efuse_rd_key3_data1_reg_t EfuseRdKey3Data1RegT
efuse_rd_key3_data2_reg_t EfuseRdKey3Data2RegT
efuse_rd_key3_data3_reg_t EfuseRdKey3Data3RegT
efuse_rd_key3_data4_reg_t EfuseRdKey3Data4RegT
efuse_rd_key3_data5_reg_t EfuseRdKey3Data5RegT
efuse_rd_key3_data6_reg_t EfuseRdKey3Data6RegT
efuse_rd_key3_data7_reg_t EfuseRdKey3Data7RegT
efuse_rd_key4_data0_reg_t EfuseRdKey4Data0RegT
efuse_rd_key4_data1_reg_t EfuseRdKey4Data1RegT
efuse_rd_key4_data2_reg_t EfuseRdKey4Data2RegT
efuse_rd_key4_data3_reg_t EfuseRdKey4Data3RegT
efuse_rd_key4_data4_reg_t EfuseRdKey4Data4RegT
efuse_rd_key4_data5_reg_t EfuseRdKey4Data5RegT
efuse_rd_key4_data6_reg_t EfuseRdKey4Data6RegT
efuse_rd_key4_data7_reg_t EfuseRdKey4Data7RegT
efuse_rd_key5_data0_reg_t EfuseRdKey5Data0RegT
efuse_rd_key5_data1_reg_t EfuseRdKey5Data1RegT
efuse_rd_key5_data2_reg_t EfuseRdKey5Data2RegT
efuse_rd_key5_data3_reg_t EfuseRdKey5Data3RegT
efuse_rd_key5_data4_reg_t EfuseRdKey5Data4RegT
efuse_rd_key5_data5_reg_t EfuseRdKey5Data5RegT
efuse_rd_key5_data6_reg_t EfuseRdKey5Data6RegT
efuse_rd_key5_data7_reg_t EfuseRdKey5Data7RegT
efuse_rd_mac_sys_0_reg_t EfuseRdMacSys0RegT
efuse_rd_mac_sys_1_reg_t EfuseRdMacSys1RegT
efuse_rd_mac_sys_2_reg_t EfuseRdMacSys2RegT
efuse_rd_mac_sys_3_reg_t EfuseRdMacSys3RegT
efuse_rd_mac_sys_4_reg_t EfuseRdMacSys4RegT
efuse_rd_mac_sys_5_reg_t EfuseRdMacSys5RegT
efuse_rd_repeat_data0_reg_t EfuseRdRepeatData0RegT
efuse_rd_repeat_data1_reg_t EfuseRdRepeatData1RegT
efuse_rd_repeat_data2_reg_t EfuseRdRepeatData2RegT
efuse_rd_repeat_data3_reg_t EfuseRdRepeatData3RegT
efuse_rd_repeat_data4_reg_t EfuseRdRepeatData4RegT
efuse_rd_repeat_err0_reg_t EfuseRdRepeatErr0RegT
efuse_rd_repeat_err1_reg_t EfuseRdRepeatErr1RegT
efuse_rd_repeat_err2_reg_t EfuseRdRepeatErr2RegT
efuse_rd_repeat_err3_reg_t EfuseRdRepeatErr3RegT
efuse_rd_repeat_err4_reg_t EfuseRdRepeatErr4RegT
efuse_rd_rs_err0_reg_t EfuseRdRsErr0RegT
efuse_rd_rs_err1_reg_t EfuseRdRsErr1RegT
efuse_rd_sys_part1_data0_reg_t EfuseRdSysPart1Data0RegT
efuse_rd_sys_part1_data1_reg_t EfuseRdSysPart1Data1RegT
efuse_rd_sys_part1_data2_reg_t EfuseRdSysPart1Data2RegT
efuse_rd_sys_part1_data3_reg_t EfuseRdSysPart1Data3RegT
efuse_rd_sys_part1_data4_reg_t EfuseRdSysPart1Data4RegT
efuse_rd_sys_part1_data5_reg_t EfuseRdSysPart1Data5RegT
efuse_rd_sys_part1_data6_reg_t EfuseRdSysPart1Data6RegT
efuse_rd_sys_part1_data7_reg_t EfuseRdSysPart1Data7RegT
efuse_rd_sys_part2_data0_reg_t EfuseRdSysPart2Data0RegT
efuse_rd_sys_part2_data1_reg_t EfuseRdSysPart2Data1RegT
efuse_rd_sys_part2_data2_reg_t EfuseRdSysPart2Data2RegT
efuse_rd_sys_part2_data3_reg_t EfuseRdSysPart2Data3RegT
efuse_rd_sys_part2_data4_reg_t EfuseRdSysPart2Data4RegT
efuse_rd_sys_part2_data5_reg_t EfuseRdSysPart2Data5RegT
efuse_rd_sys_part2_data6_reg_t EfuseRdSysPart2Data6RegT
efuse_rd_sys_part2_data7_reg_t EfuseRdSysPart2Data7RegT
efuse_rd_tim_conf_reg_t EfuseRdTimConfRegT
efuse_rd_usr_data0_reg_t EfuseRdUsrData0RegT
efuse_rd_usr_data1_reg_t EfuseRdUsrData1RegT
efuse_rd_usr_data2_reg_t EfuseRdUsrData2RegT
efuse_rd_usr_data3_reg_t EfuseRdUsrData3RegT
efuse_rd_usr_data4_reg_t EfuseRdUsrData4RegT
efuse_rd_usr_data5_reg_t EfuseRdUsrData5RegT
efuse_rd_usr_data6_reg_t EfuseRdUsrData6RegT
efuse_rd_usr_data7_reg_t EfuseRdUsrData7RegT
efuse_rd_wr_dis_reg_t EfuseRdWrDisRegT
efuse_status_reg_t EfuseStatusRegT
efuse_wr_tim_conf0_rs_bypass_reg_t EfuseWrTimConf0RsBypassRegT
efuse_wr_tim_conf1_reg_t EfuseWrTimConf1RegT
efuse_wr_tim_conf2_reg_t EfuseWrTimConf2RegT
esp_ieee802154_s EspIeee802154S
esp_ieee802154_t EspIeee802154T
etm_reg_retention_info_t EtmRegRetentionInfoT
extmem_cache_lock_addr_reg_t ExtmemCacheLockAddrRegT
extmem_cache_lock_ctrl_reg_t ExtmemCacheLockCtrlRegT
extmem_cache_lock_map_reg_t ExtmemCacheLockMapRegT
extmem_cache_lock_size_reg_t ExtmemCacheLockSizeRegT
extmem_cache_sync_addr_reg_t ExtmemCacheSyncAddrRegT
extmem_cache_sync_ctrl_reg_t ExtmemCacheSyncCtrlRegT
extmem_cache_sync_map_reg_t ExtmemCacheSyncMapRegT
extmem_cache_sync_size_reg_t ExtmemCacheSyncSizeRegT
extmem_clock_gate_reg_t ExtmemClockGateRegT
extmem_date_reg_t ExtmemDateRegT
extmem_dev_s ExtmemDevS
extmem_dev_t ExtmemDevT
extmem_l1_bus0_acs_conflict_cnt_reg_t ExtmemL1Bus0AcsConflictCntRegT
extmem_l1_bus0_acs_hit_cnt_reg_t ExtmemL1Bus0AcsHitCntRegT
extmem_l1_bus0_acs_miss_cnt_reg_t ExtmemL1Bus0AcsMissCntRegT
extmem_l1_bus0_acs_nxtlvl_cnt_reg_t ExtmemL1Bus0AcsNxtlvlCntRegT
extmem_l1_bus1_acs_conflict_cnt_reg_t ExtmemL1Bus1AcsConflictCntRegT
extmem_l1_bus1_acs_hit_cnt_reg_t ExtmemL1Bus1AcsHitCntRegT
extmem_l1_bus1_acs_miss_cnt_reg_t ExtmemL1Bus1AcsMissCntRegT
extmem_l1_bus1_acs_nxtlvl_cnt_reg_t ExtmemL1Bus1AcsNxtlvlCntRegT
extmem_l1_bypass_cache_conf_reg_t ExtmemL1BypassCacheConfRegT
extmem_l1_cache_acs_cnt_ctrl_reg_t ExtmemL1CacheAcsCntCtrlRegT
extmem_l1_cache_acs_cnt_int_clr_reg_t ExtmemL1CacheAcsCntIntClrRegT
extmem_l1_cache_acs_cnt_int_ena_reg_t ExtmemL1CacheAcsCntIntEnaRegT
extmem_l1_cache_acs_cnt_int_raw_reg_t ExtmemL1CacheAcsCntIntRawRegT
extmem_l1_cache_acs_cnt_int_st_reg_t ExtmemL1CacheAcsCntIntStRegT
extmem_l1_cache_acs_fail_id_attr_reg_t ExtmemL1CacheAcsFailIdAttrRegT
extmem_l1_cache_acs_fail_int_clr_reg_t ExtmemL1CacheAcsFailIntClrRegT
extmem_l1_cache_acs_fail_int_ena_reg_t ExtmemL1CacheAcsFailIntEnaRegT
extmem_l1_cache_acs_fail_int_raw_reg_t ExtmemL1CacheAcsFailIntRawRegT
extmem_l1_cache_acs_fail_int_st_reg_t ExtmemL1CacheAcsFailIntStRegT
extmem_l1_cache_atomic_conf_reg_t ExtmemL1CacheAtomicConfRegT
extmem_l1_cache_autoload_buf_clr_ctrl_reg_t ExtmemL1CacheAutoloadBufClrCtrlRegT
extmem_l1_cache_autoload_ctrl_reg_t ExtmemL1CacheAutoloadCtrlRegT
extmem_l1_cache_autoload_sct0_addr_reg_t ExtmemL1CacheAutoloadSct0AddrRegT
extmem_l1_cache_autoload_sct0_size_reg_t ExtmemL1CacheAutoloadSct0SizeRegT
extmem_l1_cache_autoload_sct1_addr_reg_t ExtmemL1CacheAutoloadSct1AddrRegT
extmem_l1_cache_autoload_sct1_size_reg_t ExtmemL1CacheAutoloadSct1SizeRegT
extmem_l1_cache_autoload_sct2_addr_reg_t ExtmemL1CacheAutoloadSct2AddrRegT
extmem_l1_cache_autoload_sct2_size_reg_t ExtmemL1CacheAutoloadSct2SizeRegT
extmem_l1_cache_autoload_sct3_addr_reg_t ExtmemL1CacheAutoloadSct3AddrRegT
extmem_l1_cache_autoload_sct3_size_reg_t ExtmemL1CacheAutoloadSct3SizeRegT
extmem_l1_cache_blocksize_conf_reg_t ExtmemL1CacheBlocksizeConfRegT
extmem_l1_cache_cachesize_conf_reg_t ExtmemL1CacheCachesizeConfRegT
extmem_l1_cache_ctrl_reg_t ExtmemL1CacheCtrlRegT
extmem_l1_cache_data_mem_acs_conf_reg_t ExtmemL1CacheDataMemAcsConfRegT
extmem_l1_cache_data_mem_power_ctrl_reg_t ExtmemL1CacheDataMemPowerCtrlRegT
extmem_l1_cache_debug_bus_reg_t ExtmemL1CacheDebugBusRegT
extmem_l1_cache_freeze_ctrl_reg_t ExtmemL1CacheFreezeCtrlRegT
extmem_l1_cache_object_ctrl_reg_t ExtmemL1CacheObjectCtrlRegT
extmem_l1_cache_preload_ctrl_reg_t ExtmemL1CachePreloadCtrlRegT
extmem_l1_cache_preload_rst_ctrl_reg_t ExtmemL1CachePreloadRstCtrlRegT
extmem_l1_cache_prelock_conf_reg_t ExtmemL1CachePrelockConfRegT
extmem_l1_cache_prelock_sct0_addr_reg_t ExtmemL1CachePrelockSct0AddrRegT
extmem_l1_cache_sync_preload_exception_reg_t ExtmemL1CacheSyncPreloadExceptionRegT
extmem_l1_cache_sync_preload_int_clr_reg_t ExtmemL1CacheSyncPreloadIntClrRegT
extmem_l1_cache_sync_preload_int_ena_reg_t ExtmemL1CacheSyncPreloadIntEnaRegT
extmem_l1_cache_sync_preload_int_raw_reg_t ExtmemL1CacheSyncPreloadIntRawRegT
extmem_l1_cache_sync_preload_int_st_reg_t ExtmemL1CacheSyncPreloadIntStRegT
extmem_l1_cache_sync_rst_ctrl_reg_t ExtmemL1CacheSyncRstCtrlRegT
extmem_l1_cache_tag_mem_acs_conf_reg_t ExtmemL1CacheTagMemAcsConfRegT
extmem_l1_cache_tag_mem_power_ctrl_reg_t ExtmemL1CacheTagMemPowerCtrlRegT
extmem_l1_cache_vaddr_reg_t ExtmemL1CacheVaddrRegT
extmem_l1_cache_way_object_reg_t ExtmemL1CacheWayObjectRegT
extmem_l1_cache_wrap_around_ctrl_reg_t ExtmemL1CacheWrapAroundCtrlRegT
extmem_l1_dbus2_acs_conflict_cnt_reg_t ExtmemL1Dbus2AcsConflictCntRegT
extmem_l1_dbus2_acs_hit_cnt_reg_t ExtmemL1Dbus2AcsHitCntRegT
extmem_l1_dbus2_acs_miss_cnt_reg_t ExtmemL1Dbus2AcsMissCntRegT
extmem_l1_dbus2_acs_nxtlvl_cnt_reg_t ExtmemL1Dbus2AcsNxtlvlCntRegT
extmem_l1_dbus3_acs_conflict_cnt_reg_t ExtmemL1Dbus3AcsConflictCntRegT
extmem_l1_dbus3_acs_hit_cnt_reg_t ExtmemL1Dbus3AcsHitCntRegT
extmem_l1_dbus3_acs_miss_cnt_reg_t ExtmemL1Dbus3AcsMissCntRegT
extmem_l1_dbus3_acs_nxtlvl_cnt_reg_t ExtmemL1Dbus3AcsNxtlvlCntRegT
extmem_l1_dcache_acs_fail_addr_reg_t ExtmemL1DcacheAcsFailAddrRegT
extmem_l1_dcache_preload_addr_reg_t ExtmemL1DcachePreloadAddrRegT
extmem_l1_dcache_preload_size_reg_t ExtmemL1DcachePreloadSizeRegT
extmem_l1_dcache_prelock_sct1_addr_reg_t ExtmemL1DcachePrelockSct1AddrRegT
extmem_l1_dcache_prelock_sct_size_reg_t ExtmemL1DcachePrelockSctSizeRegT
extmem_l1_ibus0_acs_conflict_cnt_reg_t ExtmemL1Ibus0AcsConflictCntRegT
extmem_l1_ibus0_acs_hit_cnt_reg_t ExtmemL1Ibus0AcsHitCntRegT
extmem_l1_ibus0_acs_miss_cnt_reg_t ExtmemL1Ibus0AcsMissCntRegT
extmem_l1_ibus0_acs_nxtlvl_cnt_reg_t ExtmemL1Ibus0AcsNxtlvlCntRegT
extmem_l1_ibus1_acs_conflict_cnt_reg_t ExtmemL1Ibus1AcsConflictCntRegT
extmem_l1_ibus1_acs_hit_cnt_reg_t ExtmemL1Ibus1AcsHitCntRegT
extmem_l1_ibus1_acs_miss_cnt_reg_t ExtmemL1Ibus1AcsMissCntRegT
extmem_l1_ibus1_acs_nxtlvl_cnt_reg_t ExtmemL1Ibus1AcsNxtlvlCntRegT
extmem_l1_ibus2_acs_conflict_cnt_reg_t ExtmemL1Ibus2AcsConflictCntRegT
extmem_l1_ibus2_acs_hit_cnt_reg_t ExtmemL1Ibus2AcsHitCntRegT
extmem_l1_ibus2_acs_miss_cnt_reg_t ExtmemL1Ibus2AcsMissCntRegT
extmem_l1_ibus2_acs_nxtlvl_cnt_reg_t ExtmemL1Ibus2AcsNxtlvlCntRegT
extmem_l1_ibus3_acs_conflict_cnt_reg_t ExtmemL1Ibus3AcsConflictCntRegT
extmem_l1_ibus3_acs_hit_cnt_reg_t ExtmemL1Ibus3AcsHitCntRegT
extmem_l1_ibus3_acs_miss_cnt_reg_t ExtmemL1Ibus3AcsMissCntRegT
extmem_l1_ibus3_acs_nxtlvl_cnt_reg_t ExtmemL1Ibus3AcsNxtlvlCntRegT
extmem_l1_icache0_acs_fail_addr_reg_t ExtmemL1Icache0AcsFailAddrRegT
extmem_l1_icache0_acs_fail_id_attr_reg_t ExtmemL1Icache0AcsFailIdAttrRegT
extmem_l1_icache0_autoload_ctrl_reg_t ExtmemL1Icache0AutoloadCtrlRegT
extmem_l1_icache0_autoload_sct0_addr_reg_t ExtmemL1Icache0AutoloadSct0AddrRegT
extmem_l1_icache0_autoload_sct0_size_reg_t ExtmemL1Icache0AutoloadSct0SizeRegT
extmem_l1_icache0_autoload_sct1_addr_reg_t ExtmemL1Icache0AutoloadSct1AddrRegT
extmem_l1_icache0_autoload_sct1_size_reg_t ExtmemL1Icache0AutoloadSct1SizeRegT
extmem_l1_icache0_preload_addr_reg_t ExtmemL1Icache0PreloadAddrRegT
extmem_l1_icache0_preload_ctrl_reg_t ExtmemL1Icache0PreloadCtrlRegT
extmem_l1_icache0_preload_size_reg_t ExtmemL1Icache0PreloadSizeRegT
extmem_l1_icache0_prelock_conf_reg_t ExtmemL1Icache0PrelockConfRegT
extmem_l1_icache0_prelock_sct0_addr_reg_t ExtmemL1Icache0PrelockSct0AddrRegT
extmem_l1_icache0_prelock_sct1_addr_reg_t ExtmemL1Icache0PrelockSct1AddrRegT
extmem_l1_icache0_prelock_sct_size_reg_t ExtmemL1Icache0PrelockSctSizeRegT
extmem_l1_icache1_acs_fail_addr_reg_t ExtmemL1Icache1AcsFailAddrRegT
extmem_l1_icache1_acs_fail_id_attr_reg_t ExtmemL1Icache1AcsFailIdAttrRegT
extmem_l1_icache1_autoload_ctrl_reg_t ExtmemL1Icache1AutoloadCtrlRegT
extmem_l1_icache1_autoload_sct0_addr_reg_t ExtmemL1Icache1AutoloadSct0AddrRegT
extmem_l1_icache1_autoload_sct0_size_reg_t ExtmemL1Icache1AutoloadSct0SizeRegT
extmem_l1_icache1_autoload_sct1_addr_reg_t ExtmemL1Icache1AutoloadSct1AddrRegT
extmem_l1_icache1_autoload_sct1_size_reg_t ExtmemL1Icache1AutoloadSct1SizeRegT
extmem_l1_icache1_preload_addr_reg_t ExtmemL1Icache1PreloadAddrRegT
extmem_l1_icache1_preload_ctrl_reg_t ExtmemL1Icache1PreloadCtrlRegT
extmem_l1_icache1_preload_size_reg_t ExtmemL1Icache1PreloadSizeRegT
extmem_l1_icache1_prelock_conf_reg_t ExtmemL1Icache1PrelockConfRegT
extmem_l1_icache1_prelock_sct0_addr_reg_t ExtmemL1Icache1PrelockSct0AddrRegT
extmem_l1_icache1_prelock_sct1_addr_reg_t ExtmemL1Icache1PrelockSct1AddrRegT
extmem_l1_icache1_prelock_sct_size_reg_t ExtmemL1Icache1PrelockSctSizeRegT
extmem_l1_icache2_acs_fail_addr_reg_t ExtmemL1Icache2AcsFailAddrRegT
extmem_l1_icache2_acs_fail_id_attr_reg_t ExtmemL1Icache2AcsFailIdAttrRegT
extmem_l1_icache2_autoload_ctrl_reg_t ExtmemL1Icache2AutoloadCtrlRegT
extmem_l1_icache2_autoload_sct0_addr_reg_t ExtmemL1Icache2AutoloadSct0AddrRegT
extmem_l1_icache2_autoload_sct0_size_reg_t ExtmemL1Icache2AutoloadSct0SizeRegT
extmem_l1_icache2_autoload_sct1_addr_reg_t ExtmemL1Icache2AutoloadSct1AddrRegT
extmem_l1_icache2_autoload_sct1_size_reg_t ExtmemL1Icache2AutoloadSct1SizeRegT
extmem_l1_icache2_preload_addr_reg_t ExtmemL1Icache2PreloadAddrRegT
extmem_l1_icache2_preload_ctrl_reg_t ExtmemL1Icache2PreloadCtrlRegT
extmem_l1_icache2_preload_size_reg_t ExtmemL1Icache2PreloadSizeRegT
extmem_l1_icache2_prelock_conf_reg_t ExtmemL1Icache2PrelockConfRegT
extmem_l1_icache2_prelock_sct0_addr_reg_t ExtmemL1Icache2PrelockSct0AddrRegT
extmem_l1_icache2_prelock_sct1_addr_reg_t ExtmemL1Icache2PrelockSct1AddrRegT
extmem_l1_icache2_prelock_sct_size_reg_t ExtmemL1Icache2PrelockSctSizeRegT
extmem_l1_icache3_acs_fail_addr_reg_t ExtmemL1Icache3AcsFailAddrRegT
extmem_l1_icache3_acs_fail_id_attr_reg_t ExtmemL1Icache3AcsFailIdAttrRegT
extmem_l1_icache3_autoload_ctrl_reg_t ExtmemL1Icache3AutoloadCtrlRegT
extmem_l1_icache3_autoload_sct0_addr_reg_t ExtmemL1Icache3AutoloadSct0AddrRegT
extmem_l1_icache3_autoload_sct0_size_reg_t ExtmemL1Icache3AutoloadSct0SizeRegT
extmem_l1_icache3_autoload_sct1_addr_reg_t ExtmemL1Icache3AutoloadSct1AddrRegT
extmem_l1_icache3_autoload_sct1_size_reg_t ExtmemL1Icache3AutoloadSct1SizeRegT
extmem_l1_icache3_preload_addr_reg_t ExtmemL1Icache3PreloadAddrRegT
extmem_l1_icache3_preload_ctrl_reg_t ExtmemL1Icache3PreloadCtrlRegT
extmem_l1_icache3_preload_size_reg_t ExtmemL1Icache3PreloadSizeRegT
extmem_l1_icache3_prelock_conf_reg_t ExtmemL1Icache3PrelockConfRegT
extmem_l1_icache3_prelock_sct0_addr_reg_t ExtmemL1Icache3PrelockSct0AddrRegT
extmem_l1_icache3_prelock_sct1_addr_reg_t ExtmemL1Icache3PrelockSct1AddrRegT
extmem_l1_icache3_prelock_sct_size_reg_t ExtmemL1Icache3PrelockSctSizeRegT
extmem_l1_icache_blocksize_conf_reg_t ExtmemL1IcacheBlocksizeConfRegT
extmem_l1_icache_cachesize_conf_reg_t ExtmemL1IcacheCachesizeConfRegT
extmem_l1_icache_ctrl_reg_t ExtmemL1IcacheCtrlRegT
extmem_l1_unallocate_buffer_clear_reg_t ExtmemL1UnallocateBufferClearRegT
extmem_l2_bypass_cache_conf_reg_t ExtmemL2BypassCacheConfRegT
extmem_l2_cache_access_attr_ctrl_reg_t ExtmemL2CacheAccessAttrCtrlRegT
extmem_l2_cache_acs_cnt_ctrl_reg_t ExtmemL2CacheAcsCntCtrlRegT
extmem_l2_cache_acs_cnt_int_clr_reg_t ExtmemL2CacheAcsCntIntClrRegT
extmem_l2_cache_acs_cnt_int_ena_reg_t ExtmemL2CacheAcsCntIntEnaRegT
extmem_l2_cache_acs_cnt_int_raw_reg_t ExtmemL2CacheAcsCntIntRawRegT
extmem_l2_cache_acs_cnt_int_st_reg_t ExtmemL2CacheAcsCntIntStRegT
extmem_l2_cache_acs_fail_addr_reg_t ExtmemL2CacheAcsFailAddrRegT
extmem_l2_cache_acs_fail_id_attr_reg_t ExtmemL2CacheAcsFailIdAttrRegT
extmem_l2_cache_acs_fail_int_clr_reg_t ExtmemL2CacheAcsFailIntClrRegT
extmem_l2_cache_acs_fail_int_ena_reg_t ExtmemL2CacheAcsFailIntEnaRegT
extmem_l2_cache_acs_fail_int_raw_reg_t ExtmemL2CacheAcsFailIntRawRegT
extmem_l2_cache_acs_fail_int_st_reg_t ExtmemL2CacheAcsFailIntStRegT
extmem_l2_cache_autoload_buf_clr_ctrl_reg_t ExtmemL2CacheAutoloadBufClrCtrlRegT
extmem_l2_cache_autoload_ctrl_reg_t ExtmemL2CacheAutoloadCtrlRegT
extmem_l2_cache_autoload_sct0_addr_reg_t ExtmemL2CacheAutoloadSct0AddrRegT
extmem_l2_cache_autoload_sct0_size_reg_t ExtmemL2CacheAutoloadSct0SizeRegT
extmem_l2_cache_autoload_sct1_addr_reg_t ExtmemL2CacheAutoloadSct1AddrRegT
extmem_l2_cache_autoload_sct1_size_reg_t ExtmemL2CacheAutoloadSct1SizeRegT
extmem_l2_cache_autoload_sct2_addr_reg_t ExtmemL2CacheAutoloadSct2AddrRegT
extmem_l2_cache_autoload_sct2_size_reg_t ExtmemL2CacheAutoloadSct2SizeRegT
extmem_l2_cache_autoload_sct3_addr_reg_t ExtmemL2CacheAutoloadSct3AddrRegT
extmem_l2_cache_autoload_sct3_size_reg_t ExtmemL2CacheAutoloadSct3SizeRegT
extmem_l2_cache_blocksize_conf_reg_t ExtmemL2CacheBlocksizeConfRegT
extmem_l2_cache_cachesize_conf_reg_t ExtmemL2CacheCachesizeConfRegT
extmem_l2_cache_ctrl_reg_t ExtmemL2CacheCtrlRegT
extmem_l2_cache_data_mem_acs_conf_reg_t ExtmemL2CacheDataMemAcsConfRegT
extmem_l2_cache_data_mem_power_ctrl_reg_t ExtmemL2CacheDataMemPowerCtrlRegT
extmem_l2_cache_debug_bus_reg_t ExtmemL2CacheDebugBusRegT
extmem_l2_cache_freeze_ctrl_reg_t ExtmemL2CacheFreezeCtrlRegT
extmem_l2_cache_object_ctrl_reg_t ExtmemL2CacheObjectCtrlRegT
extmem_l2_cache_preload_addr_reg_t ExtmemL2CachePreloadAddrRegT
extmem_l2_cache_preload_ctrl_reg_t ExtmemL2CachePreloadCtrlRegT
extmem_l2_cache_preload_rst_ctrl_reg_t ExtmemL2CachePreloadRstCtrlRegT
extmem_l2_cache_preload_size_reg_t ExtmemL2CachePreloadSizeRegT
extmem_l2_cache_prelock_conf_reg_t ExtmemL2CachePrelockConfRegT
extmem_l2_cache_prelock_sct0_addr_reg_t ExtmemL2CachePrelockSct0AddrRegT
extmem_l2_cache_prelock_sct1_addr_reg_t ExtmemL2CachePrelockSct1AddrRegT
extmem_l2_cache_prelock_sct_size_reg_t ExtmemL2CachePrelockSctSizeRegT
extmem_l2_cache_sync_preload_exception_reg_t ExtmemL2CacheSyncPreloadExceptionRegT
extmem_l2_cache_sync_preload_int_clr_reg_t ExtmemL2CacheSyncPreloadIntClrRegT
extmem_l2_cache_sync_preload_int_ena_reg_t ExtmemL2CacheSyncPreloadIntEnaRegT
extmem_l2_cache_sync_preload_int_raw_reg_t ExtmemL2CacheSyncPreloadIntRawRegT
extmem_l2_cache_sync_preload_int_st_reg_t ExtmemL2CacheSyncPreloadIntStRegT
extmem_l2_cache_sync_rst_ctrl_reg_t ExtmemL2CacheSyncRstCtrlRegT
extmem_l2_cache_tag_mem_acs_conf_reg_t ExtmemL2CacheTagMemAcsConfRegT
extmem_l2_cache_tag_mem_power_ctrl_reg_t ExtmemL2CacheTagMemPowerCtrlRegT
extmem_l2_cache_vaddr_reg_t ExtmemL2CacheVaddrRegT
extmem_l2_cache_way_object_reg_t ExtmemL2CacheWayObjectRegT
extmem_l2_cache_wrap_around_ctrl_reg_t ExtmemL2CacheWrapAroundCtrlRegT
extmem_l2_dbus0_acs_conflict_cnt_reg_t ExtmemL2Dbus0AcsConflictCntRegT
extmem_l2_dbus0_acs_hit_cnt_reg_t ExtmemL2Dbus0AcsHitCntRegT
extmem_l2_dbus0_acs_miss_cnt_reg_t ExtmemL2Dbus0AcsMissCntRegT
extmem_l2_dbus0_acs_nxtlvl_cnt_reg_t ExtmemL2Dbus0AcsNxtlvlCntRegT
extmem_l2_dbus1_acs_conflict_cnt_reg_t ExtmemL2Dbus1AcsConflictCntRegT
extmem_l2_dbus1_acs_hit_cnt_reg_t ExtmemL2Dbus1AcsHitCntRegT
extmem_l2_dbus1_acs_miss_cnt_reg_t ExtmemL2Dbus1AcsMissCntRegT
extmem_l2_dbus1_acs_nxtlvl_cnt_reg_t ExtmemL2Dbus1AcsNxtlvlCntRegT
extmem_l2_dbus2_acs_conflict_cnt_reg_t ExtmemL2Dbus2AcsConflictCntRegT
extmem_l2_dbus2_acs_hit_cnt_reg_t ExtmemL2Dbus2AcsHitCntRegT
extmem_l2_dbus2_acs_miss_cnt_reg_t ExtmemL2Dbus2AcsMissCntRegT
extmem_l2_dbus2_acs_nxtlvl_cnt_reg_t ExtmemL2Dbus2AcsNxtlvlCntRegT
extmem_l2_dbus3_acs_conflict_cnt_reg_t ExtmemL2Dbus3AcsConflictCntRegT
extmem_l2_dbus3_acs_hit_cnt_reg_t ExtmemL2Dbus3AcsHitCntRegT
extmem_l2_dbus3_acs_miss_cnt_reg_t ExtmemL2Dbus3AcsMissCntRegT
extmem_l2_dbus3_acs_nxtlvl_cnt_reg_t ExtmemL2Dbus3AcsNxtlvlCntRegT
extmem_l2_ibus0_acs_conflict_cnt_reg_t ExtmemL2Ibus0AcsConflictCntRegT
extmem_l2_ibus0_acs_hit_cnt_reg_t ExtmemL2Ibus0AcsHitCntRegT
extmem_l2_ibus0_acs_miss_cnt_reg_t ExtmemL2Ibus0AcsMissCntRegT
extmem_l2_ibus0_acs_nxtlvl_cnt_reg_t ExtmemL2Ibus0AcsNxtlvlCntRegT
extmem_l2_ibus1_acs_conflict_cnt_reg_t ExtmemL2Ibus1AcsConflictCntRegT
extmem_l2_ibus1_acs_hit_cnt_reg_t ExtmemL2Ibus1AcsHitCntRegT
extmem_l2_ibus1_acs_miss_cnt_reg_t ExtmemL2Ibus1AcsMissCntRegT
extmem_l2_ibus1_acs_nxtlvl_cnt_reg_t ExtmemL2Ibus1AcsNxtlvlCntRegT
extmem_l2_ibus2_acs_conflict_cnt_reg_t ExtmemL2Ibus2AcsConflictCntRegT
extmem_l2_ibus2_acs_hit_cnt_reg_t ExtmemL2Ibus2AcsHitCntRegT
extmem_l2_ibus2_acs_miss_cnt_reg_t ExtmemL2Ibus2AcsMissCntRegT
extmem_l2_ibus2_acs_nxtlvl_cnt_reg_t ExtmemL2Ibus2AcsNxtlvlCntRegT
extmem_l2_ibus3_acs_conflict_cnt_reg_t ExtmemL2Ibus3AcsConflictCntRegT
extmem_l2_ibus3_acs_hit_cnt_reg_t ExtmemL2Ibus3AcsHitCntRegT
extmem_l2_ibus3_acs_miss_cnt_reg_t ExtmemL2Ibus3AcsMissCntRegT
extmem_l2_ibus3_acs_nxtlvl_cnt_reg_t ExtmemL2Ibus3AcsNxtlvlCntRegT
extmem_l2_unallocate_buffer_clear_reg_t ExtmemL2UnallocateBufferClearRegT
extmem_level_split0_reg_t ExtmemLevelSplit0RegT
extmem_level_split1_reg_t ExtmemLevelSplit1RegT
extmem_redundancy_sig0_reg_t ExtmemRedundancySig0RegT
extmem_redundancy_sig1_reg_t ExtmemRedundancySig1RegT
extmem_redundancy_sig2_reg_t ExtmemRedundancySig2RegT
extmem_redundancy_sig3_reg_t ExtmemRedundancySig3RegT
extmem_redundancy_sig4_reg_t ExtmemRedundancySig4RegT
gdma_ahb_test_reg_t GdmaAhbTestRegT
gdma_chn_reg_t GdmaChnRegT
gdma_chx_reg_ctx_link_t GdmaChxRegCtxLinkT
gdma_date_reg_t GdmaDateRegT
gdma_dev_s GdmaDevS
gdma_dev_t GdmaDevT
gdma_in_chn_reg_t GdmaInChnRegT
gdma_in_conf0_chn_reg_t GdmaInConf0ChnRegT
gdma_in_conf1_chn_reg_t GdmaInConf1ChnRegT
gdma_in_dscr_bf0_chn_reg_t GdmaInDscrBf0ChnRegT
gdma_in_dscr_bf1_chn_reg_t GdmaInDscrBf1ChnRegT
gdma_in_dscr_chn_reg_t GdmaInDscrChnRegT
gdma_in_err_eof_des_addr_chn_reg_t GdmaInErrEofDesAddrChnRegT
gdma_in_int_chn_reg_t GdmaInIntChnRegT
gdma_in_int_clr_chn_reg_t GdmaInIntClrChnRegT
gdma_in_int_ena_chn_reg_t GdmaInIntEnaChnRegT
gdma_in_int_raw_chn_reg_t GdmaInIntRawChnRegT
gdma_in_int_st_chn_reg_t GdmaInIntStChnRegT
gdma_in_link_chn_reg_t GdmaInLinkChnRegT
gdma_in_peri_sel_chn_reg_t GdmaInPeriSelChnRegT
gdma_in_pop_chn_reg_t GdmaInPopChnRegT
gdma_in_pri_chn_reg_t GdmaInPriChnRegT
gdma_in_state_chn_reg_t GdmaInStateChnRegT
gdma_in_suc_eof_des_addr_chn_reg_t GdmaInSucEofDesAddrChnRegT
gdma_infifo_status_chn_reg_t GdmaInfifoStatusChnRegT
gdma_misc_conf_reg_t GdmaMiscConfRegT
gdma_out_chn_reg_t GdmaOutChnRegT
gdma_out_conf0_chn_reg_t GdmaOutConf0ChnRegT
gdma_out_conf1_chn_reg_t GdmaOutConf1ChnRegT
gdma_out_dscr_bf0_chn_reg_t GdmaOutDscrBf0ChnRegT
gdma_out_dscr_bf1_chn_reg_t GdmaOutDscrBf1ChnRegT
gdma_out_dscr_chn_reg_t GdmaOutDscrChnRegT
gdma_out_eof_bfr_des_addr_chn_reg_t GdmaOutEofBfrDesAddrChnRegT
gdma_out_eof_des_addr_chn_reg_t GdmaOutEofDesAddrChnRegT
gdma_out_int_chn_reg_t GdmaOutIntChnRegT
gdma_out_int_clr_chn_reg_t GdmaOutIntClrChnRegT
gdma_out_int_ena_chn_reg_t GdmaOutIntEnaChnRegT
gdma_out_int_raw_chn_reg_t GdmaOutIntRawChnRegT
gdma_out_int_st_chn_reg_t GdmaOutIntStChnRegT
gdma_out_link_chn_reg_t GdmaOutLinkChnRegT
gdma_out_peri_sel_chn_reg_t GdmaOutPeriSelChnRegT
gdma_out_pri_chn_reg_t GdmaOutPriChnRegT
gdma_out_push_chn_reg_t GdmaOutPushChnRegT
gdma_out_state_chn_reg_t GdmaOutStateChnRegT
gdma_outfifo_status_chn_reg_t GdmaOutfifoStatusChnRegT
gdma_signal_conn_t GdmaSignalConnT
gpio_bt_select_reg_t GpioBtSelectRegT
gpio_clock_gate_reg_t GpioClockGateRegT
gpio_cpusdio_int_reg_t GpioCpusdioIntRegT
gpio_date_reg_t GpioDateRegT
gpio_dev_t GpioDevT
gpio_enable_reg_t GpioEnableRegT
gpio_enable_w1tc_reg_t GpioEnableW1tcRegT
gpio_enable_w1ts_reg_t GpioEnableW1tsRegT
gpio_etm_dev_t GpioEtmDevT
gpio_etm_event_chn_cfg_reg_t GpioEtmEventChnCfgRegT
gpio_etm_task_pn_cfg_reg_t GpioEtmTaskPnCfgRegT
gpio_ext_dev_t GpioExtDevT
gpio_ext_int_clr_reg_t GpioExtIntClrRegT
gpio_ext_int_ena_reg_t GpioExtIntEnaRegT
gpio_ext_int_raw_reg_t GpioExtIntRawRegT
gpio_ext_int_st_reg_t GpioExtIntStRegT
gpio_ext_version_reg_t GpioExtVersionRegT
gpio_func_in_sel_cfg_reg_t GpioFuncInSelCfgRegT
gpio_func_out_sel_cfg_reg_t GpioFuncOutSelCfgRegT
gpio_glitch_filter_chn_reg_t GpioGlitchFilterChnRegT
gpio_glitch_filter_dev_t GpioGlitchFilterDevT
gpio_in_reg_t GpioInRegT
gpio_num_t GpioNumT
gpio_out_reg_t GpioOutRegT
gpio_out_w1tc_reg_t GpioOutW1tcRegT
gpio_out_w1ts_reg_t GpioOutW1tsRegT
gpio_pad_comp_config_reg_t GpioPadCompConfigRegT
gpio_pad_comp_filter_reg_t GpioPadCompFilterRegT
gpio_pcpu_int_reg_t GpioPcpuIntRegT
gpio_pcpu_nmi_int_reg_t GpioPcpuNmiIntRegT
gpio_pin_reg_t GpioPinRegT
gpio_sd_dev_t GpioSdDevT
gpio_sdio_select_reg_t GpioSdioSelectRegT
gpio_sigmadelta_chn_reg_t GpioSigmadeltaChnRegT
gpio_sigmadelta_clock_gate_reg_t GpioSigmadeltaClockGateRegT
gpio_sigmadelta_misc_reg_t GpioSigmadeltaMiscRegT
gpio_status_next_reg_t GpioStatusNextRegT
gpio_status_reg_t GpioStatusRegT
gpio_status_w1tc_reg_t GpioStatusW1tcRegT
gpio_status_w1ts_reg_t GpioStatusW1tsRegT
gpio_strap_reg_t GpioStrapRegT
hmac_date_reg_t HmacDateRegT
hmac_dev_t HmacDevT
hmac_one_block_reg_t HmacOneBlockRegT
hmac_query_busy_reg_t HmacQueryBusyRegT
hmac_query_error_reg_t HmacQueryErrorRegT
hmac_set_invalidate_ds_reg_t HmacSetInvalidateDsRegT
hmac_set_invalidate_jtag_reg_t HmacSetInvalidateJtagRegT
hmac_set_message_end_reg_t HmacSetMessageEndRegT
hmac_set_message_ing_reg_t HmacSetMessageIngRegT
hmac_set_message_one_reg_t HmacSetMessageOneRegT
hmac_set_message_pad_reg_t HmacSetMessagePadRegT
hmac_set_para_finish_reg_t HmacSetParaFinishRegT
hmac_set_para_key_reg_t HmacSetParaKeyRegT
hmac_set_para_purpose_reg_t HmacSetParaPurposeRegT
hmac_set_result_finish_reg_t HmacSetResultFinishRegT
hmac_set_start_reg_t HmacSetStartRegT
hmac_soft_jtag_ctrl_reg_t HmacSoftJtagCtrlRegT
hmac_wr_jtag_reg_t HmacWrJtagRegT
hp_apm_clock_gate_reg_t HpApmClockGateRegT
hp_apm_date_reg_t HpApmDateRegT
hp_apm_dev_t HpApmDevT
hp_apm_func_ctrl_reg_t HpApmFuncCtrlRegT
hp_apm_int_en_reg_t HpApmIntEnRegT
hp_apm_m0_exception_info0_reg_t HpApmM0ExceptionInfo0RegT
hp_apm_m0_exception_info1_reg_t HpApmM0ExceptionInfo1RegT
hp_apm_m0_status_clr_reg_t HpApmM0StatusClrRegT
hp_apm_m0_status_reg_t HpApmM0StatusRegT
hp_apm_m1_exception_info0_reg_t HpApmM1ExceptionInfo0RegT
hp_apm_m1_exception_info1_reg_t HpApmM1ExceptionInfo1RegT
hp_apm_m1_status_clr_reg_t HpApmM1StatusClrRegT
hp_apm_m1_status_reg_t HpApmM1StatusRegT
hp_apm_m2_exception_info0_reg_t HpApmM2ExceptionInfo0RegT
hp_apm_m2_exception_info1_reg_t HpApmM2ExceptionInfo1RegT
hp_apm_m2_status_clr_reg_t HpApmM2StatusClrRegT
hp_apm_m2_status_reg_t HpApmM2StatusRegT
hp_apm_m3_exception_info0_reg_t HpApmM3ExceptionInfo0RegT
hp_apm_m3_exception_info1_reg_t HpApmM3ExceptionInfo1RegT
hp_apm_m3_status_clr_reg_t HpApmM3StatusClrRegT
hp_apm_m3_status_reg_t HpApmM3StatusRegT
hp_apm_region0_addr_end_reg_t HpApmRegion0AddrEndRegT
hp_apm_region0_addr_start_reg_t HpApmRegion0AddrStartRegT
hp_apm_region0_pms_attr_reg_t HpApmRegion0PmsAttrRegT
hp_apm_region10_addr_end_reg_t HpApmRegion10AddrEndRegT
hp_apm_region10_addr_start_reg_t HpApmRegion10AddrStartRegT
hp_apm_region10_pms_attr_reg_t HpApmRegion10PmsAttrRegT
hp_apm_region11_addr_end_reg_t HpApmRegion11AddrEndRegT
hp_apm_region11_addr_start_reg_t HpApmRegion11AddrStartRegT
hp_apm_region11_pms_attr_reg_t HpApmRegion11PmsAttrRegT
hp_apm_region12_addr_end_reg_t HpApmRegion12AddrEndRegT
hp_apm_region12_addr_start_reg_t HpApmRegion12AddrStartRegT
hp_apm_region12_pms_attr_reg_t HpApmRegion12PmsAttrRegT
hp_apm_region13_addr_end_reg_t HpApmRegion13AddrEndRegT
hp_apm_region13_addr_start_reg_t HpApmRegion13AddrStartRegT
hp_apm_region13_pms_attr_reg_t HpApmRegion13PmsAttrRegT
hp_apm_region14_addr_end_reg_t HpApmRegion14AddrEndRegT
hp_apm_region14_addr_start_reg_t HpApmRegion14AddrStartRegT
hp_apm_region14_pms_attr_reg_t HpApmRegion14PmsAttrRegT
hp_apm_region15_addr_end_reg_t HpApmRegion15AddrEndRegT
hp_apm_region15_addr_start_reg_t HpApmRegion15AddrStartRegT
hp_apm_region15_pms_attr_reg_t HpApmRegion15PmsAttrRegT
hp_apm_region1_addr_end_reg_t HpApmRegion1AddrEndRegT
hp_apm_region1_addr_start_reg_t HpApmRegion1AddrStartRegT
hp_apm_region1_pms_attr_reg_t HpApmRegion1PmsAttrRegT
hp_apm_region2_addr_end_reg_t HpApmRegion2AddrEndRegT
hp_apm_region2_addr_start_reg_t HpApmRegion2AddrStartRegT
hp_apm_region2_pms_attr_reg_t HpApmRegion2PmsAttrRegT
hp_apm_region3_addr_end_reg_t HpApmRegion3AddrEndRegT
hp_apm_region3_addr_start_reg_t HpApmRegion3AddrStartRegT
hp_apm_region3_pms_attr_reg_t HpApmRegion3PmsAttrRegT
hp_apm_region4_addr_end_reg_t HpApmRegion4AddrEndRegT
hp_apm_region4_addr_start_reg_t HpApmRegion4AddrStartRegT
hp_apm_region4_pms_attr_reg_t HpApmRegion4PmsAttrRegT
hp_apm_region5_addr_end_reg_t HpApmRegion5AddrEndRegT
hp_apm_region5_addr_start_reg_t HpApmRegion5AddrStartRegT
hp_apm_region5_pms_attr_reg_t HpApmRegion5PmsAttrRegT
hp_apm_region6_addr_end_reg_t HpApmRegion6AddrEndRegT
hp_apm_region6_addr_start_reg_t HpApmRegion6AddrStartRegT
hp_apm_region6_pms_attr_reg_t HpApmRegion6PmsAttrRegT
hp_apm_region7_addr_end_reg_t HpApmRegion7AddrEndRegT
hp_apm_region7_addr_start_reg_t HpApmRegion7AddrStartRegT
hp_apm_region7_pms_attr_reg_t HpApmRegion7PmsAttrRegT
hp_apm_region8_addr_end_reg_t HpApmRegion8AddrEndRegT
hp_apm_region8_addr_start_reg_t HpApmRegion8AddrStartRegT
hp_apm_region8_pms_attr_reg_t HpApmRegion8PmsAttrRegT
hp_apm_region9_addr_end_reg_t HpApmRegion9AddrEndRegT
hp_apm_region9_addr_start_reg_t HpApmRegion9AddrStartRegT
hp_apm_region9_pms_attr_reg_t HpApmRegion9PmsAttrRegT
hp_apm_region_filter_en_reg_t HpApmRegionFilterEnRegT
hp_sys_clock_gate_reg_t HpSysClockGateRegT
hp_sys_cpu_peri_timeout_addr_reg_t HpSysCpuPeriTimeoutAddrRegT
hp_sys_cpu_peri_timeout_conf_reg_t HpSysCpuPeriTimeoutConfRegT
hp_sys_cpu_peri_timeout_uid_reg_t HpSysCpuPeriTimeoutUidRegT
hp_sys_date_reg_t HpSysDateRegT
hp_sys_dev_t HpSysDevT
hp_sys_external_device_encrypt_decrypt_control_reg_t HpSysExternalDeviceEncryptDecryptControlRegT
hp_sys_hp_peri_timeout_addr_reg_t HpSysHpPeriTimeoutAddrRegT
hp_sys_hp_peri_timeout_conf_reg_t HpSysHpPeriTimeoutConfRegT
hp_sys_hp_peri_timeout_uid_reg_t HpSysHpPeriTimeoutUidRegT
hp_sys_mem_test_conf_reg_t HpSysMemTestConfRegT
hp_sys_rnd_eco_high_reg_t HpSysRndEcoHighRegT
hp_sys_rnd_eco_low_reg_t HpSysRndEcoLowRegT
hp_sys_rnd_eco_reg_t HpSysRndEcoRegT
hp_sys_rom_table_lock_reg_t HpSysRomTableLockRegT
hp_sys_rom_table_reg_t HpSysRomTableRegT
hp_sys_sec_dpa_conf_reg_t HpSysSecDpaConfRegT
hp_sys_sram_usage_conf_reg_t HpSysSramUsageConfRegT
i2c_clk_conf_reg_t I2cClkConfRegT
i2c_comd_reg_t I2cComdRegT
i2c_ctr_reg_t I2cCtrRegT
i2c_data_reg_t I2cDataRegT
i2c_date_reg_t I2cDateRegT
i2c_dev_t I2cDevT
i2c_fifo_conf_reg_t I2cFifoConfRegT
i2c_fifo_st_reg_t I2cFifoStRegT
i2c_filter_cfg_reg_t I2cFilterCfgRegT
i2c_int_clr_reg_t I2cIntClrRegT
i2c_int_ena_reg_t I2cIntEnaRegT
i2c_int_raw_reg_t I2cIntRawRegT
i2c_int_status_reg_t I2cIntStatusRegT
i2c_reg_ctx_link_t I2cRegCtxLinkT
i2c_scl_high_period_reg_t I2cSclHighPeriodRegT
i2c_scl_low_period_reg_t I2cSclLowPeriodRegT
i2c_scl_main_st_time_out_reg_t I2cSclMainStTimeOutRegT
i2c_scl_rstart_setup_reg_t I2cSclRstartSetupRegT
i2c_scl_sp_conf_reg_t I2cSclSpConfRegT
i2c_scl_st_time_out_reg_t I2cSclStTimeOutRegT
i2c_scl_start_hold_reg_t I2cSclStartHoldRegT
i2c_scl_stop_hold_reg_t I2cSclStopHoldRegT
i2c_scl_stop_setup_reg_t I2cSclStopSetupRegT
i2c_scl_stretch_conf_reg_t I2cSclStretchConfRegT
i2c_sda_hold_reg_t I2cSdaHoldRegT
i2c_sda_sample_reg_t I2cSdaSampleRegT
i2c_signal_conn_t I2cSignalConnT
i2c_slave_addr_reg_t I2cSlaveAddrRegT
i2c_sr_reg_t I2cSrRegT
i2c_to_reg_t I2cToRegT
i2s_conf_single_data_reg_t I2sConfSingleDataRegT
i2s_date_reg_t I2sDateRegT
i2s_dev_t I2sDevT
i2s_etm_conf_reg_t I2sEtmConfRegT
i2s_int_clr_reg_t I2sIntClrRegT
i2s_int_ena_reg_t I2sIntEnaRegT
i2s_int_raw_reg_t I2sIntRawRegT
i2s_int_st_reg_t I2sIntStRegT
i2s_lc_hung_conf_reg_t I2sLcHungConfRegT
i2s_reg_retention_info_t I2sRegRetentionInfoT
i2s_rx_conf1_reg_t I2sRxConf1RegT
i2s_rx_conf_reg_t I2sRxConfRegT
i2s_rx_eof_num_reg_t I2sRxEofNumRegT
i2s_rx_tdm_ctrl_reg_t I2sRxTdmCtrlRegT
i2s_rx_timing_reg_t I2sRxTimingRegT
i2s_signal_conn_t I2sSignalConnT
i2s_state_reg_t I2sStateRegT
i2s_tx_conf1_reg_t I2sTxConf1RegT
i2s_tx_conf_reg_t I2sTxConfRegT
i2s_tx_pcm2pdm_conf1_reg_t I2sTxPcm2pdmConf1RegT
i2s_tx_pcm2pdm_conf_reg_t I2sTxPcm2pdmConfRegT
i2s_tx_tdm_ctrl_reg_t I2sTxTdmCtrlRegT
i2s_tx_timing_reg_t I2sTxTimingRegT
ieee802154_conn_t Ieee802154ConnT
int_fast16_t IntFast16T
int_fast32_t IntFast32T
int_fast64_t IntFast64T
int_fast8_t IntFast8T
int_least16_t IntLeast16T
int_least32_t IntLeast32T
int_least64_t IntLeast64T
int_least8_t IntLeast8T
interrupt_matrix_dev_t InterruptMatrixDevT
intmtx_core0_aes_intr_map_reg_t IntmtxCore0AesIntrMapRegT
intmtx_core0_apb_adc_intr_map_reg_t IntmtxCore0ApbAdcIntrMapRegT
intmtx_core0_assist_debug_intr_map_reg_t IntmtxCore0AssistDebugIntrMapRegT
intmtx_core0_ble_sec_intr_map_reg_t IntmtxCore0BleSecIntrMapRegT
intmtx_core0_ble_timer_intr_map_reg_t IntmtxCore0BleTimerIntrMapRegT
intmtx_core0_bt_bb_intr_map_reg_t IntmtxCore0BtBbIntrMapRegT
intmtx_core0_bt_bb_nmi_map_reg_t IntmtxCore0BtBbNmiMapRegT
intmtx_core0_bt_mac_intr_map_reg_t IntmtxCore0BtMacIntrMapRegT
intmtx_core0_cache_intr_map_reg_t IntmtxCore0CacheIntrMapRegT
intmtx_core0_can0_intr_map_reg_t IntmtxCore0Can0IntrMapRegT
intmtx_core0_clock_gate_reg_t IntmtxCore0ClockGateRegT
intmtx_core0_coex_intr_map_reg_t IntmtxCore0CoexIntrMapRegT
intmtx_core0_cpu_intr_from_cpu_0_map_reg_t IntmtxCore0CpuIntrFromCpu0MapRegT
intmtx_core0_cpu_intr_from_cpu_1_map_reg_t IntmtxCore0CpuIntrFromCpu1MapRegT
intmtx_core0_cpu_intr_from_cpu_2_map_reg_t IntmtxCore0CpuIntrFromCpu2MapRegT
intmtx_core0_cpu_intr_from_cpu_3_map_reg_t IntmtxCore0CpuIntrFromCpu3MapRegT
intmtx_core0_cpu_peri_timeout_intr_map_reg_t IntmtxCore0CpuPeriTimeoutIntrMapRegT
intmtx_core0_dma_in_ch0_intr_map_reg_t IntmtxCore0DmaInCh0IntrMapRegT
intmtx_core0_dma_in_ch1_intr_map_reg_t IntmtxCore0DmaInCh1IntrMapRegT
intmtx_core0_dma_in_ch2_intr_map_reg_t IntmtxCore0DmaInCh2IntrMapRegT
intmtx_core0_dma_out_ch0_intr_map_reg_t IntmtxCore0DmaOutCh0IntrMapRegT
intmtx_core0_dma_out_ch1_intr_map_reg_t IntmtxCore0DmaOutCh1IntrMapRegT
intmtx_core0_dma_out_ch2_intr_map_reg_t IntmtxCore0DmaOutCh2IntrMapRegT
intmtx_core0_ecc_intr_map_reg_t IntmtxCore0EccIntrMapRegT
intmtx_core0_ecdsa_intr_map_reg_t IntmtxCore0EcdsaIntrMapRegT
intmtx_core0_efuse_intr_map_reg_t IntmtxCore0EfuseIntrMapRegT
intmtx_core0_gpio_interrupt_pro_map_reg_t IntmtxCore0GpioInterruptProMapRegT
intmtx_core0_gpio_interrupt_pro_nmi_map_reg_t IntmtxCore0GpioInterruptProNmiMapRegT
intmtx_core0_gpspi2_intr_map_reg_t IntmtxCore0Gpspi2IntrMapRegT
intmtx_core0_hp_apm_m0_intr_map_reg_t IntmtxCore0HpApmM0IntrMapRegT
intmtx_core0_hp_apm_m1_intr_map_reg_t IntmtxCore0HpApmM1IntrMapRegT
intmtx_core0_hp_apm_m2_intr_map_reg_t IntmtxCore0HpApmM2IntrMapRegT
intmtx_core0_hp_apm_m3_intr_map_reg_t IntmtxCore0HpApmM3IntrMapRegT
intmtx_core0_hp_peri_timeout_intr_map_reg_t IntmtxCore0HpPeriTimeoutIntrMapRegT
intmtx_core0_i2c_ext0_intr_map_reg_t IntmtxCore0I2cExt0IntrMapRegT
intmtx_core0_i2c_ext1_intr_map_reg_t IntmtxCore0I2cExt1IntrMapRegT
intmtx_core0_i2s_intr_map_reg_t IntmtxCore0I2sIntrMapRegT
intmtx_core0_int_status_reg_0_reg_t IntmtxCore0IntStatusReg0RegT
intmtx_core0_int_status_reg_1_reg_t IntmtxCore0IntStatusReg1RegT
intmtx_core0_int_status_reg_2_reg_t IntmtxCore0IntStatusReg2RegT
intmtx_core0_interrupt_reg_date_reg_t IntmtxCore0InterruptRegDateRegT
intmtx_core0_ledc_intr_map_reg_t IntmtxCore0LedcIntrMapRegT
intmtx_core0_lp_apm_m0_intr_map_reg_t IntmtxCore0LpApmM0IntrMapRegT
intmtx_core0_lp_ble_timer_intr_map_reg_t IntmtxCore0LpBleTimerIntrMapRegT
intmtx_core0_lp_peri_timeout_intr_map_reg_t IntmtxCore0LpPeriTimeoutIntrMapRegT
intmtx_core0_lp_rtc_timer_intr_map_reg_t IntmtxCore0LpRtcTimerIntrMapRegT
intmtx_core0_lp_wdt_intr_map_reg_t IntmtxCore0LpWdtIntrMapRegT
intmtx_core0_mspi_intr_map_reg_t IntmtxCore0MspiIntrMapRegT
intmtx_core0_parl_io_rx_intr_map_reg_t IntmtxCore0ParlIoRxIntrMapRegT
intmtx_core0_parl_io_tx_intr_map_reg_t IntmtxCore0ParlIoTxIntrMapRegT
intmtx_core0_pau_intr_map_reg_t IntmtxCore0PauIntrMapRegT
intmtx_core0_pcnt_intr_map_reg_t IntmtxCore0PcntIntrMapRegT
intmtx_core0_pmu_intr_map_reg_t IntmtxCore0PmuIntrMapRegT
intmtx_core0_pwm_intr_map_reg_t IntmtxCore0PwmIntrMapRegT
intmtx_core0_rmt_intr_map_reg_t IntmtxCore0RmtIntrMapRegT
intmtx_core0_rsa_intr_map_reg_t IntmtxCore0RsaIntrMapRegT
intmtx_core0_sha_intr_map_reg_t IntmtxCore0ShaIntrMapRegT
intmtx_core0_systimer_target0_intr_map_reg_t IntmtxCore0SystimerTarget0IntrMapRegT
intmtx_core0_systimer_target1_intr_map_reg_t IntmtxCore0SystimerTarget1IntrMapRegT
intmtx_core0_systimer_target2_intr_map_reg_t IntmtxCore0SystimerTarget2IntrMapRegT
intmtx_core0_tg0_t0_intr_map_reg_t IntmtxCore0Tg0T0IntrMapRegT
intmtx_core0_tg0_wdt_intr_map_reg_t IntmtxCore0Tg0WdtIntrMapRegT
intmtx_core0_tg1_t0_intr_map_reg_t IntmtxCore0Tg1T0IntrMapRegT
intmtx_core0_tg1_wdt_intr_map_reg_t IntmtxCore0Tg1WdtIntrMapRegT
intmtx_core0_trace_intr_map_reg_t IntmtxCore0TraceIntrMapRegT
intmtx_core0_uart0_intr_map_reg_t IntmtxCore0Uart0IntrMapRegT
intmtx_core0_uart1_intr_map_reg_t IntmtxCore0Uart1IntrMapRegT
intmtx_core0_uhci0_intr_map_reg_t IntmtxCore0Uhci0IntrMapRegT
intmtx_core0_usb_intr_map_reg_t IntmtxCore0UsbIntrMapRegT
intmtx_core0_zb_mac_intr_map_reg_t IntmtxCore0ZbMacIntrMapRegT
intpri_clock_gate_reg_t IntpriClockGateRegT
intpri_core0_cpu_int_clear_reg_t IntpriCore0CpuIntClearRegT
intpri_core0_cpu_int_eip_status_reg_t IntpriCore0CpuIntEipStatusRegT
intpri_core0_cpu_int_enable_reg_t IntpriCore0CpuIntEnableRegT
intpri_core0_cpu_int_pri_n_reg_t IntpriCore0CpuIntPriNRegT
intpri_core0_cpu_int_thresh_reg_t IntpriCore0CpuIntThreshRegT
intpri_core0_cpu_int_type_reg_t IntpriCore0CpuIntTypeRegT
intpri_cpu_intr_from_cpu_0_reg_t IntpriCpuIntrFromCpu0RegT
intpri_cpu_intr_from_cpu_1_reg_t IntpriCpuIntrFromCpu1RegT
intpri_cpu_intr_from_cpu_2_reg_t IntpriCpuIntrFromCpu2RegT
intpri_cpu_intr_from_cpu_3_reg_t IntpriCpuIntrFromCpu3RegT
intpri_date_reg_t IntpriDateRegT
intpri_dev_t IntpriDevT
intpri_rnd_eco_high_reg_t IntpriRndEcoHighRegT
intpri_rnd_eco_low_reg_t IntpriRndEcoLowRegT
intpri_rnd_eco_reg_t IntpriRndEcoRegT
ldiv_t LdivT
ledc_ch_gamma_conf_group_reg_t LedcChGammaConfGroupRegT
ledc_ch_gamma_group_reg_t LedcChGammaGroupRegT
ledc_ch_group_reg_t LedcChGroupRegT
ledc_chn_conf0_reg_t LedcChnConf0RegT
ledc_chn_conf1_reg_t LedcChnConf1RegT
ledc_chn_duty_r_reg_t LedcChnDutyRRegT
ledc_chn_duty_reg_t LedcChnDutyRegT
ledc_chn_gamma_conf_reg_t LedcChnGammaConfRegT
ledc_chn_gamma_rd_addr_reg_t LedcChnGammaRdAddrRegT
ledc_chn_gamma_rd_data_reg_t LedcChnGammaRdDataRegT
ledc_chn_gamma_reg_t LedcChnGammaRegT
ledc_chn_gamma_wr_addr_reg_t LedcChnGammaWrAddrRegT
ledc_chn_gamma_wr_reg_t LedcChnGammaWrRegT
ledc_chn_hpoint_reg_t LedcChnHpointRegT
ledc_chn_reg_t LedcChnRegT
ledc_conf_reg_t LedcConfRegT
ledc_date_reg_t LedcDateRegT
ledc_dev_t LedcDevT
ledc_evt_task_en0_reg_t LedcEvtTaskEn0RegT
ledc_evt_task_en1_reg_t LedcEvtTaskEn1RegT
ledc_evt_task_en2_reg_t LedcEvtTaskEn2RegT
ledc_int_clr_reg_t LedcIntClrRegT
ledc_int_ena_reg_t LedcIntEnaRegT
ledc_int_raw_reg_t LedcIntRawRegT
ledc_int_st_reg_t LedcIntStRegT
ledc_reg_retention_info_t LedcRegRetentionInfoT
ledc_signal_conn_t LedcSignalConnT
ledc_sub_reg_retention_info_t LedcSubRegRetentionInfoT
ledc_timer_cmp_group_reg_t LedcTimerCmpGroupRegT
ledc_timer_cnt_cap_group_reg_t LedcTimerCntCapGroupRegT
ledc_timer_group_reg_t LedcTimerGroupRegT
ledc_timern_cmp_reg_t LedcTimernCmpRegT
ledc_timern_cnt_cap_reg_t LedcTimernCntCapRegT
ledc_timerx_conf_reg_t LedcTimerxConfRegT
ledc_timerx_reg_t LedcTimerxRegT
ledc_timerx_value_reg_t LedcTimerxValueRegT
lldesc_s LldescS
lldesc_t LldescT
lldiv_t LldivT
lp_ana_bod_mode0_cntl_reg_t LpAnaBodMode0CntlRegT
lp_ana_bod_mode1_cntl_reg_t LpAnaBodMode1CntlRegT
lp_ana_ck_glitch_cntl_reg_t LpAnaCkGlitchCntlRegT
lp_ana_date_reg_t LpAnaDateRegT
lp_ana_dev_t LpAnaDevT
lp_ana_fib_enable_reg_t LpAnaFibEnableRegT
lp_ana_int_clr_reg_t LpAnaIntClrRegT
lp_ana_int_ena_reg_t LpAnaIntEnaRegT
lp_ana_int_raw_reg_t LpAnaIntRawRegT
lp_ana_int_st_reg_t LpAnaIntStRegT
lp_ana_lp_int_clr_reg_t LpAnaLpIntClrRegT
lp_ana_lp_int_ena_reg_t LpAnaLpIntEnaRegT
lp_ana_lp_int_raw_reg_t LpAnaLpIntRawRegT
lp_ana_lp_int_st_reg_t LpAnaLpIntStRegT
lp_ana_pg_glitch_cntl_reg_t LpAnaPgGlitchCntlRegT
lp_ana_vdd_source_cntl_reg_t LpAnaVddSourceCntlRegT
lp_ana_vddbat_bod_cntl_reg_t LpAnaVddbatBodCntlRegT
lp_ana_vddbat_charge_cntl_reg_t LpAnaVddbatChargeCntlRegT
lp_aon_cpucore0_cfg_reg_t LpAonCpucore0CfgRegT
lp_aon_date_reg_t LpAonDateRegT
lp_aon_dev_t LpAonDevT
lp_aon_ext_wakeup_cntl_reg_t LpAonExtWakeupCntlRegT
lp_aon_gpio_hold0_reg_t LpAonGpioHold0RegT
lp_aon_gpio_hold1_reg_t LpAonGpioHold1RegT
lp_aon_gpio_mux_reg_t LpAonGpioMuxRegT
lp_aon_io_mux_reg_t LpAonIoMuxRegT
lp_aon_jtag_sel_reg_t LpAonJtagSelRegT
lp_aon_lpbus_reg_t LpAonLpbusRegT
lp_aon_lpcore_reg_t LpAonLpcoreRegT
lp_aon_sar_cct_reg_t LpAonSarCctRegT
lp_aon_sdio_active_reg_t LpAonSdioActiveRegT
lp_aon_store_reg_t LpAonStoreRegT
lp_aon_sys_cfg_reg_t LpAonSysCfgRegT
lp_aon_usb_reg_t LpAonUsbRegT
lp_apm0_clock_gate_reg_t LpApm0ClockGateRegT
lp_apm0_date_reg_t LpApm0DateRegT
lp_apm0_dev_t LpApm0DevT
lp_apm0_func_ctrl_reg_t LpApm0FuncCtrlRegT
lp_apm0_int_en_reg_t LpApm0IntEnRegT
lp_apm0_m0_exception_info0_reg_t LpApm0M0ExceptionInfo0RegT
lp_apm0_m0_exception_info1_reg_t LpApm0M0ExceptionInfo1RegT
lp_apm0_m0_status_clr_reg_t LpApm0M0StatusClrRegT
lp_apm0_m0_status_reg_t LpApm0M0StatusRegT
lp_apm0_region0_addr_end_reg_t LpApm0Region0AddrEndRegT
lp_apm0_region0_addr_start_reg_t LpApm0Region0AddrStartRegT
lp_apm0_region0_pms_attr_reg_t LpApm0Region0PmsAttrRegT
lp_apm0_region1_addr_end_reg_t LpApm0Region1AddrEndRegT
lp_apm0_region1_addr_start_reg_t LpApm0Region1AddrStartRegT
lp_apm0_region1_pms_attr_reg_t LpApm0Region1PmsAttrRegT
lp_apm0_region2_addr_end_reg_t LpApm0Region2AddrEndRegT
lp_apm0_region2_addr_start_reg_t LpApm0Region2AddrStartRegT
lp_apm0_region2_pms_attr_reg_t LpApm0Region2PmsAttrRegT
lp_apm0_region3_addr_end_reg_t LpApm0Region3AddrEndRegT
lp_apm0_region3_addr_start_reg_t LpApm0Region3AddrStartRegT
lp_apm0_region3_pms_attr_reg_t LpApm0Region3PmsAttrRegT
lp_apm0_region_filter_en_reg_t LpApm0RegionFilterEnRegT
lp_apm_clock_gate_reg_t LpApmClockGateRegT
lp_apm_date_reg_t LpApmDateRegT
lp_apm_dev_t LpApmDevT
lp_apm_func_ctrl_reg_t LpApmFuncCtrlRegT
lp_apm_int_en_reg_t LpApmIntEnRegT
lp_apm_m0_exception_info0_reg_t LpApmM0ExceptionInfo0RegT
lp_apm_m0_exception_info1_reg_t LpApmM0ExceptionInfo1RegT
lp_apm_m0_status_clr_reg_t LpApmM0StatusClrRegT
lp_apm_m0_status_reg_t LpApmM0StatusRegT
lp_apm_region0_addr_end_reg_t LpApmRegion0AddrEndRegT
lp_apm_region0_addr_start_reg_t LpApmRegion0AddrStartRegT
lp_apm_region0_pms_attr_reg_t LpApmRegion0PmsAttrRegT
lp_apm_region1_addr_end_reg_t LpApmRegion1AddrEndRegT
lp_apm_region1_addr_start_reg_t LpApmRegion1AddrStartRegT
lp_apm_region1_pms_attr_reg_t LpApmRegion1PmsAttrRegT
lp_apm_region_filter_en_reg_t LpApmRegionFilterEnRegT
lp_clkrst_clk_to_hp_reg_t LpClkrstClkToHpRegT
lp_clkrst_cpu_reset_reg_t LpClkrstCpuResetRegT
lp_clkrst_date_reg_t LpClkrstDateRegT
lp_clkrst_dev_t LpClkrstDevT
lp_clkrst_fosc_cntl_reg_t LpClkrstFoscCntlRegT
lp_clkrst_lp_clk_conf_reg_t LpClkrstLpClkConfRegT
lp_clkrst_lp_clk_en_reg_t LpClkrstLpClkEnRegT
lp_clkrst_lp_clk_po_en_reg_t LpClkrstLpClkPoEnRegT
lp_clkrst_lp_rst_en_reg_t LpClkrstLpRstEnRegT
lp_clkrst_lpmem_force_reg_t LpClkrstLpmemForceRegT
lp_clkrst_lpperi_reg_t LpClkrstLpperiRegT
lp_clkrst_rc32k_cntl_reg_t LpClkrstRc32kCntlRegT
lp_clkrst_reset_cause_reg_t LpClkrstResetCauseRegT
lp_clkrst_xtal32k_reg_t LpClkrstXtal32kRegT
lp_timer_counter_reg_t LpTimerCounterRegT
lp_timer_date_clken_reg_t LpTimerDateClkenRegT
lp_timer_dev_t LpTimerDevT
lp_timer_intr_reg_t LpTimerIntrRegT
lp_timer_lp_intr_reg_t LpTimerLpIntrRegT
lp_timer_overflow_reg_t LpTimerOverflowRegT
lp_timer_target_reg_t LpTimerTargetRegT
lp_timer_update_reg_t LpTimerUpdateRegT
lp_wdt_config0_reg_t LpWdtConfig0RegT
lp_wdt_config1_reg_t LpWdtConfig1RegT
lp_wdt_config2_reg_t LpWdtConfig2RegT
lp_wdt_config3_reg_t LpWdtConfig3RegT
lp_wdt_config4_reg_t LpWdtConfig4RegT
lp_wdt_config5_reg_t LpWdtConfig5RegT
lp_wdt_date_reg_t LpWdtDateRegT
lp_wdt_dev_t LpWdtDevT
lp_wdt_feed_reg_t LpWdtFeedRegT
lp_wdt_int_clr_reg_t LpWdtIntClrRegT
lp_wdt_int_ena_reg_t LpWdtIntEnaRegT
lp_wdt_int_raw_reg_t LpWdtIntRawRegT
lp_wdt_int_st_reg_t LpWdtIntStRegT
lp_wdt_swd_config_reg_t LpWdtSwdConfigRegT
lp_wdt_swd_wprotect_reg_t LpWdtSwdWprotectRegT
lp_wdt_wprotect_reg_t LpWdtWprotectRegT
lpperi_bus_timeout_addr_reg_t LpperiBusTimeoutAddrRegT
lpperi_bus_timeout_reg_t LpperiBusTimeoutRegT
lpperi_bus_timeout_uid_reg_t LpperiBusTimeoutUidRegT
lpperi_clk_en_reg_t LpperiClkEnRegT
lpperi_cpu_reg_t LpperiCpuRegT
lpperi_date_reg_t LpperiDateRegT
lpperi_debug_sel0_reg_t LpperiDebugSel0RegT
lpperi_debug_sel1_reg_t LpperiDebugSel1RegT
lpperi_dev_t LpperiDevT
lpperi_interrupt_source_reg_t LpperiInterruptSourceRegT
lpperi_mem_ctrl_reg_t LpperiMemCtrlRegT
lpperi_reset_en_reg_t LpperiResetEnRegT
lpperi_rev0_0_bus_timeout_addr_reg_t LpperiRev00BusTimeoutAddrRegT
lpperi_rev0_0_bus_timeout_reg_t LpperiRev00BusTimeoutRegT
lpperi_rev0_0_bus_timeout_uid_reg_t LpperiRev00BusTimeoutUidRegT
lpperi_rev0_0_clk_en_reg_t LpperiRev00ClkEnRegT
lpperi_rev0_0_cpu_reg_t LpperiRev00CpuRegT
lpperi_rev0_0_date_reg_t LpperiRev00DateRegT
lpperi_rev0_0_debug_sel0_reg_t LpperiRev00DebugSel0RegT
lpperi_rev0_0_debug_sel1_reg_t LpperiRev00DebugSel1RegT
lpperi_rev0_0_dev_t LpperiRev00DevT
lpperi_rev0_0_interrupt_source_reg_t LpperiRev00InterruptSourceRegT
lpperi_rev0_0_mem_ctrl_reg_t LpperiRev00MemCtrlRegT
lpperi_rev0_0_reset_en_reg_t LpperiRev00ResetEnRegT
lpperi_rev0_0_rng_data_reg_t LpperiRev00RngDataRegT
lpperi_rev1_2_dev_t LpperiRev12DevT
lpperi_rng_cfg_reg_t LpperiRngCfgRegT
lpperi_rng_data_reg_t LpperiRngDataRegT
max_align_t MaxAlignT
mcpwm_cap_chn_cfg_reg_t McpwmCapChnCfgRegT
mcpwm_cap_chn_reg_t McpwmCapChnRegT
mcpwm_cap_status_reg_t McpwmCapStatusRegT
mcpwm_cap_timer_cfg_reg_t McpwmCapTimerCfgRegT
mcpwm_cap_timer_phase_reg_t McpwmCapTimerPhaseRegT
mcpwm_carrier_cfg_reg_t McpwmCarrierCfgRegT
mcpwm_clk_cfg_reg_t McpwmClkCfgRegT
mcpwm_clk_reg_t McpwmClkRegT
mcpwm_dev_t McpwmDevT
mcpwm_dt_cfg_reg_t McpwmDtCfgRegT
mcpwm_dt_fed_cfg_reg_t McpwmDtFedCfgRegT
mcpwm_dt_red_cfg_reg_t McpwmDtRedCfgRegT
mcpwm_evt_en_reg_t McpwmEvtEnRegT
mcpwm_fault_detect_reg_t McpwmFaultDetectRegT
mcpwm_fh_cfg0_reg_t McpwmFhCfg0RegT
mcpwm_fh_cfg1_reg_t McpwmFhCfg1RegT
mcpwm_fh_status_reg_t McpwmFhStatusRegT
mcpwm_gen_cfg0_reg_t McpwmGenCfg0RegT
mcpwm_gen_force_reg_t McpwmGenForceRegT
mcpwm_gen_reg_t McpwmGenRegT
mcpwm_gen_stmp_cfg_reg_t McpwmGenStmpCfgRegT
mcpwm_gen_tstmp_reg_t McpwmGenTstmpRegT
mcpwm_int_clr_reg_t McpwmIntClrRegT
mcpwm_int_ena_reg_t McpwmIntEnaRegT
mcpwm_int_raw_reg_t McpwmIntRawRegT
mcpwm_int_st_reg_t McpwmIntStRegT
mcpwm_operator_reg_t McpwmOperatorRegT
mcpwm_operator_timersel_reg_t McpwmOperatorTimerselRegT
mcpwm_reg_retention_info_t McpwmRegRetentionInfoT
mcpwm_signal_conn_t McpwmSignalConnT
mcpwm_task_en_reg_t McpwmTaskEnRegT
mcpwm_timer_cfg0_reg_t McpwmTimerCfg0RegT
mcpwm_timer_cfg1_reg_t McpwmTimerCfg1RegT
mcpwm_timer_regs_t McpwmTimerRegsT
mcpwm_timer_status_reg_t McpwmTimerStatusRegT
mcpwm_timer_sync_reg_t McpwmTimerSyncRegT
mcpwm_timer_synci_cfg_reg_t McpwmTimerSynciCfgRegT
mcpwm_update_cfg_reg_t McpwmUpdateCfgRegT
mcpwm_version_reg_t McpwmVersionRegT
mem_monitor_clock_gate_reg_t MemMonitorClockGateRegT
mem_monitor_date_reg_t MemMonitorDateRegT
mem_monitor_dev_t MemMonitorDevT
mem_monitor_log_check_data_reg_t MemMonitorLogCheckDataRegT
mem_monitor_log_data_mask_reg_t MemMonitorLogDataMaskRegT
mem_monitor_log_max_reg_t MemMonitorLogMaxRegT
mem_monitor_log_mem_addr_update_reg_t MemMonitorLogMemAddrUpdateRegT
mem_monitor_log_mem_current_addr_reg_t MemMonitorLogMemCurrentAddrRegT
mem_monitor_log_mem_end_reg_t MemMonitorLogMemEndRegT
mem_monitor_log_mem_full_flag_reg_t MemMonitorLogMemFullFlagRegT
mem_monitor_log_mem_start_reg_t MemMonitorLogMemStartRegT
mem_monitor_log_min_reg_t MemMonitorLogMinRegT
mem_monitor_log_setting_reg_t MemMonitorLogSettingRegT
modem_lpcon_clk_conf_force_on_reg_t ModemLpconClkConfForceOnRegT
modem_lpcon_clk_conf_reg_t ModemLpconClkConfRegT
modem_lpcon_coex_lp_clk_conf_reg_t ModemLpconCoexLpClkConfRegT
modem_lpcon_date_reg_t ModemLpconDateRegT
modem_lpcon_dev_t ModemLpconDevT
modem_lpcon_mem_conf_reg_t ModemLpconMemConfRegT
modem_lpcon_rst_conf_reg_t ModemLpconRstConfRegT
modem_lpcon_test_conf_reg_t ModemLpconTestConfRegT
modem_lpcon_tick_conf_reg_t ModemLpconTickConfRegT
modem_syscon_clk_conf1_force_on_reg_t ModemSysconClkConf1ForceOnRegT
modem_syscon_clk_conf1_reg_t ModemSysconClkConf1RegT
modem_syscon_clk_conf_force_on_reg_t ModemSysconClkConfForceOnRegT
modem_syscon_clk_conf_reg_t ModemSysconClkConfRegT
modem_syscon_date_reg_t ModemSysconDateRegT
modem_syscon_dev_t ModemSysconDevT
modem_syscon_mem_conf_reg_t ModemSysconMemConfRegT
modem_syscon_modem_rst_conf_reg_t ModemSysconModemRstConfRegT
modem_syscon_test_conf_reg_t ModemSysconTestConfRegT
parl_io_clk_reg_t ParlIoClkRegT
parl_io_dev_t ParlIoDevT
parl_io_fifo_cfg_reg_t ParlIoFifoCfgRegT
parl_io_int_clr_reg_t ParlIoIntClrRegT
parl_io_int_ena_reg_t ParlIoIntEnaRegT
parl_io_int_raw_reg_t ParlIoIntRawRegT
parl_io_int_st_reg_t ParlIoIntStRegT
parl_io_reg_update_reg_t ParlIoRegUpdateRegT
parl_io_rx_clk_cfg_reg_t ParlIoRxClkCfgRegT
parl_io_rx_data_cfg_reg_t ParlIoRxDataCfgRegT
parl_io_rx_genrl_cfg_reg_t ParlIoRxGenrlCfgRegT
parl_io_rx_mode_cfg_reg_t ParlIoRxModeCfgRegT
parl_io_rx_st0_reg_t ParlIoRxSt0RegT
parl_io_rx_st1_reg_t ParlIoRxSt1RegT
parl_io_rx_start_cfg_reg_t ParlIoRxStartCfgRegT
parl_io_st_reg_t ParlIoStRegT
parl_io_tx_clk_cfg_reg_t ParlIoTxClkCfgRegT
parl_io_tx_data_cfg_reg_t ParlIoTxDataCfgRegT
parl_io_tx_genrl_cfg_reg_t ParlIoTxGenrlCfgRegT
parl_io_tx_st0_reg_t ParlIoTxSt0RegT
parl_io_tx_start_cfg_reg_t ParlIoTxStartCfgRegT
parl_io_version_reg_t ParlIoVersionRegT
parlio_reg_retention_info_t ParlioRegRetentionInfoT
parlio_signal_conn_t ParlioSignalConnT
pau_date_reg_t PauDateRegT
pau_dev_t PauDevT
pau_int_clr_reg_t PauIntClrRegT
pau_int_ena_reg_t PauIntEnaRegT
pau_int_raw_reg_t PauIntRawRegT
pau_int_st_reg_t PauIntStRegT
pau_regdma_backup_addr_reg_t PauRegdmaBackupAddrRegT
pau_regdma_bkp_conf_reg_t PauRegdmaBkpConfRegT
pau_regdma_clk_conf_reg_t PauRegdmaClkConfRegT
pau_regdma_conf_reg_t PauRegdmaConfRegT
pau_regdma_current_link_addr_reg_t PauRegdmaCurrentLinkAddrRegT
pau_regdma_etm_ctrl_reg_t PauRegdmaEtmCtrlRegT
pau_regdma_link_0_addr_reg_t PauRegdmaLink0AddrRegT
pau_regdma_link_1_addr_reg_t PauRegdmaLink1AddrRegT
pau_regdma_link_2_addr_reg_t PauRegdmaLink2AddrRegT
pau_regdma_link_3_addr_reg_t PauRegdmaLink3AddrRegT
pau_regdma_link_mac_addr_reg_t PauRegdmaLinkMacAddrRegT
pau_regdma_mem_addr_reg_t PauRegdmaMemAddrRegT
pau_retention_cfg_reg_t PauRetentionCfgRegT
pau_retention_link_base_reg_t PauRetentionLinkBaseRegT
pcnt_ctrl_reg_t PcntCtrlRegT
pcnt_date_reg_t PcntDateRegT
pcnt_dev_t PcntDevT
pcnt_int_clr_reg_t PcntIntClrRegT
pcnt_int_ena_reg_t PcntIntEnaRegT
pcnt_int_raw_reg_t PcntIntRawRegT
pcnt_int_st_reg_t PcntIntStRegT
pcnt_reg_retention_info_t PcntRegRetentionInfoT
pcnt_signal_conn_t PcntSignalConnT
pcnt_un_change_conf_reg_t PcntUnChangeConfRegT
pcnt_un_cnt_reg_t PcntUnCntRegT
pcnt_un_conf0_reg_t PcntUnConf0RegT
pcnt_un_conf1_reg_t PcntUnConf1RegT
pcnt_un_conf2_reg_t PcntUnConf2RegT
pcnt_un_status_reg_t PcntUnStatusRegT
pcr_adc_inv_phase_conf_reg_t PcrAdcInvPhaseConfRegT
pcr_aes_conf_reg_t PcrAesConfRegT
pcr_ahb_freq_conf_reg_t PcrAhbFreqConfRegT
pcr_apb_freq_conf_reg_t PcrApbFreqConfRegT
pcr_assist_conf_reg_t PcrAssistConfRegT
pcr_bus_clk_update_reg_t PcrBusClkUpdateRegT
pcr_cache_conf_reg_t PcrCacheConfRegT
pcr_clock_gate_reg_t PcrClockGateRegT
pcr_cpu_freq_conf_reg_t PcrCpuFreqConfRegT
pcr_cpu_waiti_conf_reg_t PcrCpuWaitiConfRegT
pcr_ctrl_32k_conf_reg_t PcrCtrl32kConfRegT
pcr_ctrl_clk_out_en_reg_t PcrCtrlClkOutEnRegT
pcr_ctrl_tick_conf_reg_t PcrCtrlTickConfRegT
pcr_date_reg_t PcrDateRegT
pcr_dev_t PcrDevT
pcr_ds_conf_reg_t PcrDsConfRegT
pcr_ecc_conf_reg_t PcrEccConfRegT
pcr_ecc_pd_ctrl_reg_t PcrEccPdCtrlRegT
pcr_ecdsa_conf_reg_t PcrEcdsaConfRegT
pcr_etm_conf_reg_t PcrEtmConfRegT
pcr_fpga_debug_reg_t PcrFpgaDebugRegT
pcr_gdma_conf_reg_t PcrGdmaConfRegT
pcr_hmac_conf_reg_t PcrHmacConfRegT
pcr_i2c_conf_reg_t PcrI2cConfRegT
pcr_i2c_reg_t PcrI2cRegT
pcr_i2c_sclk_conf_reg_t PcrI2cSclkConfRegT
pcr_i2s_conf_reg_t PcrI2sConfRegT
pcr_i2s_rx_clkm_conf_reg_t PcrI2sRxClkmConfRegT
pcr_i2s_rx_clkm_div_conf_reg_t PcrI2sRxClkmDivConfRegT
pcr_i2s_tx_clkm_conf_reg_t PcrI2sTxClkmConfRegT
pcr_i2s_tx_clkm_div_conf_reg_t PcrI2sTxClkmDivConfRegT
pcr_intmtx_conf_reg_t PcrIntmtxConfRegT
pcr_iomux_clk_conf_reg_t PcrIomuxClkConfRegT
pcr_iomux_conf_reg_t PcrIomuxConfRegT
pcr_ledc_conf_reg_t PcrLedcConfRegT
pcr_ledc_sclk_conf_reg_t PcrLedcSclkConfRegT
pcr_mem_monitor_conf_reg_t PcrMemMonitorConfRegT
pcr_modem_conf_reg_t PcrModemConfRegT
pcr_mspi_clk_conf_reg_t PcrMspiClkConfRegT
pcr_mspi_conf_reg_t PcrMspiConfRegT
pcr_parl_clk_rx_conf_reg_t PcrParlClkRxConfRegT
pcr_parl_clk_tx_conf_reg_t PcrParlClkTxConfRegT
pcr_parl_io_conf_reg_t PcrParlIoConfRegT
pcr_pcnt_conf_reg_t PcrPcntConfRegT
pcr_pll_div_clk_en_reg_t PcrPllDivClkEnRegT
pcr_pvt_monitor_conf_reg_t PcrPvtMonitorConfRegT
pcr_pvt_monitor_func_clk_conf_reg_t PcrPvtMonitorFuncClkConfRegT
pcr_pwdet_sar_clk_conf_reg_t PcrPwdetSarClkConfRegT
pcr_pwm_clk_conf_reg_t PcrPwmClkConfRegT
pcr_pwm_conf_reg_t PcrPwmConfRegT
pcr_regdma_conf_reg_t PcrRegdmaConfRegT
pcr_reset_event_bypass_reg_t PcrResetEventBypassRegT
pcr_rmt_conf_reg_t PcrRmtConfRegT
pcr_rmt_sclk_conf_reg_t PcrRmtSclkConfRegT
pcr_rsa_conf_reg_t PcrRsaConfRegT
pcr_rsa_pd_ctrl_reg_t PcrRsaPdCtrlRegT
pcr_sar_clk_div_reg_t PcrSarClkDivRegT
pcr_saradc_clkm_conf_reg_t PcrSaradcClkmConfRegT
pcr_saradc_conf_reg_t PcrSaradcConfRegT
pcr_sdm_inv_phase_conf_reg_t PcrSdmInvPhaseConfRegT
pcr_sec_conf_reg_t PcrSecConfRegT
pcr_sha_conf_reg_t PcrShaConfRegT
pcr_spi2_clkm_conf_reg_t PcrSpi2ClkmConfRegT
pcr_spi2_conf_reg_t PcrSpi2ConfRegT
pcr_sram_power_conf_0_reg_t PcrSramPowerConf0RegT
pcr_sram_power_conf_1_reg_t PcrSramPowerConf1RegT
pcr_sysclk_conf_reg_t PcrSysclkConfRegT
pcr_sysclk_freq_query_0_reg_t PcrSysclkFreqQuery0RegT
pcr_systimer_conf_reg_t PcrSystimerConfRegT
pcr_systimer_func_clk_conf_reg_t PcrSystimerFuncClkConfRegT
pcr_timeout_conf_reg_t PcrTimeoutConfRegT
pcr_timergroup0_conf_reg_t PcrTimergroup0ConfRegT
pcr_timergroup0_timer_clk_conf_reg_t PcrTimergroup0TimerClkConfRegT
pcr_timergroup0_wdt_clk_conf_reg_t PcrTimergroup0WdtClkConfRegT
pcr_timergroup1_conf_reg_t PcrTimergroup1ConfRegT
pcr_timergroup1_timer_clk_conf_reg_t PcrTimergroup1TimerClkConfRegT
pcr_timergroup1_wdt_clk_conf_reg_t PcrTimergroup1WdtClkConfRegT
pcr_trace_conf_reg_t PcrTraceConfRegT
pcr_tsens_clk_conf_reg_t PcrTsensClkConfRegT
pcr_twai0_conf_reg_t PcrTwai0ConfRegT
pcr_twai0_func_clk_conf_reg_t PcrTwai0FuncClkConfRegT
pcr_uart0_conf_reg_t PcrUart0ConfRegT
pcr_uart0_pd_ctrl_reg_t PcrUart0PdCtrlRegT
pcr_uart0_sclk_conf_reg_t PcrUart0SclkConfRegT
pcr_uart1_conf_reg_t PcrUart1ConfRegT
pcr_uart1_pd_ctrl_reg_t PcrUart1PdCtrlRegT
pcr_uart1_sclk_conf_reg_t PcrUart1SclkConfRegT
pcr_uhci_conf_reg_t PcrUhciConfRegT
pcr_usb_device_conf_reg_t PcrUsbDeviceConfRegT
periph_interrput_t PeriphInterrputT
periph_module_t PeriphModuleT
periph_retention_module PeriphRetentionModule
periph_retention_module_t PeriphRetentionModuleT
pmu_backup_cfg_reg_t PmuBackupCfgRegT
pmu_dev_t PmuDevT
pmu_hp_backup_reg_t PmuHpBackupRegT
pmu_hp_bias_reg_t PmuHpBiasRegT
pmu_hp_clk_cntl_reg_t PmuHpClkCntlRegT
pmu_hp_clk_power_reg_t PmuHpClkPowerRegT
pmu_hp_clk_poweron_reg_t PmuHpClkPoweronRegT
pmu_hp_dig_power_reg_t PmuHpDigPowerRegT
pmu_hp_ext_hw_regmap_t PmuHpExtHwRegmapT
pmu_hp_hw_regmap_t PmuHpHwRegmapT
pmu_hp_icg_modem_reg_t PmuHpIcgModemRegT
pmu_hp_intr_reg_t PmuHpIntrRegT
pmu_hp_lp_hw_regmap_t PmuHpLpHwRegmapT
pmu_hp_regulator0_reg_t PmuHpRegulator0RegT
pmu_hp_regulator1_reg_t PmuHpRegulator1RegT
pmu_hp_sys_cntl_reg_t PmuHpSysCntlRegT
pmu_hp_sysclk_reg_t PmuHpSysclkRegT
pmu_hp_xtal_reg_t PmuHpXtalRegT
pmu_imm_hp_apb_icg_reg_t PmuImmHpApbIcgRegT
pmu_imm_hp_clk_power_reg_t PmuImmHpClkPowerRegT
pmu_imm_hp_func_icg_reg_t PmuImmHpFuncIcgRegT
pmu_imm_hw_regmap_t PmuImmHwRegmapT
pmu_imm_i2c_isolate_reg_t PmuImmI2cIsolateRegT
pmu_imm_lp_icg_reg_t PmuImmLpIcgRegT
pmu_imm_modem_icg_reg_t PmuImmModemIcgRegT
pmu_imm_pad_hold_all_reg_t PmuImmPadHoldAllRegT
pmu_imm_sleep_sysclk_reg_t PmuImmSleepSysclkRegT
pmu_lp_bias_reg_t PmuLpBiasRegT
pmu_lp_clk_power_reg_t PmuLpClkPowerRegT
pmu_lp_cpu_pwr0_reg_t PmuLpCpuPwr0RegT
pmu_lp_cpu_pwr1_reg_t PmuLpCpuPwr1RegT
pmu_lp_dig_power_reg_t PmuLpDigPowerRegT
pmu_lp_ext_hw_regmap_t PmuLpExtHwRegmapT
pmu_lp_hw_regmap_t PmuLpHwRegmapT
pmu_lp_intr_reg_t PmuLpIntrRegT
pmu_lp_regulator0_reg_t PmuLpRegulator0RegT
pmu_lp_regulator1_reg_t PmuLpRegulator1RegT
pmu_lp_xtal_reg_t PmuLpXtalRegT
pmu_por_status_reg_t PmuPorStatusRegT
pmu_power_clk_wait_cntl_reg_t PmuPowerClkWaitCntlRegT
pmu_power_domain_cntl_reg_t PmuPowerDomainCntlRegT
pmu_power_hp_pad_reg_t PmuPowerHpPadRegT
pmu_power_hw_regmap_t PmuPowerHwRegmapT
pmu_power_memory_cntl_reg_t PmuPowerMemoryCntlRegT
pmu_power_memory_mask_reg_t PmuPowerMemoryMaskRegT
pmu_power_vdd_spi_cntl_reg_t PmuPowerVddSpiCntlRegT
pmu_power_wait_timer0_reg_t PmuPowerWaitTimer0RegT
pmu_power_wait_timer1_reg_t PmuPowerWaitTimer1RegT
pmu_rf_pwc_reg_t PmuRfPwcRegT
pmu_slp_wakeup_cntl0_reg_t PmuSlpWakeupCntl0RegT
pmu_slp_wakeup_cntl1_reg_t PmuSlpWakeupCntl1RegT
pmu_slp_wakeup_cntl3_reg_t PmuSlpWakeupCntl3RegT
pmu_slp_wakeup_cntl4_reg_t PmuSlpWakeupCntl4RegT
pmu_slp_wakeup_cntl5_reg_t PmuSlpWakeupCntl5RegT
pmu_slp_wakeup_cntl6_reg_t PmuSlpWakeupCntl6RegT
pmu_slp_wakeup_cntl7_reg_t PmuSlpWakeupCntl7RegT
pmu_vddbat_cfg_reg_t PmuVddbatCfgRegT
pmu_wakeup_hw_regmap_t PmuWakeupHwRegmapT
ptrdiff_t PtrdiffT
regdma_entries_config_t RegdmaEntriesConfigT
regdma_entry_buf_t RegdmaEntryBufT
regdma_link_addr_map RegdmaLinkAddrMap
regdma_link_addr_map_body RegdmaLinkAddrMapBody
regdma_link_addr_map_body_t RegdmaLinkAddrMapBodyT
regdma_link_addr_map_t RegdmaLinkAddrMapT
regdma_link_branch_addr_map RegdmaLinkBranchAddrMap
regdma_link_branch_addr_map_body RegdmaLinkBranchAddrMapBody
regdma_link_branch_addr_map_body_t RegdmaLinkBranchAddrMapBodyT
regdma_link_branch_addr_map_t RegdmaLinkBranchAddrMapT
regdma_link_branch_continuous RegdmaLinkBranchContinuous
regdma_link_branch_continuous_body RegdmaLinkBranchContinuousBody
regdma_link_branch_continuous_body_t RegdmaLinkBranchContinuousBodyT
regdma_link_branch_continuous_t RegdmaLinkBranchContinuousT
regdma_link_branch_write_wait RegdmaLinkBranchWriteWait
regdma_link_branch_write_wait_body RegdmaLinkBranchWriteWaitBody
regdma_link_branch_write_wait_body_t RegdmaLinkBranchWriteWaitBodyT
regdma_link_branch_write_wait_t RegdmaLinkBranchWriteWaitT
regdma_link_config RegdmaLinkConfig
regdma_link_config_t RegdmaLinkConfigT
regdma_link_continuous RegdmaLinkContinuous
regdma_link_continuous_body RegdmaLinkContinuousBody
regdma_link_continuous_body_t RegdmaLinkContinuousBodyT
regdma_link_continuous_t RegdmaLinkContinuousT
regdma_link_head RegdmaLinkHead
regdma_link_head_t RegdmaLinkHeadT
regdma_link_mode RegdmaLinkMode
regdma_link_mode_t RegdmaLinkModeT
regdma_link_priority_t RegdmaLinkPriorityT
regdma_link_stats RegdmaLinkStats
regdma_link_stats_t RegdmaLinkStatsT
regdma_link_write_wait RegdmaLinkWriteWait
regdma_link_write_wait_body RegdmaLinkWriteWaitBody
regdma_link_write_wait_body_t RegdmaLinkWriteWaitBodyT
regdma_link_write_wait_t RegdmaLinkWriteWaitT
rmt_chm_rx_carrier_rm_reg_t RmtChmRxCarrierRmRegT
rmt_chm_rx_lim_reg_t RmtChmRxLimRegT
rmt_chmconf0_reg_t RmtChmconf0RegT
rmt_chmconf1_reg_t RmtChmconf1RegT
rmt_chmdata_reg_t RmtChmdataRegT
rmt_chmstatus_reg_t RmtChmstatusRegT
rmt_chn_tx_lim_reg_t RmtChnTxLimRegT
rmt_chncarrier_duty_reg_t RmtChncarrierDutyRegT
rmt_chnconf0_reg_t RmtChnconf0RegT
rmt_chndata_reg_t RmtChndataRegT
rmt_chnstatus_reg_t RmtChnstatusRegT
rmt_date_reg_t RmtDateRegT
rmt_dev_t RmtDevT
rmt_int_clr_reg_t RmtIntClrRegT
rmt_int_ena_reg_t RmtIntEnaRegT
rmt_int_raw_reg_t RmtIntRawRegT
rmt_int_st_reg_t RmtIntStRegT
rmt_ref_cnt_rst_reg_t RmtRefCntRstRegT
rmt_reg_retention_info_t RmtRegRetentionInfoT
rmt_signal_conn_t RmtSignalConnT
rmt_sys_conf_reg_t RmtSysConfRegT
rmt_tx_sim_reg_t RmtTxSimRegT
rsa_constant_time_reg_t RsaConstantTimeRegT
rsa_date_reg_t RsaDateRegT
rsa_dev_t RsaDevT
rsa_int_clr_reg_t RsaIntClrRegT
rsa_int_ena_reg_t RsaIntEnaRegT
rsa_m_prime_reg_t RsaMPrimeRegT
rsa_mode_reg_t RsaModeRegT
rsa_query_clean_reg_t RsaQueryCleanRegT
rsa_query_idle_reg_t RsaQueryIdleRegT
rsa_search_enable_reg_t RsaSearchEnableRegT
rsa_search_pos_reg_t RsaSearchPosRegT
rsa_set_start_modexp_reg_t RsaSetStartModexpRegT
rsa_set_start_modmult_reg_t RsaSetStartModmultRegT
rsa_set_start_mult_reg_t RsaSetStartMultRegT
sdio_slave_slot_info_t SdioSlaveSlotInfoT
sha_busy_reg_t ShaBusyRegT
sha_clear_irq_reg_t ShaClearIrqRegT
sha_continue_reg_t ShaContinueRegT
sha_date_reg_t ShaDateRegT
sha_dev_t ShaDevT
sha_dma_block_num_reg_t ShaDmaBlockNumRegT
sha_dma_continue_reg_t ShaDmaContinueRegT
sha_dma_start_reg_t ShaDmaStartRegT
sha_irq_ena_reg_t ShaIrqEnaRegT
sha_mode_reg_t ShaModeRegT
sha_start_reg_t ShaStartRegT
sha_t_length_reg_t ShaTLengthRegT
sha_t_string_reg_t ShaTStringRegT
sigma_delta_signal_conn_t SigmaDeltaSignalConnT
soc_clkout_sig_id_t SocClkoutSigIdT
soc_cpu_clk_src_t SocCpuClkSrcT
soc_etm_ch_ena_ad0_clr_reg_t SocEtmChEnaAd0ClrRegT
soc_etm_ch_ena_ad0_reg_t SocEtmChEnaAd0RegT
soc_etm_ch_ena_ad0_set_reg_t SocEtmChEnaAd0SetRegT
soc_etm_ch_ena_ad1_clr_reg_t SocEtmChEnaAd1ClrRegT
soc_etm_ch_ena_ad1_reg_t SocEtmChEnaAd1RegT
soc_etm_ch_ena_ad1_set_reg_t SocEtmChEnaAd1SetRegT
soc_etm_chn_evt_id_reg_t SocEtmChnEvtIdRegT
soc_etm_chn_task_id_reg_t SocEtmChnTaskIdRegT
soc_etm_clk_en_reg_t SocEtmClkEnRegT
soc_etm_date_reg_t SocEtmDateRegT
soc_etm_dev_t SocEtmDevT
soc_lp_pll_clk_src_t SocLpPllClkSrcT
soc_mipi_csi_phy_pll_freq_range_t SocMipiCsiPhyPllFreqRangeT
soc_mipi_dsi_phy_pll_freq_range_t SocMipiDsiPhyPllFreqRangeT
soc_module_clk_t SocModuleClkT
soc_periph_adc_digi_clk_src_t SocPeriphAdcDigiClkSrcT
soc_periph_ana_cmpr_clk_src_t SocPeriphAnaCmprClkSrcT
soc_periph_glitch_filter_clk_src_t SocPeriphGlitchFilterClkSrcT
soc_periph_gptimer_clk_src_t SocPeriphGptimerClkSrcT
soc_periph_i2c_clk_src_t SocPeriphI2cClkSrcT
soc_periph_i2s_clk_src_t SocPeriphI2sClkSrcT
soc_periph_ledc_clk_src_legacy_t SocPeriphLedcClkSrcLegacyT
soc_periph_mcpwm_capture_clk_src_t SocPeriphMcpwmCaptureClkSrcT
soc_periph_mcpwm_carrier_clk_src_t SocPeriphMcpwmCarrierClkSrcT
soc_periph_mcpwm_timer_clk_src_t SocPeriphMcpwmTimerClkSrcT
soc_periph_mspi_clk_src_t SocPeriphMspiClkSrcT
soc_periph_mwdt_clk_src_t SocPeriphMwdtClkSrcT
soc_periph_parlio_clk_src_t SocPeriphParlioClkSrcT
soc_periph_rmt_clk_src_legacy_t SocPeriphRmtClkSrcLegacyT
soc_periph_rmt_clk_src_t SocPeriphRmtClkSrcT
soc_periph_sdm_clk_src_t SocPeriphSdmClkSrcT
soc_periph_spi_clk_src_t SocPeriphSpiClkSrcT
soc_periph_systimer_clk_src_t SocPeriphSystimerClkSrcT
soc_periph_temperature_sensor_clk_src_t SocPeriphTemperatureSensorClkSrcT
soc_periph_tg_clk_src_legacy_t SocPeriphTgClkSrcLegacyT
soc_periph_twai_clk_src_t SocPeriphTwaiClkSrcT
soc_periph_uart_clk_src_legacy_t SocPeriphUartClkSrcLegacyT
soc_reset_reason_t SocResetReasonT
soc_root_clk_t SocRootClkT
soc_rtc_fast_clk_src_t SocRtcFastClkSrcT
soc_rtc_slow_clk_src_t SocRtcSlowClkSrcT
soc_xtal_freq_t SocXtalFreqT
spi_addr_reg_t SpiAddrRegT
spi_clk_gate_reg_t SpiClkGateRegT
spi_clock_reg_t SpiClockRegT
spi_cmd_reg_t SpiCmdRegT
spi_ctrl_reg_t SpiCtrlRegT
spi_date_reg_t SpiDateRegT
spi_dev_t SpiDevT
spi_din_mode_reg_t SpiDinModeRegT
spi_din_num_reg_t SpiDinNumRegT
spi_dma_conf_reg_t SpiDmaConfRegT
spi_dma_int_clr_reg_t SpiDmaIntClrRegT
spi_dma_int_ena_reg_t SpiDmaIntEnaRegT
spi_dma_int_raw_reg_t SpiDmaIntRawRegT
spi_dma_int_set_reg_t SpiDmaIntSetRegT
spi_dma_int_st_reg_t SpiDmaIntStRegT
spi_dout_mode_reg_t SpiDoutModeRegT
spi_mem_dev_s SpiMemDevS
spi_mem_dev_t SpiMemDevT
spi_misc_reg_t SpiMiscRegT
spi_ms_dlen_reg_t SpiMsDlenRegT
spi_reg_retention_info_t SpiRegRetentionInfoT
spi_signal_conn_t SpiSignalConnT
spi_slave1_reg_t SpiSlave1RegT
spi_slave_reg_t SpiSlaveRegT
spi_user1_reg_t SpiUser1RegT
spi_user2_reg_t SpiUser2RegT
spi_user_reg_t SpiUserRegT
spi_wn_reg_t SpiWnRegT
systimer_comp_load_reg_t SystimerCompLoadRegT
systimer_conf_reg_t SystimerConfRegT
systimer_date_reg_t SystimerDateRegT
systimer_dev_t SystimerDevT
systimer_int_clr_reg_t SystimerIntClrRegT
systimer_int_ena_reg_t SystimerIntEnaRegT
systimer_int_raw_reg_t SystimerIntRawRegT
systimer_int_st_reg_t SystimerIntStRegT
systimer_real_target_reg_t SystimerRealTargetRegT
systimer_target_conf_reg_t SystimerTargetConfRegT
systimer_target_val_reg_t SystimerTargetValRegT
systimer_unit_load_reg_t SystimerUnitLoadRegT
systimer_unit_load_val_reg_t SystimerUnitLoadValRegT
systimer_unit_op_reg_t SystimerUnitOpRegT
systimer_unit_value_reg_t SystimerUnitValueRegT
tee_clock_gate_reg_t TeeClockGateRegT
tee_date_reg_t TeeDateRegT
tee_dev_t TeeDevT
tee_m0_mode_ctrl_reg_t TeeM0ModeCtrlRegT
tee_m10_mode_ctrl_reg_t TeeM10ModeCtrlRegT
tee_m11_mode_ctrl_reg_t TeeM11ModeCtrlRegT
tee_m12_mode_ctrl_reg_t TeeM12ModeCtrlRegT
tee_m13_mode_ctrl_reg_t TeeM13ModeCtrlRegT
tee_m14_mode_ctrl_reg_t TeeM14ModeCtrlRegT
tee_m15_mode_ctrl_reg_t TeeM15ModeCtrlRegT
tee_m16_mode_ctrl_reg_t TeeM16ModeCtrlRegT
tee_m17_mode_ctrl_reg_t TeeM17ModeCtrlRegT
tee_m18_mode_ctrl_reg_t TeeM18ModeCtrlRegT
tee_m19_mode_ctrl_reg_t TeeM19ModeCtrlRegT
tee_m1_mode_ctrl_reg_t TeeM1ModeCtrlRegT
tee_m20_mode_ctrl_reg_t TeeM20ModeCtrlRegT
tee_m21_mode_ctrl_reg_t TeeM21ModeCtrlRegT
tee_m22_mode_ctrl_reg_t TeeM22ModeCtrlRegT
tee_m23_mode_ctrl_reg_t TeeM23ModeCtrlRegT
tee_m24_mode_ctrl_reg_t TeeM24ModeCtrlRegT
tee_m25_mode_ctrl_reg_t TeeM25ModeCtrlRegT
tee_m26_mode_ctrl_reg_t TeeM26ModeCtrlRegT
tee_m27_mode_ctrl_reg_t TeeM27ModeCtrlRegT
tee_m28_mode_ctrl_reg_t TeeM28ModeCtrlRegT
tee_m29_mode_ctrl_reg_t TeeM29ModeCtrlRegT
tee_m2_mode_ctrl_reg_t TeeM2ModeCtrlRegT
tee_m30_mode_ctrl_reg_t TeeM30ModeCtrlRegT
tee_m31_mode_ctrl_reg_t TeeM31ModeCtrlRegT
tee_m3_mode_ctrl_reg_t TeeM3ModeCtrlRegT
tee_m4_mode_ctrl_reg_t TeeM4ModeCtrlRegT
tee_m5_mode_ctrl_reg_t TeeM5ModeCtrlRegT
tee_m6_mode_ctrl_reg_t TeeM6ModeCtrlRegT
tee_m7_mode_ctrl_reg_t TeeM7ModeCtrlRegT
tee_m8_mode_ctrl_reg_t TeeM8ModeCtrlRegT
tee_m9_mode_ctrl_reg_t TeeM9ModeCtrlRegT
temperature_sensor_attribute_t TemperatureSensorAttributeT
temperature_sensor_reg_ctx_link_t TemperatureSensorRegCtxLinkT
tg_reg_ctx_link_t TgRegCtxLinkT
tg_timer_reg_retention_info_t TgTimerRegRetentionInfoT
timer_group_signal_conn_t TimerGroupSignalConnT
timg_dev_t TimgDevT
timg_hwtimer_reg_t TimgHwtimerRegT
timg_int_clr_timers_reg_t TimgIntClrTimersRegT
timg_int_ena_timers_reg_t TimgIntEnaTimersRegT
timg_int_raw_timers_reg_t TimgIntRawTimersRegT
timg_int_st_timers_reg_t TimgIntStTimersRegT
timg_ntimers_date_reg_t TimgNtimersDateRegT
timg_regclk_reg_t TimgRegclkRegT
timg_rtccalicfg1_reg_t TimgRtccalicfg1RegT
timg_rtccalicfg2_reg_t TimgRtccalicfg2RegT
timg_rtccalicfg_reg_t TimgRtccalicfgRegT
timg_txalarmhi_reg_t TimgTxalarmhiRegT
timg_txalarmlo_reg_t TimgTxalarmloRegT
timg_txconfig_reg_t TimgTxconfigRegT
timg_txhi_reg_t TimgTxhiRegT
timg_txlo_reg_t TimgTxloRegT
timg_txload_reg_t TimgTxloadRegT
timg_txloadhi_reg_t TimgTxloadhiRegT
timg_txloadlo_reg_t TimgTxloadloRegT
timg_txupdate_reg_t TimgTxupdateRegT
timg_wdtconfig0_reg_t TimgWdtconfig0RegT
timg_wdtconfig1_reg_t TimgWdtconfig1RegT
timg_wdtconfig2_reg_t TimgWdtconfig2RegT
timg_wdtconfig3_reg_t TimgWdtconfig3RegT
timg_wdtconfig4_reg_t TimgWdtconfig4RegT
timg_wdtconfig5_reg_t TimgWdtconfig5RegT
timg_wdtfeed_reg_t TimgWdtfeedRegT
timg_wdtwprotect_reg_t TimgWdtwprotectRegT
trace_clock_gate_reg_t TraceClockGateRegT
trace_date_reg_t TraceDateRegT
trace_dev_t TraceDevT
trace_fifo_status_reg_t TraceFifoStatusRegT
trace_intr_clr_reg_t TraceIntrClrRegT
trace_intr_ena_reg_t TraceIntrEnaRegT
trace_intr_raw_reg_t TraceIntrRawRegT
trace_mem_addr_update_reg_t TraceMemAddrUpdateRegT
trace_mem_current_addr_reg_t TraceMemCurrentAddrRegT
trace_mem_end_addr_reg_t TraceMemEndAddrRegT
trace_mem_start_addr_reg_t TraceMemStartAddrRegT
trace_resync_prolonged_reg_t TraceResyncProlongedRegT
trace_trigger_reg_t TraceTriggerRegT
twai_arb_lost_cap_reg_t TwaiArbLostCapRegT
twai_bus_timing_0_reg_t TwaiBusTiming0RegT
twai_bus_timing_1_reg_t TwaiBusTiming1RegT
twai_clock_divider_reg_t TwaiClockDividerRegT
twai_cmd_reg_t TwaiCmdRegT
twai_controller_signal_conn_t TwaiControllerSignalConnT
twai_dev_s TwaiDevS
twai_dev_t TwaiDevT
twai_eco_cfg_reg_t TwaiEcoCfgRegT
twai_err_code_cap_reg_t TwaiErrCodeCapRegT
twai_err_warning_limit_reg_t TwaiErrWarningLimitRegT
twai_hw_cfg_reg_t TwaiHwCfgRegT
twai_hw_standby_cnt_reg_t TwaiHwStandbyCntRegT
twai_idle_intr_cnt_reg_t TwaiIdleIntrCntRegT
twai_interrupt_enable_reg_t TwaiInterruptEnableRegT
twai_interrupt_reg_t TwaiInterruptRegT
twai_mode_reg_t TwaiModeRegT
twai_reg_retention_info_t TwaiRegRetentionInfoT
twai_rx_err_cnt_reg_t TwaiRxErrCntRegT
twai_rx_message_counter_reg_t TwaiRxMessageCounterRegT
twai_status_reg_t TwaiStatusRegT
twai_sw_standby_cfg_reg_t TwaiSwStandbyCfgRegT
twai_tx_err_cnt_reg_t TwaiTxErrCntRegT
twai_tx_rx_buffer_reg_t TwaiTxRxBufferRegT
uart_afifo_status_reg_t UartAfifoStatusRegT
uart_at_cmd_char_sync_reg_t UartAtCmdCharSyncRegT
uart_at_cmd_gaptout_sync_reg_t UartAtCmdGaptoutSyncRegT
uart_at_cmd_postcnt_sync_reg_t UartAtCmdPostcntSyncRegT
uart_at_cmd_precnt_sync_reg_t UartAtCmdPrecntSyncRegT
uart_clk_conf_reg_t UartClkConfRegT
uart_clkdiv_sync_reg_t UartClkdivSyncRegT
uart_conf0_sync_reg_t UartConf0SyncRegT
uart_conf1_reg_t UartConf1RegT
uart_date_reg_t UartDateRegT
uart_dev_s UartDevS
uart_dev_t UartDevT
uart_fifo_reg_t UartFifoRegT
uart_fsm_status_reg_t UartFsmStatusRegT
uart_highpulse_reg_t UartHighpulseRegT
uart_hwfc_conf_sync_reg_t UartHwfcConfSyncRegT
uart_id_reg_t UartIdRegT
uart_idle_conf_sync_reg_t UartIdleConfSyncRegT
uart_int_clr_reg_t UartIntClrRegT
uart_int_ena_reg_t UartIntEnaRegT
uart_int_raw_reg_t UartIntRawRegT
uart_int_st_reg_t UartIntStRegT
uart_lowpulse_reg_t UartLowpulseRegT
uart_mem_conf_reg_t UartMemConfRegT
uart_mem_rx_status_reg_t UartMemRxStatusRegT
uart_mem_tx_status_reg_t UartMemTxStatusRegT
uart_negpulse_reg_t UartNegpulseRegT
uart_periph_sig_t UartPeriphSigT
uart_pospulse_reg_t UartPospulseRegT
uart_reg_retention_info_t UartRegRetentionInfoT
uart_reg_update_reg_t UartRegUpdateRegT
uart_rs485_conf_sync_reg_t UartRs485ConfSyncRegT
uart_rx_filt_reg_t UartRxFiltRegT
uart_rxd_cnt_reg_t UartRxdCntRegT
uart_signal_conn_t UartSignalConnT
uart_sleep_conf0_reg_t UartSleepConf0RegT
uart_sleep_conf1_reg_t UartSleepConf1RegT
uart_sleep_conf2_reg_t UartSleepConf2RegT
uart_status_reg_t UartStatusRegT
uart_swfc_conf0_sync_reg_t UartSwfcConf0SyncRegT
uart_swfc_conf1_reg_t UartSwfcConf1RegT
uart_tout_conf_sync_reg_t UartToutConfSyncRegT
uart_txbrk_conf_sync_reg_t UartTxbrkConfSyncRegT
uhci_ack_num_reg_t UhciAckNumRegT
uhci_conf0_reg_t UhciConf0RegT
uhci_conf1_reg_t UhciConf1RegT
uhci_date_reg_t UhciDateRegT
uhci_dev_s UhciDevS
uhci_dev_t UhciDevT
uhci_esc_conf0_reg_t UhciEscConf0RegT
uhci_esc_conf1_reg_t UhciEscConf1RegT
uhci_esc_conf2_reg_t UhciEscConf2RegT
uhci_esc_conf3_reg_t UhciEscConf3RegT
uhci_escape_conf_reg_t UhciEscapeConfRegT
uhci_hung_conf_reg_t UhciHungConfRegT
uhci_int_clr_reg_t UhciIntClrRegT
uhci_int_ena_reg_t UhciIntEnaRegT
uhci_int_raw_reg_t UhciIntRawRegT
uhci_int_st_reg_t UhciIntStRegT
uhci_pkt_thres_reg_t UhciPktThresRegT
uhci_quick_sent_reg_t UhciQuickSentRegT
uhci_reg_qn_word0_reg_t UhciRegQnWord0RegT
uhci_reg_qn_word1_reg_t UhciRegQnWord1RegT
uhci_rx_head_reg_t UhciRxHeadRegT
uhci_state0_reg_t UhciState0RegT
uhci_state1_reg_t UhciState1RegT
uint_fast16_t UintFast16T
uint_fast32_t UintFast32T
uint_fast64_t UintFast64T
uint_fast8_t UintFast8T
uint_least16_t UintLeast16T
uint_least32_t UintLeast32T
uint_least64_t UintLeast64T
uint_least8_t UintLeast8T
usb_serial_jtag_bus_reset_st_reg_t UsbSerialJtagBusResetStRegT
usb_serial_jtag_chip_rst_reg_t UsbSerialJtagChipRstRegT
usb_serial_jtag_conf0_reg_t UsbSerialJtagConf0RegT
usb_serial_jtag_config_update_reg_t UsbSerialJtagConfigUpdateRegT
usb_serial_jtag_date_reg_t UsbSerialJtagDateRegT
usb_serial_jtag_dev_t UsbSerialJtagDevT
usb_serial_jtag_ep1_conf_reg_t UsbSerialJtagEp1ConfRegT
usb_serial_jtag_ep1_reg_t UsbSerialJtagEp1RegT
usb_serial_jtag_fram_num_reg_t UsbSerialJtagFramNumRegT
usb_serial_jtag_get_line_code_w0_reg_t UsbSerialJtagGetLineCodeW0RegT
usb_serial_jtag_get_line_code_w1_reg_t UsbSerialJtagGetLineCodeW1RegT
usb_serial_jtag_in_ep0_st_reg_t UsbSerialJtagInEp0StRegT
usb_serial_jtag_in_ep1_st_reg_t UsbSerialJtagInEp1StRegT
usb_serial_jtag_in_ep2_st_reg_t UsbSerialJtagInEp2StRegT
usb_serial_jtag_in_ep3_st_reg_t UsbSerialJtagInEp3StRegT
usb_serial_jtag_int_clr_reg_t UsbSerialJtagIntClrRegT
usb_serial_jtag_int_ena_reg_t UsbSerialJtagIntEnaRegT
usb_serial_jtag_int_raw_reg_t UsbSerialJtagIntRawRegT
usb_serial_jtag_int_st_reg_t UsbSerialJtagIntStRegT
usb_serial_jtag_jfifo_st_reg_t UsbSerialJtagJfifoStRegT
usb_serial_jtag_mem_conf_reg_t UsbSerialJtagMemConfRegT
usb_serial_jtag_misc_conf_reg_t UsbSerialJtagMiscConfRegT
usb_serial_jtag_out_ep0_st_reg_t UsbSerialJtagOutEp0StRegT
usb_serial_jtag_out_ep1_st_reg_t UsbSerialJtagOutEp1StRegT
usb_serial_jtag_out_ep2_st_reg_t UsbSerialJtagOutEp2StRegT
usb_serial_jtag_ser_afifo_config_reg_t UsbSerialJtagSerAfifoConfigRegT
usb_serial_jtag_set_line_code_w0_reg_t UsbSerialJtagSetLineCodeW0RegT
usb_serial_jtag_set_line_code_w1_reg_t UsbSerialJtagSetLineCodeW1RegT
usb_serial_jtag_test_reg_t UsbSerialJtagTestRegT
wchar_t WcharT
wint_t WintT