# Microsemi Physical design constraints file

# Version: v11.7 SP2 11.7.2.2

# Design Name: IGL2_CoreRISCV 

# Input Netlist Format: EDIF 

# Family: IGLOO2 , Die: M2GL025 , Package: 256 VF , Speed grade: STD 

# Date generated: Thu Feb 16 12:03:31 2017 


#
# Local clock constraints
#


#
# Region constraints
#

define_region -name auto_coreconfigp -type inclusive -color 2147442270 456 75 623 131
assign_region auto_coreconfigp HPMS_0_sb_0/CORECONFIGP_0

#
# Core cell constraints
#

