[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortInitVal2/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PortInitVal2/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<61> s<60> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<11> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<11> s<10> l<1:8> el<1:11>
n<b> u<4> t<StringConst> p<7> s<6> l<1:13> el<1:14>
n<> u<5> t<Constant_bit_select> p<6> l<1:14> el<1:14>
n<> u<6> t<Constant_select> p<7> c<5> l<1:14> el<1:14>
n<> u<7> t<Port_reference> p<8> c<4> l<1:13> el<1:14>
n<> u<8> t<Port_expression> p<9> c<7> l<1:13> el<1:14>
n<> u<9> t<Port> p<10> c<8> l<1:13> el<1:14>
n<> u<10> t<List_of_ports> p<11> c<9> l<1:12> el<1:15>
n<> u<11> t<Module_nonansi_header> p<58> c<2> s<27> l<1:1> el<1:16>
n<> u<12> t<NetType_Wire> p<21> s<13> l<2:9> el<2:13>
n<> u<13> t<Data_type_or_implicit> p<21> s<20> l<2:14> el<2:14>
n<a> u<14> t<StringConst> p<19> s<18> l<2:14> el<2:15>
n<0> u<15> t<IntConst> p<16> l<2:18> el<2:19>
n<> u<16> t<Primary_literal> p<17> c<15> l<2:18> el<2:19>
n<> u<17> t<Primary> p<18> c<16> l<2:18> el<2:19>
n<> u<18> t<Expression> p<19> c<17> l<2:18> el<2:19>
n<> u<19> t<Net_decl_assignment> p<20> c<14> l<2:14> el<2:19>
n<> u<20> t<List_of_net_decl_assignments> p<21> c<19> l<2:14> el<2:19>
n<> u<21> t<Net_declaration> p<22> c<12> l<2:9> el<2:20>
n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<2:9> el<2:20>
n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<2:9> el<2:20>
n<> u<24> t<Module_common_item> p<25> c<23> l<2:9> el<2:20>
n<> u<25> t<Module_or_generate_item> p<26> c<24> l<2:9> el<2:20>
n<> u<26> t<Non_port_module_item> p<27> c<25> l<2:9> el<2:20>
n<> u<27> t<Module_item> p<58> c<26> s<40> l<2:9> el<2:20>
n<> u<28> t<IntVec_TypeReg> p<29> l<3:16> el<3:19>
n<> u<29> t<Data_type> p<30> c<28> l<3:16> el<3:19>
n<> u<30> t<Var_data_type> p<31> c<29> l<3:16> el<3:19>
n<> u<31> t<Variable_port_type> p<38> c<30> s<37> l<3:16> el<3:19>
n<b> u<32> t<StringConst> p<37> s<36> l<3:20> el<3:21>
n<0> u<33> t<IntConst> p<34> l<3:24> el<3:25>
n<> u<34> t<Primary_literal> p<35> c<33> l<3:24> el<3:25>
n<> u<35> t<Constant_primary> p<36> c<34> l<3:24> el<3:25>
n<> u<36> t<Constant_expression> p<37> c<35> l<3:24> el<3:25>
n<> u<37> t<List_of_variable_port_identifiers> p<38> c<32> l<3:20> el<3:25>
n<> u<38> t<Output_declaration> p<39> c<31> l<3:9> el<3:25>
n<> u<39> t<Port_declaration> p<40> c<38> l<3:9> el<3:25>
n<> u<40> t<Module_item> p<58> c<39> s<56> l<3:9> el<3:26>
n<c> u<41> t<StringConst> p<42> l<5:11> el<5:12>
n<> u<42> t<Ps_or_hierarchical_identifier> p<45> c<41> s<44> l<5:11> el<5:12>
n<> u<43> t<Constant_bit_select> p<44> l<5:13> el<5:13>
n<> u<44> t<Constant_select> p<45> c<43> l<5:13> el<5:13>
n<> u<45> t<Net_lvalue> p<50> c<42> s<49> l<5:11> el<5:12>
n<a> u<46> t<StringConst> p<47> l<5:15> el<5:16>
n<> u<47> t<Primary_literal> p<48> c<46> l<5:15> el<5:16>
n<> u<48> t<Primary> p<49> c<47> l<5:15> el<5:16>
n<> u<49> t<Expression> p<50> c<48> l<5:15> el<5:16>
n<> u<50> t<Net_assignment> p<51> c<45> l<5:11> el<5:16>
n<> u<51> t<List_of_net_assignments> p<52> c<50> l<5:11> el<5:16>
n<> u<52> t<Continuous_assign> p<53> c<51> l<5:4> el<5:17>
n<> u<53> t<Module_common_item> p<54> c<52> l<5:4> el<5:17>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<5:4> el<5:17>
n<> u<55> t<Non_port_module_item> p<56> c<54> l<5:4> el<5:17>
n<> u<56> t<Module_item> p<58> c<55> s<57> l<5:4> el<5:17>
n<> u<57> t<ENDMODULE> p<58> l<7:1> el<7:10>
n<> u<58> t<Module_declaration> p<59> c<11> l<1:1> el<7:10>
n<> u<59> t<Description> p<60> c<58> l<1:1> el<7:10>
n<> u<60> t<Source_text> p<61> c<59> l<1:1> el<7:10>
n<> u<61> t<Top_level_rule> c<1> l<1:1> el<8:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortInitVal2/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortInitVal2/dut.sv:1:1: Compile module "work@dut".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PortInitVal2/dut.sv:1:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             1
constant                                               6
cont_assign                                            3
design                                                 1
initial                                                1
logic_net                                              6
logic_typespec                                         6
module_inst                                            4
port                                                   2
ref_obj                                                5
ref_typespec                                           6
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             1
constant                                               6
cont_assign                                            5
design                                                 1
initial                                                1
logic_net                                              6
logic_typespec                                         6
module_inst                                            4
port                                                   3
ref_obj                                                8
ref_typespec                                           7
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortInitVal2/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortInitVal2/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortInitVal2/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:2:14, endln:2:15
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.a)
      |vpiParent:
      \_logic_net: (work@dut.a), line:2:14, endln:2:15
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:13
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.b), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.c), line:5:11, endln:5:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:1
  |vpiPort:
  \_port: (b), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
    |vpiName:b
    |vpiDirection:2
    |vpiHighConn:
    \_constant: , line:3:24, endln:3:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLowConn:
    \_ref_obj: (work@dut.b.b), line:1:13, endln:1:14
      |vpiParent:
      \_port: (b), line:1:13, endln:1:14
      |vpiName:b
      |vpiFullName:work@dut.b.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:1:13, endln:1:14
    |vpiTypedef:
    \_ref_typespec: (work@dut.b)
      |vpiParent:
      \_port: (b), line:1:13, endln:1:14
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_typespec: , line:3:16, endln:3:19
  |vpiContAssign:
  \_cont_assign: , line:5:11, endln:5:16
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_ref_obj: (work@dut.a), line:5:15, endln:5:16
      |vpiParent:
      \_cont_assign: , line:5:11, endln:5:16
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:2:14, endln:2:15
    |vpiLhs:
    \_ref_obj: (work@dut.c), line:5:11, endln:5:12
      |vpiParent:
      \_cont_assign: , line:5:11, endln:5:16
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_logic_net: (work@dut.c), line:5:11, endln:5:12
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.a), line:2:14, endln:2:15
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.a)
      |vpiParent:
      \_logic_net: (work@dut.a), line:2:14, endln:2:15
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:13
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.b), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.b)
      |vpiParent:
      \_logic_net: (work@dut.b), line:1:13, endln:1:14
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_typespec: , line:3:16, endln:3:19
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (b), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
    |vpiName:b
    |vpiDirection:2
    |vpiHighConn:
    \_constant: , line:3:24, endln:3:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLowConn:
    \_ref_obj: (work@dut.b), line:1:13, endln:1:14
      |vpiParent:
      \_port: (b), line:1:13, endln:1:14
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:1:13, endln:1:14
    |vpiTypedef:
    \_ref_typespec: (work@dut.b)
      |vpiParent:
      \_port: (b), line:1:13, endln:1:14
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_typespec: , line:3:16, endln:3:19
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_assignment: , line:1:13, endln:1:14
      |vpiParent:
      \_initial: 
      |vpiRhs:
      \_constant: , line:3:24, endln:3:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (b), line:1:13, endln:1:14
        |vpiParent:
        \_assignment: , line:1:13, endln:1:14
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@dut.b), line:1:13, endln:1:14
  |vpiContAssign:
  \_cont_assign: , line:2:14, endln:2:15
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:2:18, endln:2:19
      |vpiParent:
      \_cont_assign: , line:2:14, endln:2:15
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_logic_net: (work@dut.a), line:2:14, endln:2:15
  |vpiContAssign:
  \_cont_assign: , line:5:11, endln:5:16
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_ref_obj: (work@dut.a), line:5:15, endln:5:16
      |vpiParent:
      \_cont_assign: , line:5:11, endln:5:16
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:2:14, endln:2:15
    |vpiLhs:
    \_ref_obj: (work@dut.c), line:5:11, endln:5:12
      |vpiParent:
      \_cont_assign: , line:5:11, endln:5:16
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_logic_net: (work@dut.c), line:5:11, endln:5:12
\_weaklyReferenced:
\_logic_typespec: , line:3:16, endln:3:19
\_logic_typespec: , line:2:9, endln:2:13
\_logic_typespec: , line:3:16, endln:3:19
  |vpiParent:
  \_logic_net: (work@dut.b), line:1:13, endln:1:14
\_logic_typespec: , line:3:16, endln:3:19
\_logic_typespec: , line:2:9, endln:2:13
\_cont_assign: , line:2:14, endln:2:15
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal2/dut.sv, line:1:1, endln:7:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:2:18, endln:2:19
  |vpiLhs:
  \_logic_net: (work@dut.a), line:2:14, endln:2:15
    |vpiParent:
    \_cont_assign: , line:2:14, endln:2:15
    |vpiTypespec:
    \_ref_typespec: (work@dut.a)
      |vpiParent:
      \_logic_net: (work@dut.a), line:2:14, endln:2:15
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:13
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
\_logic_typespec: , line:2:9, endln:2:13
  |vpiParent:
  \_ref_typespec: (work@dut.a)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PortInitVal2/dut.sv | ${SURELOG_DIR}/build/regression/PortInitVal2/roundtrip/dut_000.sv | 2 | 7 |
============================== End RoundTrip Results ==============================
