

================================================================
== Vivado HLS Report for 'cnn_top'
================================================================
* Date:           Fri Jan  9 14:45:42 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Cnn_Hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.283|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16220|  16220|  16220|  16220|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  16218|  16218|        37|         18|          1|   900|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 18, D = 37, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	39  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	2  / true
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%kernel_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kernel_V)"   --->   Operation 40 'read' 'kernel_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%output_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_V)"   --->   Operation 41 'read' 'output_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%input_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_V)"   --->   Operation 42 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_V5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %kernel_V_read, i32 1, i32 31)"   --->   Operation 43 'partselect' 'kernel_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = zext i31 %kernel_V5 to i64"   --->   Operation 44 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_cast = zext i31 %kernel_V5 to i32"   --->   Operation 45 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16* %gmem, i64 %tmp"   --->   Operation 46 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%output_V3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %output_V_read, i32 1, i32 31)"   --->   Operation 47 'partselect' 'output_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = zext i31 %output_V3 to i64"   --->   Operation 48 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_V1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %input_V_read, i32 1, i32 31)"   --->   Operation 49 'partselect' 'input_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6 = zext i31 %input_V1 to i64"   --->   Operation 50 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i31 %input_V1 to i32"   --->   Operation 51 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !47"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.52ns)   --->   "%kernel_V6_sum = add i32 %tmp_cast, 1"   --->   Operation 53 'add' 'kernel_V6_sum' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_V6_sum_cast = zext i32 %kernel_V6_sum to i64"   --->   Operation 54 'zext' 'kernel_V6_sum_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16* %gmem, i64 %kernel_V6_sum_cast"   --->   Operation 55 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.52ns)   --->   "%kernel_V6_sum8 = add i32 %tmp_cast, 2"   --->   Operation 56 'add' 'kernel_V6_sum8' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_V6_sum8_cast = zext i32 %kernel_V6_sum8 to i64"   --->   Operation 57 'zext' 'kernel_V6_sum8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16* %gmem, i64 %kernel_V6_sum8_cast"   --->   Operation 58 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.52ns)   --->   "%kernel_V6_sum9 = add i32 %tmp_cast, 3"   --->   Operation 59 'add' 'kernel_V6_sum9' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_V6_sum9_cast = zext i32 %kernel_V6_sum9 to i64"   --->   Operation 60 'zext' 'kernel_V6_sum9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16* %gmem, i64 %kernel_V6_sum9_cast"   --->   Operation 61 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.52ns)   --->   "%kernel_V6_sum1 = add i32 %tmp_cast, 4"   --->   Operation 62 'add' 'kernel_V6_sum1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_V6_sum1_cast = zext i32 %kernel_V6_sum1 to i64"   --->   Operation 63 'zext' 'kernel_V6_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16* %gmem, i64 %kernel_V6_sum1_cast"   --->   Operation 64 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.52ns)   --->   "%kernel_V6_sum2 = add i32 %tmp_cast, 5"   --->   Operation 65 'add' 'kernel_V6_sum2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_V6_sum2_cast = zext i32 %kernel_V6_sum2 to i64"   --->   Operation 66 'zext' 'kernel_V6_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16* %gmem, i64 %kernel_V6_sum2_cast"   --->   Operation 67 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.52ns)   --->   "%kernel_V6_sum3 = add i32 %tmp_cast, 6"   --->   Operation 68 'add' 'kernel_V6_sum3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_V6_sum3_cast = zext i32 %kernel_V6_sum3 to i64"   --->   Operation 69 'zext' 'kernel_V6_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16* %gmem, i64 %kernel_V6_sum3_cast"   --->   Operation 70 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.52ns)   --->   "%kernel_V6_sum4 = add i32 %tmp_cast, 7"   --->   Operation 71 'add' 'kernel_V6_sum4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_V6_sum4_cast = zext i32 %kernel_V6_sum4 to i64"   --->   Operation 72 'zext' 'kernel_V6_sum4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16* %gmem, i64 %kernel_V6_sum4_cast"   --->   Operation 73 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.52ns)   --->   "%kernel_V6_sum5 = add i32 %tmp_cast, 8"   --->   Operation 74 'add' 'kernel_V6_sum5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_V6_sum5_cast = zext i32 %kernel_V6_sum5 to i64"   --->   Operation 75 'zext' 'kernel_V6_sum5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i16* %gmem, i64 %kernel_V6_sum5_cast"   --->   Operation 76 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @cnn_top_str) nounwind"   --->   Operation 77 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kernel_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn_top.cpp:15]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.76ns)   --->   "br label %.preheader56" [cnn_top.cpp:17]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.51>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit.loopexit ]"   --->   Operation 84 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.loopexit.loopexit ]" [cnn_top.cpp:29]   --->   Operation 85 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_1, %.loopexit.loopexit ]"   --->   Operation 86 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -124"   --->   Operation 87 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)"   --->   Operation 88 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i10 %indvar_flatten, 1"   --->   Operation 89 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.loopexit.loopexit"   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %j, -2" [cnn_top.cpp:18]   --->   Operation 91 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.21ns)   --->   "%j_mid2 = select i1 %exitcond, i5 0, i5 %j" [cnn_top.cpp:18]   --->   Operation 92 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.78ns)   --->   "%i_s = add i5 1, %i" [cnn_top.cpp:24]   --->   Operation 93 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.21ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i5 %i_s, i5 %i" [cnn_top.cpp:29]   --->   Operation 94 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.78ns)   --->   "%i_1_mid1 = add i5 2, %i" [cnn_top.cpp:24]   --->   Operation 95 'add' 'i_1_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.21ns)   --->   "%p_v = select i1 %exitcond, i5 %i_1_mid1, i5 %i_s" [cnn_top.cpp:24]   --->   Operation 96 'select' 'p_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_2_mid2_v)   --->   "%tmp_6_2_mid2_v_v_cas = select i1 %exitcond, i5 3, i5 2" [cnn_top.cpp:24]   --->   Operation 97 'select' 'tmp_6_2_mid2_v_v_cas' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.78ns) (out node of the LUT)   --->   "%tmp_6_2_mid2_v = add i5 %i, %tmp_6_2_mid2_v_v_cas" [cnn_top.cpp:24]   --->   Operation 98 'add' 'tmp_6_2_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %j_mid2)" [cnn_top.cpp:29]   --->   Operation 99 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %tmp_7 to i64" [cnn_top.cpp:24]   --->   Operation 100 'zext' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.52ns)   --->   "%input_V2_sum = add i64 %tmp_6, %tmp_8" [cnn_top.cpp:24]   --->   Operation 101 'add' 'input_V2_sum' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i16* %gmem, i64 %input_V2_sum" [cnn_top.cpp:24]   --->   Operation 102 'getelementptr' 'gmem_addr_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 0)" [cnn_top.cpp:29]   --->   Operation 103 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl = zext i10 %tmp_2 to i64" [cnn_top.cpp:29]   --->   Operation 104 'zext' 'p_shl' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_mid2_v, i1 false)" [cnn_top.cpp:29]   --->   Operation 105 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl7 = zext i6 %tmp_3 to i64" [cnn_top.cpp:29]   --->   Operation 106 'zext' 'p_shl7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.73ns)   --->   "%tmp_4 = sub i64 %p_shl, %p_shl7" [cnn_top.cpp:29]   --->   Operation 107 'sub' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %j_mid2 to i64" [cnn_top.cpp:24]   --->   Operation 108 'zext' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_12 = add i64 %tmp_4, %tmp_s" [cnn_top.cpp:29]   --->   Operation 109 'add' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%output_V4_sum = add i64 %tmp_5, %tmp_12" [cnn_top.cpp:29]   --->   Operation 110 'add' 'output_V4_sum' <Predicate = (!exitcond_flatten)> <Delay = 4.34> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i16* %gmem, i64 %output_V4_sum" [cnn_top.cpp:29]   --->   Operation 111 'getelementptr' 'gmem_addr_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 112 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 113 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 113 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 114 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 114 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 115 [1/1] (1.78ns)   --->   "%j_1 = add i5 1, %j_mid2" [cnn_top.cpp:24]   --->   Operation 115 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %j_1)" [cnn_top.cpp:29]   --->   Operation 116 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_16 = zext i10 %tmp_13 to i64" [cnn_top.cpp:24]   --->   Operation 117 'zext' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.52ns)   --->   "%input_V2_sum3 = add i64 %tmp_6, %tmp_16" [cnn_top.cpp:24]   --->   Operation 118 'add' 'input_V2_sum3' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i16* %gmem, i64 %input_V2_sum3" [cnn_top.cpp:24]   --->   Operation 119 'getelementptr' 'gmem_addr_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 120 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 121 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 121 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 122 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 122 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 123 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 124 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 124 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 125 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 125 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 126 [7/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 126 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 127 [1/1] (1.78ns)   --->   "%tmp_9_0_2 = add i5 2, %j_mid2" [cnn_top.cpp:24]   --->   Operation 127 'add' 'tmp_9_0_2' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %tmp_9_0_2)" [cnn_top.cpp:29]   --->   Operation 128 'bitconcatenate' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_21 = zext i10 %tmp_20 to i64" [cnn_top.cpp:24]   --->   Operation 129 'zext' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (2.52ns)   --->   "%input_V2_sum6 = add i64 %tmp_6, %tmp_21" [cnn_top.cpp:24]   --->   Operation 130 'add' 'input_V2_sum6' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i16* %gmem, i64 %input_V2_sum6" [cnn_top.cpp:24]   --->   Operation 131 'getelementptr' 'gmem_addr_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 132 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 133 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 133 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 134 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 134 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 135 [6/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 135 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 136 [7/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 136 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %j_mid2)" [cnn_top.cpp:24]   --->   Operation 137 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_10 = zext i10 %tmp_9 to i64" [cnn_top.cpp:24]   --->   Operation 138 'zext' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (2.52ns)   --->   "%input_V2_sum1 = add i64 %tmp_6, %tmp_10" [cnn_top.cpp:24]   --->   Operation 139 'add' 'input_V2_sum1' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i16* %gmem, i64 %input_V2_sum1" [cnn_top.cpp:24]   --->   Operation 140 'getelementptr' 'gmem_addr_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 141 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 142 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 142 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_17 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %j_1)" [cnn_top.cpp:24]   --->   Operation 143 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_18 = zext i10 %tmp_17 to i64" [cnn_top.cpp:24]   --->   Operation 144 'zext' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (2.52ns)   --->   "%input_V2_sum4 = add i64 %tmp_6, %tmp_18" [cnn_top.cpp:24]   --->   Operation 145 'add' 'input_V2_sum4' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i16* %gmem, i64 %input_V2_sum4" [cnn_top.cpp:24]   --->   Operation 146 'getelementptr' 'gmem_addr_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 147 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 147 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 148 [5/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 148 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_22 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %tmp_9_0_2)" [cnn_top.cpp:24]   --->   Operation 149 'bitconcatenate' 'tmp_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_23 = zext i10 %tmp_22 to i64" [cnn_top.cpp:24]   --->   Operation 150 'zext' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (2.52ns)   --->   "%input_V2_sum7 = add i64 %tmp_6, %tmp_23" [cnn_top.cpp:24]   --->   Operation 151 'add' 'input_V2_sum7' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i16* %gmem, i64 %input_V2_sum7" [cnn_top.cpp:24]   --->   Operation 152 'getelementptr' 'gmem_addr_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 153 [6/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 153 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 154 [7/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 154 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 155 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 156 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 156 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 157 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 157 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 158 [4/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 158 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 159 [5/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 159 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 160 [6/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 160 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 161 [7/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 161 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 162 [1/1] (8.75ns)   --->   "%gmem_addr_9_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_9)" [cnn_top.cpp:24]   --->   Operation 162 'read' 'gmem_addr_9_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 163 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 163 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 164 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 164 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 165 [3/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 165 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 166 [4/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 166 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 167 [5/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 167 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 168 [6/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 168 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 169 [7/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 169 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 170 [1/1] (8.75ns)   --->   "%gmem_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)" [cnn_top.cpp:24]   --->   Operation 170 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 171 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 171 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 172 [2/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 172 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 173 [3/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 173 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 174 [4/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 174 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 175 [5/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 175 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 176 [6/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 176 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 177 [7/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 177 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 178 [1/1] (6.38ns)   --->   "%p_1 = mul i16 %gmem_addr_read, %gmem_addr_9_read" [cnn_top.cpp:24]   --->   Operation 178 'mul' 'p_1' <Predicate = (!exitcond_flatten)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 179 [1/1] (8.75ns)   --->   "%gmem_addr_13_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_13)" [cnn_top.cpp:24]   --->   Operation 179 'read' 'gmem_addr_13_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 180 [1/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 180 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 181 [2/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 181 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 182 [3/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 182 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 183 [4/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 183 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 184 [5/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 184 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 185 [6/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 185 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 186 [7/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 186 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 187 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_1)" [cnn_top.cpp:24]   --->   Operation 187 'read' 'gmem_addr_1_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 188 [1/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 188 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 189 [2/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 189 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 190 [3/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 190 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 191 [4/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 191 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 192 [5/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 192 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 193 [6/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 193 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 194 [7/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 194 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_6_2_mid2_v, i5 %j_mid2)" [cnn_top.cpp:24]   --->   Operation 195 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i10 %tmp_11 to i32" [cnn_top.cpp:24]   --->   Operation 196 'zext' 'tmp_19_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (2.52ns)   --->   "%input_V2_sum2 = add i32 %tmp_6_cast, %tmp_19_cast" [cnn_top.cpp:24]   --->   Operation 197 'add' 'input_V2_sum2' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%input_V2_sum2_cast = zext i32 %input_V2_sum2 to i64" [cnn_top.cpp:24]   --->   Operation 198 'zext' 'input_V2_sum2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i16* %gmem, i64 %input_V2_sum2_cast" [cnn_top.cpp:24]   --->   Operation 199 'getelementptr' 'gmem_addr_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (3.36ns)   --->   "%p_1_0_1 = mul i16 %gmem_addr_1_read, %gmem_addr_13_read" [cnn_top.cpp:24]   --->   Operation 200 'mul' 'p_1_0_1' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 201 [1/1] (8.75ns)   --->   "%gmem_addr_16_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_16)" [cnn_top.cpp:24]   --->   Operation 201 'read' 'gmem_addr_16_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 202 [1/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 202 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 203 [2/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 203 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 204 [3/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 204 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 205 [4/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 205 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 206 [5/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 206 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 207 [6/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 207 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 208 [7/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 208 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 209 [1/1] (3.02ns)   --->   "%tmp5 = add i16 %p_1, %p_1_0_1" [cnn_top.cpp:24]   --->   Operation 209 'add' 'tmp5' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i16 %tmp5 to i15" [cnn_top.cpp:24]   --->   Operation 210 'trunc' 'tmp_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 211 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_2)" [cnn_top.cpp:24]   --->   Operation 211 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 212 [1/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 212 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 213 [2/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 213 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 214 [3/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 214 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 215 [4/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 215 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 216 [5/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 216 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 217 [6/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 217 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 218 [7/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 218 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_6_2_mid2_v, i5 %j_1)" [cnn_top.cpp:24]   --->   Operation 219 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i10 %tmp_19 to i32" [cnn_top.cpp:24]   --->   Operation 220 'zext' 'tmp_24_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (2.52ns)   --->   "%input_V2_sum5 = add i32 %tmp_6_cast, %tmp_24_cast" [cnn_top.cpp:24]   --->   Operation 221 'add' 'input_V2_sum5' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%input_V2_sum5_cast = zext i32 %input_V2_sum5 to i64" [cnn_top.cpp:24]   --->   Operation 222 'zext' 'input_V2_sum5_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i16* %gmem, i64 %input_V2_sum5_cast" [cnn_top.cpp:24]   --->   Operation 223 'getelementptr' 'gmem_addr_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_6_2_mid2_v, i5 %tmp_9_0_2)" [cnn_top.cpp:24]   --->   Operation 224 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i10 %tmp_24 to i32" [cnn_top.cpp:24]   --->   Operation 225 'zext' 'tmp_28_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (2.52ns)   --->   "%input_V2_sum8 = add i32 %tmp_6_cast, %tmp_28_cast" [cnn_top.cpp:24]   --->   Operation 226 'add' 'input_V2_sum8' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%input_V2_sum8_cast = zext i32 %input_V2_sum8 to i64" [cnn_top.cpp:24]   --->   Operation 227 'zext' 'input_V2_sum8_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i16* %gmem, i64 %input_V2_sum8_cast" [cnn_top.cpp:24]   --->   Operation 228 'getelementptr' 'gmem_addr_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (8.75ns)   --->   "%gmem_addr_10_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_10)" [cnn_top.cpp:24]   --->   Operation 229 'read' 'gmem_addr_10_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 230 [1/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 230 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 231 [2/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 231 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 232 [3/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 232 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 233 [4/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 233 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 234 [5/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 234 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 235 [6/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 235 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 236 [7/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 236 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 237 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_3)" [cnn_top.cpp:24]   --->   Operation 237 'read' 'gmem_addr_3_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 238 [1/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 238 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 239 [2/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 239 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 240 [3/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 240 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 241 [4/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 241 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 242 [5/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 242 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 243 [6/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 243 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 244 [7/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 244 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 245 [1/1] (8.75ns)   --->   "%gmem_addr_14_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_14)" [cnn_top.cpp:24]   --->   Operation 245 'read' 'gmem_addr_14_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 246 [1/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 246 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 247 [2/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 247 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 248 [3/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 248 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 249 [4/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 249 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 250 [5/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 250 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 251 [6/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 251 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 252 [7/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 252 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 253 [1/1] (8.75ns)   --->   "%gmem_addr_4_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_4)" [cnn_top.cpp:24]   --->   Operation 253 'read' 'gmem_addr_4_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 254 [1/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 254 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 255 [2/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 255 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 256 [3/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 256 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 257 [4/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 257 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 258 [5/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 258 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 259 [6/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 259 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 260 [7/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 260 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 261 [1/1] (6.38ns)   --->   "%p_1_1_1 = mul i16 %gmem_addr_4_read, %gmem_addr_14_read" [cnn_top.cpp:24]   --->   Operation 261 'mul' 'p_1_1_1' <Predicate = (!exitcond_flatten)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 262 [1/1] (8.75ns)   --->   "%gmem_addr_17_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_17)" [cnn_top.cpp:24]   --->   Operation 262 'read' 'gmem_addr_17_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 263 [1/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 263 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 264 [2/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 264 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 265 [3/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 265 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 266 [4/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 266 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 267 [5/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 267 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 268 [6/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 268 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 269 [7/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 269 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 270 [1/1] (8.75ns)   --->   "%gmem_addr_5_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_5)" [cnn_top.cpp:24]   --->   Operation 270 'read' 'gmem_addr_5_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 271 [1/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 271 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 272 [2/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 272 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 273 [3/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 273 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 274 [4/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 274 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 275 [5/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 275 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 276 [6/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 276 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 277 [1/1] (3.36ns)   --->   "%p_1_1_2 = mul i16 %gmem_addr_5_read, %gmem_addr_17_read" [cnn_top.cpp:24]   --->   Operation 277 'mul' 'p_1_1_2' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 278 [1/1] (8.75ns)   --->   "%gmem_addr_11_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_11)" [cnn_top.cpp:24]   --->   Operation 278 'read' 'gmem_addr_11_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 279 [1/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 279 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 280 [2/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 280 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 281 [3/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 281 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 282 [4/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 282 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 283 [5/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 283 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 284 [1/1] (3.02ns)   --->   "%tmp9 = add i16 %p_1_1_1, %p_1_1_2" [cnn_top.cpp:24]   --->   Operation 284 'add' 'tmp9' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i16 %tmp9 to i15" [cnn_top.cpp:24]   --->   Operation 285 'trunc' 'tmp_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 286 [1/1] (8.75ns)   --->   "%gmem_addr_6_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_6)" [cnn_top.cpp:24]   --->   Operation 286 'read' 'gmem_addr_6_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 287 [1/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 287 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 288 [2/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 288 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 289 [3/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 289 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 290 [4/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 290 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 291 [1/1] (8.75ns)   --->   "%gmem_addr_15_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_15)" [cnn_top.cpp:24]   --->   Operation 291 'read' 'gmem_addr_15_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 292 [1/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 292 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 293 [2/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 293 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 294 [3/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 294 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 295 [1/1] (8.75ns)   --->   "%gmem_addr_7_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_7)" [cnn_top.cpp:24]   --->   Operation 295 'read' 'gmem_addr_7_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 296 [1/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 296 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 297 [2/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 297 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 298 [1/1] (6.38ns)   --->   "%p_1_2_1 = mul i16 %gmem_addr_7_read, %gmem_addr_15_read" [cnn_top.cpp:24]   --->   Operation 298 'mul' 'p_1_2_1' <Predicate = (!exitcond_flatten)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 299 [1/1] (8.75ns)   --->   "%gmem_addr_18_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_18)" [cnn_top.cpp:24]   --->   Operation 299 'read' 'gmem_addr_18_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 300 [1/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 300 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 301 [1/1] (3.36ns)   --->   "%p_1_2 = mul i16 %gmem_addr_6_read, %gmem_addr_11_read" [cnn_top.cpp:24]   --->   Operation 301 'mul' 'p_1_2' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 302 [1/1] (8.75ns)   --->   "%gmem_addr_8_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_8)" [cnn_top.cpp:24]   --->   Operation 302 'read' 'gmem_addr_8_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 303 [1/1] (3.02ns)   --->   "%tmp8 = add i16 %p_1_2_1, %p_1_2" [cnn_top.cpp:24]   --->   Operation 303 'add' 'tmp8' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i16 %tmp8 to i15" [cnn_top.cpp:24]   --->   Operation 304 'trunc' 'tmp_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (2.07ns)   --->   "%tmp7 = add i16 %tmp8, %tmp9" [cnn_top.cpp:24]   --->   Operation 305 'add' 'tmp7' <Predicate = (!exitcond_flatten)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.38>
ST_28 : Operation 306 [1/1] (6.38ns)   --->   "%p_1_2_2 = mul i16 %gmem_addr_8_read, %gmem_addr_18_read" [cnn_top.cpp:24]   --->   Operation 306 'mul' 'p_1_2_2' <Predicate = (!exitcond_flatten)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 6.38>
ST_29 : Operation 307 [1/1] (3.36ns)   --->   "%p_1_0_2 = mul i16 %gmem_addr_2_read, %gmem_addr_16_read" [cnn_top.cpp:24]   --->   Operation 307 'mul' 'p_1_0_2' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 308 [1/1] (3.02ns)   --->   "%tmp6 = add i16 %p_1_2_2, %p_1_0_2" [cnn_top.cpp:24]   --->   Operation 308 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 10.2>
ST_31 : Operation 309 [1/1] (3.36ns)   --->   "%p_1_1 = mul i16 %gmem_addr_3_read, %gmem_addr_10_read" [cnn_top.cpp:24]   --->   Operation 309 'mul' 'p_1_1' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 310 [1/1] (3.02ns)   --->   "%tmp11 = add i16 %p_1_1, %tmp6" [cnn_top.cpp:24]   --->   Operation 310 'add' 'tmp11' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i16 %tmp11 to i15" [cnn_top.cpp:24]   --->   Operation 311 'trunc' 'tmp_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 %tmp5, %tmp11" [cnn_top.cpp:24]   --->   Operation 312 'add' 'tmp10' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 313 [1/1] (1.94ns)   --->   "%tmp_15 = add i15 %tmp_27, %tmp_28" [cnn_top.cpp:24]   --->   Operation 313 'add' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 314 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_V_2_2 = add i16 %tmp7, %tmp10" [cnn_top.cpp:24]   --->   Operation 314 'add' 'sum_V_2_2' <Predicate = (!exitcond_flatten)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %sum_V_2_2, i32 15)" [cnn_top.cpp:28]   --->   Operation 315 'bitselect' 'tmp_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_14 = add i15 %tmp_25, %tmp_26" [cnn_top.cpp:24]   --->   Operation 316 'add' 'tmp_14' <Predicate = (!exitcond_flatten & !tmp_29)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 317 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%sum_V_2_2_cast = add i15 %tmp_15, %tmp_14" [cnn_top.cpp:28]   --->   Operation 317 'add' 'sum_V_2_2_cast' <Predicate = (!exitcond_flatten & !tmp_29)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 318 [1/1] (0.75ns)   --->   "%p_s = select i1 %tmp_29, i15 0, i15 %sum_V_2_2_cast" [cnn_top.cpp:28]   --->   Operation 318 'select' 'p_s' <Predicate = (!exitcond_flatten)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 319 [1/1] (8.75ns)   --->   "%gmem_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)" [cnn_top.cpp:29]   --->   Operation 319 'writereq' 'gmem_addr_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 320 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %p_s to i16" [cnn_top.cpp:28]   --->   Operation 320 'zext' 'p_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_33 : Operation 321 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %gmem_addr_12, i16 %p_cast, i2 -1)" [cnn_top.cpp:29]   --->   Operation 321 'write' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 322 [5/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_12)" [cnn_top.cpp:29]   --->   Operation 322 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 323 [4/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_12)" [cnn_top.cpp:29]   --->   Operation 323 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 324 [3/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_12)" [cnn_top.cpp:29]   --->   Operation 324 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 325 [2/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_12)" [cnn_top.cpp:29]   --->   Operation 325 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [cnn_top.cpp:18]   --->   Operation 326 'specregionbegin' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cnn_top.cpp:19]   --->   Operation 327 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_38 : Operation 328 [1/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_12)" [cnn_top.cpp:29]   --->   Operation 328 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)" [cnn_top.cpp:30]   --->   Operation 329 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "br label %.preheader56" [cnn_top.cpp:18]   --->   Operation 330 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 39 <SV = 2> <Delay = 0.00>
ST_39 : Operation 331 [1/1] (0.00ns)   --->   "ret void" [cnn_top.cpp:32]   --->   Operation 331 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.52ns
The critical path consists of the following:
	s_axi read on port 'kernel_V' [5]  (1 ns)
	'add' operation ('kernel_V6_sum') [18]  (2.52 ns)
	'getelementptr' operation ('gmem_addr_1') [20]  (0 ns)

 <State 2>: 5.52ns
The critical path consists of the following:
	'phi' operation ('i', cnn_top.cpp:29) with incoming values : ('tmp_mid2_v', cnn_top.cpp:29) [51]  (0 ns)
	'add' operation ('i_s', cnn_top.cpp:24) [60]  (1.78 ns)
	'select' operation ('tmp_mid2_v', cnn_top.cpp:29) [61]  (1.22 ns)
	'add' operation ('input_V2_sum', cnn_top.cpp:24) [76]  (2.52 ns)
	'getelementptr' operation ('gmem_addr_9', cnn_top.cpp:24) [77]  (0 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (cnn_top.cpp:24) [90]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (cnn_top.cpp:24) [90]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (cnn_top.cpp:24) [90]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (cnn_top.cpp:24) [90]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (cnn_top.cpp:24) [90]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (cnn_top.cpp:24) [90]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (cnn_top.cpp:24) [90]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [91]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [93]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [110]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [112]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [129]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [131]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [134]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [136]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [139]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [141]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [144]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [146]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [149]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [151]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [154]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [156]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [159]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (cnn_top.cpp:24) [161]  (8.75 ns)

 <State 28>: 6.38ns
The critical path consists of the following:
	'mul' operation ('p_1_2_2', cnn_top.cpp:24) [162]  (6.38 ns)

 <State 29>: 6.38ns
The critical path consists of the following:
	'mul' operation ('p_1_0_2', cnn_top.cpp:24) [132]  (3.36 ns)
	'add' operation ('tmp6', cnn_top.cpp:24) [169]  (3.02 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 10.3ns
The critical path consists of the following:
	'mul' operation ('p_1_1', cnn_top.cpp:24) [137]  (3.36 ns)
	'add' operation ('tmp11', cnn_top.cpp:24) [170]  (3.02 ns)
	'add' operation ('tmp10', cnn_top.cpp:24) [173]  (0 ns)
	'add' operation ('sum_V_2_2', cnn_top.cpp:24) [176]  (3.9 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (cnn_top.cpp:29) [181]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (cnn_top.cpp:29) [182]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (cnn_top.cpp:29) [183]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (cnn_top.cpp:29) [183]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (cnn_top.cpp:29) [183]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (cnn_top.cpp:29) [183]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (cnn_top.cpp:29) [183]  (8.75 ns)

 <State 39>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
