// Seed: 1014889658
module module_0 (
    input wire id_0,
    input supply0 id_1
);
  tri1 id_3;
  wire id_4;
  wire id_5, id_6, id_7;
  assign id_3 = !1 && id_0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri id_5,
    input tri id_6,
    output uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri0 id_10
);
  module_0(
      id_3, id_3
  );
endmodule
