// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module prime_divides (
        ap_clk,
        ap_rst,
        n,
        m,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_logic_0 = 1'b0;

input   ap_clk;
input   ap_rst;
input  [31:0] n;
input  [31:0] m;
output  [0:0] ap_return;

wire   [31:0] grp_fu_26_p2;
wire    grp_fu_26_ce;


prime_urem_32ns_32ns_32_36 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
prime_urem_32ns_32ns_32_36_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( m ),
    .din1( n ),
    .ce( grp_fu_26_ce ),
    .dout( grp_fu_26_p2 )
);



assign ap_return = (grp_fu_26_p2 == ap_const_lv32_0? 1'b1: 1'b0);

assign grp_fu_26_ce = ap_const_logic_1;


endmodule //prime_divides

