--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart_verification_return_preroute.twx
uart_verification_return_map.ncd -o uart_verification_return_preroute.twr
uart_verification_return.pcf -ucf uart_pins.ucf

Design file:              uart_verification_return_map.ncd
Physical constraint file: uart_verification_return.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17346 paths analyzed, 1678 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.245ns.
--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (SLICE_X46Y62.CIN), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.210ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.DMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X47Y59.D6      net (fanout=9)     e  0.617   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X47Y59.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10331
    SLICE_X47Y59.B5      net (fanout=3)     e  0.690   eUART/eBAUD_FREQ_DIV/oTC1033
    SLICE_X47Y59.B       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC1041
    SLICE_X47Y60.C3      net (fanout=1)     e  0.542   eUART/eBAUD_FREQ_DIV/oTC104
    SLICE_X47Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X47Y60.D6      net (fanout=17)    e  0.414   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X47Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y60.AX      net (fanout=1)     e  0.730   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y60.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CLK     Tcinck                0.307   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (2.211ns logic, 2.999ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.DMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X47Y59.A5      net (fanout=9)     e  0.638   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X47Y59.A       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X47Y59.C5      net (fanout=3)     e  0.656   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X47Y59.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10131
    SLICE_X47Y60.C4      net (fanout=1)     e  0.504   eUART/eBAUD_FREQ_DIV/oTC1013
    SLICE_X47Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X47Y60.D6      net (fanout=17)    e  0.414   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X47Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y60.AX      net (fanout=1)     e  0.730   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y60.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CLK     Tcinck                0.307   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (2.211ns logic, 2.948ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sCLK_CNT_0 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sCLK_CNT_0 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.AQ      Tcko                  0.476   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_0
    SLICE_X47Y59.D3      net (fanout=3)     e  0.579   eUART/eBAUD_FREQ_DIV/sCLK_CNT<0>
    SLICE_X47Y59.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10331
    SLICE_X47Y59.B5      net (fanout=3)     e  0.690   eUART/eBAUD_FREQ_DIV/oTC1033
    SLICE_X47Y59.B       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC1041
    SLICE_X47Y60.C3      net (fanout=1)     e  0.542   eUART/eBAUD_FREQ_DIV/oTC104
    SLICE_X47Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X47Y60.D6      net (fanout=17)    e  0.414   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X47Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y60.AX      net (fanout=1)     e  0.730   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y60.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CLK     Tcinck                0.307   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (2.169ns logic, 2.961ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (SLICE_X46Y62.CIN), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.143ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.DMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X47Y59.D6      net (fanout=9)     e  0.617   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X47Y59.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10331
    SLICE_X47Y59.B5      net (fanout=3)     e  0.690   eUART/eBAUD_FREQ_DIV/oTC1033
    SLICE_X47Y59.B       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC1041
    SLICE_X47Y60.C3      net (fanout=1)     e  0.542   eUART/eBAUD_FREQ_DIV/oTC104
    SLICE_X47Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X47Y60.D6      net (fanout=17)    e  0.414   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X47Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y60.AX      net (fanout=1)     e  0.730   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y60.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CLK     Tcinck                0.240   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (2.144ns logic, 2.999ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.DMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X47Y59.A5      net (fanout=9)     e  0.638   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X47Y59.A       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X47Y59.C5      net (fanout=3)     e  0.656   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X47Y59.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10131
    SLICE_X47Y60.C4      net (fanout=1)     e  0.504   eUART/eBAUD_FREQ_DIV/oTC1013
    SLICE_X47Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X47Y60.D6      net (fanout=17)    e  0.414   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X47Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y60.AX      net (fanout=1)     e  0.730   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y60.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CLK     Tcinck                0.240   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (2.144ns logic, 2.948ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sCLK_CNT_0 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.063ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sCLK_CNT_0 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.AQ      Tcko                  0.476   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_0
    SLICE_X47Y59.D3      net (fanout=3)     e  0.579   eUART/eBAUD_FREQ_DIV/sCLK_CNT<0>
    SLICE_X47Y59.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10331
    SLICE_X47Y59.B5      net (fanout=3)     e  0.690   eUART/eBAUD_FREQ_DIV/oTC1033
    SLICE_X47Y59.B       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC1041
    SLICE_X47Y60.C3      net (fanout=1)     e  0.542   eUART/eBAUD_FREQ_DIV/oTC104
    SLICE_X47Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X47Y60.D6      net (fanout=17)    e  0.414   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X47Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y60.AX      net (fanout=1)     e  0.730   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y60.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.091   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X46Y62.CLK     Tcinck                0.240   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      5.063ns (2.102ns logic, 2.961ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (SLICE_X46Y61.CIN), 594 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.128ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.DMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X47Y59.D6      net (fanout=9)     e  0.617   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X47Y59.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10331
    SLICE_X47Y59.B5      net (fanout=3)     e  0.690   eUART/eBAUD_FREQ_DIV/oTC1033
    SLICE_X47Y59.B       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC1041
    SLICE_X47Y60.C3      net (fanout=1)     e  0.542   eUART/eBAUD_FREQ_DIV/oTC104
    SLICE_X47Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X47Y60.D6      net (fanout=17)    e  0.414   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X47Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y60.AX      net (fanout=1)     e  0.730   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y60.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CLK     Tcinck                0.319   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    -------------------------------------------------  ---------------------------
    Total                                      5.128ns (2.132ns logic, 2.996ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.DMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X47Y59.A5      net (fanout=9)     e  0.638   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X47Y59.A       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X47Y59.C5      net (fanout=3)     e  0.656   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X47Y59.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10131
    SLICE_X47Y60.C4      net (fanout=1)     e  0.504   eUART/eBAUD_FREQ_DIV/oTC1013
    SLICE_X47Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X47Y60.D6      net (fanout=17)    e  0.414   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X47Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y60.AX      net (fanout=1)     e  0.730   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y60.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CLK     Tcinck                0.319   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (2.132ns logic, 2.945ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sCLK_CNT_0 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.048ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sCLK_CNT_0 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.AQ      Tcko                  0.476   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_0
    SLICE_X47Y59.D3      net (fanout=3)     e  0.579   eUART/eBAUD_FREQ_DIV/sCLK_CNT<0>
    SLICE_X47Y59.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10331
    SLICE_X47Y59.B5      net (fanout=3)     e  0.690   eUART/eBAUD_FREQ_DIV/oTC1033
    SLICE_X47Y59.B       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC1041
    SLICE_X47Y60.C3      net (fanout=1)     e  0.542   eUART/eBAUD_FREQ_DIV/oTC104
    SLICE_X47Y60.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X47Y60.D6      net (fanout=17)    e  0.414   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X47Y60.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X46Y60.AX      net (fanout=1)     e  0.730   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X46Y60.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)     e  0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X46Y61.CLK     Tcinck                0.319   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_6
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (2.090ns logic, 2.958ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 (SLICE_X48Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.638ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 (FF)
  Destination:          eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 to eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.CQ      Tcko                  0.234   eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
                                                       eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    SLICE_X48Y66.CX      net (fanout=9)     e  0.304   eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    SLICE_X48Y66.CLK     Tckdi       (-Th)    -0.100   eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
                                                       eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3-In3
                                                       eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.334ns logic, 0.304ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eSEND_FIFO/sFIFO_14_2 (SLICE_X40Y69.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eSEND_FIFO/sFIFO_15_2 (FF)
  Destination:          eUART/eSEND_FIFO/sFIFO_14_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eSEND_FIFO/sFIFO_15_2 to eUART/eSEND_FIFO/sFIFO_14_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y69.CQ      Tcko                  0.198   eUART/eSEND_FIFO/sFIFO_15<3>
                                                       eUART/eSEND_FIFO/sFIFO_15_2
    SLICE_X40Y69.B4      net (fanout=1)     e  0.307   eUART/eSEND_FIFO/sFIFO_15<2>
    SLICE_X40Y69.CLK     Tah         (-Th)    -0.190   eUART/eSEND_FIFO/sFIFO_14<6>
                                                       eUART/eSEND_FIFO/Mmux_sFIFO[14][7]_sFIFO[14][7]_mux_34_OUT31
                                                       eUART/eSEND_FIFO/sFIFO_14_2
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.388ns logic, 0.307ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sWR_PTR_3 (SLICE_X40Y56.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eRECV_FIFO/sWR_PTR_0 (FF)
  Destination:          eUART/eRECV_FIFO/sWR_PTR_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eRECV_FIFO/sWR_PTR_0 to eUART/eRECV_FIFO/sWR_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.AQ      Tcko                  0.200   eUART/eRECV_FIFO/sWR_PTR<2>
                                                       eUART/eRECV_FIFO/sWR_PTR_0
    SLICE_X40Y56.C3      net (fanout=29)    e  0.392   eUART/eRECV_FIFO/sWR_PTR<0>
    SLICE_X40Y56.CLK     Tah         (-Th)    -0.121   eUART/eRECV_FIFO/sWR_PTR<2>
                                                       eUART/eRECV_FIFO/Result<3>1
                                                       eUART/eRECV_FIFO/sWR_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.321ns logic, 0.392ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: iCLK_BUFGP/BUFG/I0
  Logical resource: iCLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: iCLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART/eRECV_FIFO/sFIFO_2<3>/CLK
  Logical resource: eUART/eRECV_FIFO/sFIFO_2_0/CK
  Location pin: SLICE_X30Y54.CLK
  Clock network: iCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART/eRECV_FIFO/sFIFO_2<3>/SR
  Logical resource: eUART/eRECV_FIFO/sFIFO_2_0/SR
  Location pin: SLICE_X30Y54.SR
  Clock network: eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    5.245|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 9  Score: 1121  (Setup/Max: 1121, Hold: 0)

Constraints cover 17346 paths, 0 nets, and 1932 connections

Design statistics:
   Minimum period:   5.245ns{1}   (Maximum frequency: 190.658MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May  7 15:22:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 448 MB



