xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../../../../../../../../training/ClkConstr_Intro/demo/KCU105/verilog/wave_gen.ip_user_files/ipstatic"incdir="../../../../../../../../../../../training/ClkConstr_Intro/demo/KCU105/verilog/wave_gen.ip_user_files/ipstatic"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../../../../../../../training/ClkConstr_Intro/demo/KCU105/verilog/wave_gen.ip_user_files/ipstatic"incdir="../../../../../../../../../../../training/ClkConstr_Intro/demo/KCU105/verilog/wave_gen.ip_user_files/ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../../../../../../../training/ClkConstr_Intro/demo/KCU105/verilog/wave_gen.ip_user_files/ipstatic"incdir="../../../../../../../../../../../training/ClkConstr_Intro/demo/KCU105/verilog/wave_gen.ip_user_files/ipstatic"
clk_core_clk_wiz.v,verilog,xil_defaultlib,../../../../wave_gen.srcs/sources_1/ip/clk_core/clk_core_clk_wiz.v,incdir="../../../../../../../../../../../training/ClkConstr_Intro/demo/KCU105/verilog/wave_gen.ip_user_files/ipstatic"incdir="../../../../../../../../../../../training/ClkConstr_Intro/demo/KCU105/verilog/wave_gen.ip_user_files/ipstatic"
clk_core.v,verilog,xil_defaultlib,../../../../wave_gen.srcs/sources_1/ip/clk_core/clk_core.v,incdir="../../../../../../../../../../../training/ClkConstr_Intro/demo/KCU105/verilog/wave_gen.ip_user_files/ipstatic"incdir="../../../../../../../../../../../training/ClkConstr_Intro/demo/KCU105/verilog/wave_gen.ip_user_files/ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
