Date: Wed, 25 Aug 1999 02:58:36 +0200
From: Ralf Baechle <>
Subject: Re: Cache incoherencies (WAS: New resources - pls, explain :-( )
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/8/25/123

> > In order to make something compilable on both coherent and incoherent
> > archs, we should standardize the #define for the cache line size, add a
> > routine/macro to query about the coherency of the bus, and provide a
> > "magic" bit for kmalloc that gives you non cachable space.
A per bus coherency isn't sufficient.  There are architectures which can
set cache coherency on a per device base.  On SMPs this can avoid a
major amount of cross-CPU invalidates, therefore a good performance gain.
For architectures like this you want to leave the decission to the
driver writer.
  Ralf
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/