Fitter Status : Successful - Fri Jan 05 23:43:10 2018
Quartus II Version : 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition
Revision Name : CPU_REGISTER_GROUP
Top-level Entity Name : CPU_REGISTER_GROUP
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : < 1 %
    Combinational ALUTs : 23 / 12,480 ( < 1 % )
    Dedicated logic registers : 24 / 12,480 ( < 1 % )
Total registers : 24
Total pins : 30 / 343 ( 9 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
