<html><head><meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1"><title>DELAYV_f</title></head><body bgcolor="FFFFFF"><CENTER>Scicos Block  </CENTER><p><b>DELAYV_f -  Scicos time varying delay block  </b></p><H3><font color="blue">Description</font></H3><dl>
  <p>
    This block implements a time varying discretized delay. The value of
    the delay is given by the second input port. The delayed signal enters
    the first input port and leaves the unique output prot. 
  </p>
  <p>
    The first event output port must be connected to unique input event port if
    auto clocking is desired. But the input event port can also be driven
    by outside clock. In that case, the max delay is size of initial
    condition times the period of the incoming clock.
  </p>
  <p>
    The second output event port generates an event if the second input
    goes above the maximum delay specified. This signal can be ignored. In
    that case the output will be delayed by max delay.
  </p>
  </dl><H3><font color="blue">DIALOGUE PARAMETERS</font></H3><ul><li><b><font color="maroon">Number inputs</font></b>
: size of the delayed vector (-1 not allowed)

  </li><li><b><font color="maroon">Register initial state</font></b>
: register initial state vector. Dimension must be greater than  or equal to 2

  </li><li><b><font color="maroon">Max delay</font></b>
: Maximum delay that can be produced by this block

  </li></ul><H3><font color="blue">Voir aussi</font></H3><p><ul><a href="DELAY_f.htm"><tt><b>DELAY_f</b></tt></a>&nbsp;&nbsp;<a href="EVTDLY_f.htm"><tt><b>EVTDLY_f</b></tt></a>&nbsp;&nbsp;<a href="REGISTER_f.htm"><tt><b>REGISTER_f</b></tt></a>&nbsp;&nbsp;</ul></p></body></html>
