=====
SETUP
6.101
9.193
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/n209_s0
8.288
8.837
uart_inst/transmitting_s0
9.193
=====
SETUP
6.147
9.147
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.773
uart_inst/tx_s2
9.147
=====
SETUP
6.267
9.028
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/shift_reg_8_s2
9.028
=====
SETUP
6.267
9.028
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/shift_reg_7_s2
9.028
=====
SETUP
6.283
9.011
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/shift_reg_6_s2
9.011
=====
SETUP
6.283
9.011
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/shift_reg_5_s2
9.011
=====
SETUP
6.283
9.011
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/shift_reg_4_s2
9.011
=====
SETUP
6.283
9.011
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/shift_reg_3_s2
9.011
=====
SETUP
6.283
9.011
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/shift_reg_2_s2
9.011
=====
SETUP
6.283
9.011
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/shift_reg_1_s2
9.011
=====
SETUP
6.286
9.009
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/n13_s0
8.460
9.009
uart_inst/shift_reg_4_s2
9.009
=====
SETUP
6.286
9.009
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/n15_s0
8.460
9.009
uart_inst/shift_reg_2_s2
9.009
=====
SETUP
6.286
9.009
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/n16_s0
8.460
9.009
uart_inst/shift_reg_1_s2
9.009
=====
SETUP
6.288
9.007
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/n11_s0
8.437
9.007
uart_inst/shift_reg_6_s2
9.007
=====
SETUP
6.289
9.005
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/bit_index_1_s1
9.005
=====
SETUP
6.289
9.005
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/bit_index_2_s1
9.005
=====
SETUP
6.289
9.005
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/bit_index_3_s5
8.205
8.667
uart_inst/bit_index_3_s1
9.005
=====
SETUP
6.294
9.000
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/n12_s0
8.451
9.000
uart_inst/shift_reg_5_s2
9.000
=====
SETUP
6.294
9.000
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_6_s0
5.329
5.561
uart_inst/n49_s7
5.718
6.288
uart_inst/n49_s5
6.460
6.977
uart_inst/n49_s2
7.224
7.741
uart_inst/n14_s0
8.451
9.000
uart_inst/shift_reg_3_s2
9.000
=====
SETUP
6.384
8.910
15.294
Clock_ibuf
0.000
2.088
count_value_reg_13_s0
5.329
5.561
n58_s11
5.977
6.439
n58_s4
6.611
7.166
n58_s1
7.413
7.930
n50_s4
8.361
8.910
direction_s6
8.910
=====
SETUP
6.400
8.894
15.294
Clock_ibuf
0.000
2.088
uart_counter_4_s0
5.329
5.561
n204_s6
5.722
6.292
n204_s2
6.465
7.035
n204_s1
7.207
7.762
n168_s1
8.206
8.533
uart_string_index_0_s0
8.894
=====
SETUP
6.400
8.894
15.294
Clock_ibuf
0.000
2.088
uart_counter_4_s0
5.329
5.561
n204_s6
5.722
6.292
n204_s2
6.465
7.035
n204_s1
7.207
7.762
n168_s1
8.206
8.533
uart_string_index_1_s0
8.894
=====
SETUP
6.400
8.894
15.294
Clock_ibuf
0.000
2.088
uart_counter_4_s0
5.329
5.561
n204_s6
5.722
6.292
n204_s2
6.465
7.035
n204_s1
7.207
7.762
n168_s1
8.206
8.533
uart_string_index_2_s0
8.894
=====
SETUP
6.418
8.876
15.294
Clock_ibuf
0.000
2.088
count_value_reg_13_s0
5.329
5.561
n58_s11
5.977
6.439
n58_s4
6.611
7.166
n58_s1
7.413
7.962
led_state_5_s4
8.141
8.690
led_state_5_s0
8.876
=====
SETUP
6.447
8.847
15.294
Clock_ibuf
0.000
2.088
count_value_reg_13_s0
5.329
5.561
n58_s11
5.977
6.439
n58_s4
6.611
7.166
n58_s1
7.413
7.962
led_state_5_s4
8.141
8.690
led_state_0_s2
8.847
=====
HOLD
0.324
3.918
3.594
Clock_ibuf
0.000
1.392
uart_inst/transmitting_s0
3.583
3.785
uart_inst/baud_counter_0_s0
3.918
=====
HOLD
0.424
4.018
3.594
Clock_ibuf
0.000
1.392
uart_counter_2_s0
3.583
3.785
n151_s
3.786
4.018
uart_counter_2_s0
4.018
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/bit_index_2_s1
3.583
3.785
uart_inst/n19_s4
3.787
4.019
uart_inst/bit_index_2_s1
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_0_s0
3.583
3.785
uart_inst/n39_s2
3.787
4.019
uart_inst/baud_counter_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_2_s0
3.583
3.785
uart_inst/n37_s
3.787
4.019
uart_inst/baud_counter_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_6_s0
3.583
3.785
uart_inst/n33_s
3.787
4.019
uart_inst/baud_counter_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_8_s0
3.583
3.785
uart_inst/n31_s
3.787
4.019
uart_inst/baud_counter_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_12_s0
3.583
3.785
uart_inst/n27_s
3.787
4.019
uart_inst/baud_counter_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_14_s0
3.583
3.785
uart_inst/n25_s
3.787
4.019
uart_inst/baud_counter_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_string_index_3_s0
3.583
3.785
n164_s0
3.787
4.019
uart_string_index_3_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_0_s0
3.583
3.785
n153_s2
3.787
4.019
uart_counter_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_6_s0
3.583
3.785
n147_s
3.787
4.019
uart_counter_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_8_s0
3.583
3.785
n145_s
3.787
4.019
uart_counter_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_12_s0
3.583
3.785
n141_s
3.787
4.019
uart_counter_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_14_s0
3.583
3.785
n139_s
3.787
4.019
uart_counter_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_20_s0
3.583
3.785
n133_s
3.787
4.019
uart_counter_20_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_24_s0
3.583
3.785
n129_s
3.787
4.019
uart_counter_24_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_26_s0
3.583
3.785
n127_s
3.787
4.019
uart_counter_26_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_30_s0
3.583
3.785
n123_s
3.787
4.019
uart_counter_30_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_2_s0
3.583
3.785
n29_s
3.787
4.019
count_value_reg_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_8_s0
3.583
3.785
n23_s
3.787
4.019
count_value_reg_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_12_s0
3.583
3.785
n19_s
3.787
4.019
count_value_reg_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_18_s0
3.583
3.785
n13_s
3.787
4.019
count_value_reg_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_20_s0
3.583
3.785
n11_s
3.787
4.019
count_value_reg_20_s0
4.019
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_inst/bit_index_0_s3
3.583
3.785
uart_inst/n21_s4
3.789
4.021
uart_inst/bit_index_0_s3
4.021
