{
  "Top": "mul_v2",
  "RtlTop": "mul_v2",
  "RtlPrefix": "",
  "RtlSubPrefix": "mul_v2_",
  "SourceLanguage": "opencl",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Inp": {
      "index": "0",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Inp_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Inp_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "wi": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "wi",
          "usage": "data",
          "direction": "in"
        }]
    },
    "hi": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "hi",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ci": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ci",
          "usage": "data",
          "direction": "in"
        }]
    },
    "wk": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "wk",
          "usage": "data",
          "direction": "in"
        }]
    },
    "nk": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "nk",
          "usage": "data",
          "direction": "in"
        }]
    },
    "O": {
      "index": "6",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "O_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "O_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "wo": {
      "index": "7",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "wo",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ho": {
      "index": "8",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ho",
          "usage": "data",
          "direction": "in"
        }]
    },
    "co": {
      "index": "9",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "co",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s": {
      "index": "10",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "s",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=sysgen",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": ["set_directive_top mul_v2 -name mul_v2"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mul_v2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "78",
    "Latency": "77"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mul_v2",
    "Version": "1.0",
    "DisplayName": "Mul_v2",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mul_v2_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/mul_v2.cl"],
    "Vhdl": [
      "impl\/vhdl\/mul_v2_ama_addmuladd_3ns_8ns_8s_8ns_8_4_1.vhd",
      "impl\/vhdl\/mul_v2_ama_addmuladd_5ns_8ns_8s_8ns_8_4_1.vhd",
      "impl\/vhdl\/mul_v2_ama_addmuladd_6ns_3ns_6s_3ns_6_4_1.vhd",
      "impl\/vhdl\/mul_v2_ama_addmuladd_6ns_6ns_6s_1ns_6_4_1.vhd",
      "impl\/vhdl\/mul_v2_ama_addmuladd_6s_6ns_6s_6ns_6_4_1.vhd",
      "impl\/vhdl\/mul_v2_ama_addmuladd_8ns_3ns_8s_8ns_8_4_1.vhd",
      "impl\/vhdl\/mul_v2_ama_addmuladd_8ns_8ns_8s_8ns_8_4_1.vhd",
      "impl\/vhdl\/mul_v2_control_s_axi.vhd",
      "impl\/vhdl\/mul_v2_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/mul_v2_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mul_v2_gmem_m_axi.vhd",
      "impl\/vhdl\/mul_v2_mac_muladd_2ns_8s_2ns_8_4_1.vhd",
      "impl\/vhdl\/mul_v2_mac_muladd_3ns_3ns_6ns_6_4_1.vhd",
      "impl\/vhdl\/mul_v2_mac_muladd_3ns_3ns_32ns_32_4_1.vhd",
      "impl\/vhdl\/mul_v2_mac_muladd_3ns_6s_3ns_6_4_1.vhd",
      "impl\/vhdl\/mul_v2_mac_muladd_3ns_8s_3ns_8_4_1.vhd",
      "impl\/vhdl\/mul_v2_mac_muladd_3ns_8s_8ns_8_4_1.vhd",
      "impl\/vhdl\/mul_v2_mac_muladd_4ns_8s_4ns_8_4_1.vhd",
      "impl\/vhdl\/mul_v2_mac_muladd_5ns_8s_5ns_8_4_1.vhd",
      "impl\/vhdl\/mul_v2_mac_muladd_8s_8s_1ns_8_4_1.vhd",
      "impl\/vhdl\/mul_v2_mac_mulsub_6s_6s_6ns_6_4_1.vhd",
      "impl\/vhdl\/mul_v2_mul_2ns_6s_6_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_2ns_32s_32_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_2s_6s_6_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_3ns_3ns_5_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_3ns_3ns_6_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_3ns_6ns_8_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_3ns_6s_6_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_3ns_8s_8_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_3ns_32s_32_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_4ns_6s_6_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_5ns_6s_6_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_5ns_7ns_11_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_5s_32s_32_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_6s_6s_6_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_8s_8s_8_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_filter.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_I.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_2.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_mul_v2_label0.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_filter.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2_mul_v2_filter.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4_mul_v2_filter.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4_mul_v2_filter.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_filter.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_K.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_I.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_mul_v2_filter.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3_mul_v2_filter.vhd",
      "impl\/vhdl\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3_mul_v2_I.vhd",
      "impl\/vhdl\/mul_v2_sdiv_2ns_32ns_32_6_1.vhd",
      "impl\/vhdl\/mul_v2_sdiv_6ns_32ns_32_10_1.vhd",
      "impl\/vhdl\/mul_v2_srem_2ns_32ns_2_6_1.vhd",
      "impl\/vhdl\/mul_v2_srem_6ns_32ns_32_10_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_1ns_32ns_1_5_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_1ns_32ns_32_5_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_3ns_32ns_2_7_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_3ns_32ns_2_7_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_3ns_32ns_32_7_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_3ns_32ns_32_7_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_4ns_32ns_3_8_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_4ns_32ns_3_8_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_4ns_32ns_32_8_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_4ns_32ns_32_8_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_5ns_32ns_4_9_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_5ns_32ns_4_9_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_5ns_32ns_5_9_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_5ns_32ns_32_9_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_5ns_32ns_32_9_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_6ns_32ns_5_10_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_6ns_32ns_5_10_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_6ns_32ns_32_10_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_6ns_32ns_32_10_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_32ns_32ns_8_36_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_32ns_32ns_8_36_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_32ns_32ns_32_36_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_32ns_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/mul_v2_udiv_32s_32ns_32_36_1.vhd",
      "impl\/vhdl\/mul_v2_urem_1ns_32ns_1_5_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_1ns_32ns_32_5_1.vhd",
      "impl\/vhdl\/mul_v2_urem_1ns_32ns_32_5_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_3ns_32ns_2_7_1.vhd",
      "impl\/vhdl\/mul_v2_urem_3ns_32ns_2_7_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_3ns_32ns_32_7_1.vhd",
      "impl\/vhdl\/mul_v2_urem_3ns_32ns_32_7_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_4ns_32ns_3_8_1.vhd",
      "impl\/vhdl\/mul_v2_urem_4ns_32ns_3_8_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_4ns_32ns_32_8_1.vhd",
      "impl\/vhdl\/mul_v2_urem_4ns_32ns_32_8_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_5ns_5ns_5_9_1.vhd",
      "impl\/vhdl\/mul_v2_urem_5ns_32ns_4_9_1.vhd",
      "impl\/vhdl\/mul_v2_urem_5ns_32ns_4_9_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_5ns_32ns_5_9_1.vhd",
      "impl\/vhdl\/mul_v2_urem_5ns_32ns_32_9_1.vhd",
      "impl\/vhdl\/mul_v2_urem_5ns_32ns_32_9_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_6ns_32ns_5_10_1.vhd",
      "impl\/vhdl\/mul_v2_urem_6ns_32ns_5_10_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_6ns_32ns_32_10_1.vhd",
      "impl\/vhdl\/mul_v2_urem_6ns_32ns_32_10_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_32ns_32ns_6_36_1.vhd",
      "impl\/vhdl\/mul_v2_urem_32ns_32ns_6_36_seq_1.vhd",
      "impl\/vhdl\/mul_v2_urem_32ns_32ns_32_36_1.vhd",
      "impl\/vhdl\/mul_v2_urem_32s_32ns_6_36_1.vhd",
      "impl\/vhdl\/mul_v2_value.vhd",
      "impl\/vhdl\/mul_v2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/impl.bat",
      "impl\/verilog\/mul_v2_ama_addmuladd_3ns_8ns_8s_8ns_8_4_1.v",
      "impl\/verilog\/mul_v2_ama_addmuladd_5ns_8ns_8s_8ns_8_4_1.v",
      "impl\/verilog\/mul_v2_ama_addmuladd_6ns_3ns_6s_3ns_6_4_1.v",
      "impl\/verilog\/mul_v2_ama_addmuladd_6ns_6ns_6s_1ns_6_4_1.v",
      "impl\/verilog\/mul_v2_ama_addmuladd_6s_6ns_6s_6ns_6_4_1.v",
      "impl\/verilog\/mul_v2_ama_addmuladd_8ns_3ns_8s_8ns_8_4_1.v",
      "impl\/verilog\/mul_v2_ama_addmuladd_8ns_8ns_8s_8ns_8_4_1.v",
      "impl\/verilog\/mul_v2_control_s_axi.v",
      "impl\/verilog\/mul_v2_flow_control_loop_pipe.v",
      "impl\/verilog\/mul_v2_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mul_v2_gmem_m_axi.v",
      "impl\/verilog\/mul_v2_mac_muladd_2ns_8s_2ns_8_4_1.v",
      "impl\/verilog\/mul_v2_mac_muladd_3ns_3ns_6ns_6_4_1.v",
      "impl\/verilog\/mul_v2_mac_muladd_3ns_3ns_32ns_32_4_1.v",
      "impl\/verilog\/mul_v2_mac_muladd_3ns_6s_3ns_6_4_1.v",
      "impl\/verilog\/mul_v2_mac_muladd_3ns_8s_3ns_8_4_1.v",
      "impl\/verilog\/mul_v2_mac_muladd_3ns_8s_8ns_8_4_1.v",
      "impl\/verilog\/mul_v2_mac_muladd_4ns_8s_4ns_8_4_1.v",
      "impl\/verilog\/mul_v2_mac_muladd_5ns_8s_5ns_8_4_1.v",
      "impl\/verilog\/mul_v2_mac_muladd_8s_8s_1ns_8_4_1.v",
      "impl\/verilog\/mul_v2_mac_mulsub_6s_6s_6ns_6_4_1.v",
      "impl\/verilog\/mul_v2_mul_2ns_6s_6_1_1.v",
      "impl\/verilog\/mul_v2_mul_2ns_32s_32_1_1.v",
      "impl\/verilog\/mul_v2_mul_2s_6s_6_1_1.v",
      "impl\/verilog\/mul_v2_mul_3ns_3ns_5_1_1.v",
      "impl\/verilog\/mul_v2_mul_3ns_3ns_6_1_1.v",
      "impl\/verilog\/mul_v2_mul_3ns_6ns_8_1_1.v",
      "impl\/verilog\/mul_v2_mul_3ns_6s_6_1_1.v",
      "impl\/verilog\/mul_v2_mul_3ns_8s_8_1_1.v",
      "impl\/verilog\/mul_v2_mul_3ns_32s_32_1_1.v",
      "impl\/verilog\/mul_v2_mul_4ns_6s_6_1_1.v",
      "impl\/verilog\/mul_v2_mul_5ns_6s_6_1_1.v",
      "impl\/verilog\/mul_v2_mul_5ns_7ns_11_1_1.v",
      "impl\/verilog\/mul_v2_mul_5s_32s_32_1_1.v",
      "impl\/verilog\/mul_v2_mul_6s_6s_6_1_1.v",
      "impl\/verilog\/mul_v2_mul_8s_8s_8_1_1.v",
      "impl\/verilog\/mul_v2_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/mul_v2_mul_v2_filter.dat",
      "impl\/verilog\/mul_v2_mul_v2_filter.v",
      "impl\/verilog\/mul_v2_mul_v2_I.dat",
      "impl\/verilog\/mul_v2_mul_v2_I.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_2.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_mul_v2_label0.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_filter.dat",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_filter.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2_mul_v2_filter.dat",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_mul_v2_label0_mul_v2_label1_mul_v2_label2_mul_v2_filter.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4_mul_v2_filter.dat",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_3_VITIS_LOOP_43_4_mul_v2_filter.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4_mul_v2_filter.dat",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_54_3_VITIS_LOOP_55_4_mul_v2_filter.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_filter.dat",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_filter.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_K.dat",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_L_mul_v2_K.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_I.dat",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_I.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_mul_v2_filter.dat",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_mul_v2_filter.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3_mul_v2_filter.dat",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3_mul_v2_filter.v",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3_mul_v2_I.dat",
      "impl\/verilog\/mul_v2_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label3_mul_v2_I.v",
      "impl\/verilog\/mul_v2_sdiv_2ns_32ns_32_6_1.v",
      "impl\/verilog\/mul_v2_sdiv_6ns_32ns_32_10_1.v",
      "impl\/verilog\/mul_v2_srem_2ns_32ns_2_6_1.v",
      "impl\/verilog\/mul_v2_srem_6ns_32ns_32_10_1.v",
      "impl\/verilog\/mul_v2_udiv_1ns_32ns_1_5_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_1ns_32ns_32_5_1.v",
      "impl\/verilog\/mul_v2_udiv_3ns_32ns_2_7_1.v",
      "impl\/verilog\/mul_v2_udiv_3ns_32ns_2_7_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_3ns_32ns_32_7_1.v",
      "impl\/verilog\/mul_v2_udiv_3ns_32ns_32_7_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_4ns_32ns_3_8_1.v",
      "impl\/verilog\/mul_v2_udiv_4ns_32ns_3_8_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_4ns_32ns_32_8_1.v",
      "impl\/verilog\/mul_v2_udiv_4ns_32ns_32_8_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_5ns_32ns_4_9_1.v",
      "impl\/verilog\/mul_v2_udiv_5ns_32ns_4_9_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_5ns_32ns_5_9_1.v",
      "impl\/verilog\/mul_v2_udiv_5ns_32ns_32_9_1.v",
      "impl\/verilog\/mul_v2_udiv_5ns_32ns_32_9_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_6ns_32ns_5_10_1.v",
      "impl\/verilog\/mul_v2_udiv_6ns_32ns_5_10_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_6ns_32ns_32_10_1.v",
      "impl\/verilog\/mul_v2_udiv_6ns_32ns_32_10_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_32ns_32ns_8_36_1.v",
      "impl\/verilog\/mul_v2_udiv_32ns_32ns_8_36_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_32ns_32ns_32_36_1.v",
      "impl\/verilog\/mul_v2_udiv_32ns_32ns_32_36_seq_1.v",
      "impl\/verilog\/mul_v2_udiv_32s_32ns_32_36_1.v",
      "impl\/verilog\/mul_v2_urem_1ns_32ns_1_5_seq_1.v",
      "impl\/verilog\/mul_v2_urem_1ns_32ns_32_5_1.v",
      "impl\/verilog\/mul_v2_urem_1ns_32ns_32_5_seq_1.v",
      "impl\/verilog\/mul_v2_urem_3ns_32ns_2_7_1.v",
      "impl\/verilog\/mul_v2_urem_3ns_32ns_2_7_seq_1.v",
      "impl\/verilog\/mul_v2_urem_3ns_32ns_32_7_1.v",
      "impl\/verilog\/mul_v2_urem_3ns_32ns_32_7_seq_1.v",
      "impl\/verilog\/mul_v2_urem_4ns_32ns_3_8_1.v",
      "impl\/verilog\/mul_v2_urem_4ns_32ns_3_8_seq_1.v",
      "impl\/verilog\/mul_v2_urem_4ns_32ns_32_8_1.v",
      "impl\/verilog\/mul_v2_urem_4ns_32ns_32_8_seq_1.v",
      "impl\/verilog\/mul_v2_urem_5ns_5ns_5_9_1.v",
      "impl\/verilog\/mul_v2_urem_5ns_32ns_4_9_1.v",
      "impl\/verilog\/mul_v2_urem_5ns_32ns_4_9_seq_1.v",
      "impl\/verilog\/mul_v2_urem_5ns_32ns_5_9_1.v",
      "impl\/verilog\/mul_v2_urem_5ns_32ns_32_9_1.v",
      "impl\/verilog\/mul_v2_urem_5ns_32ns_32_9_seq_1.v",
      "impl\/verilog\/mul_v2_urem_6ns_32ns_5_10_1.v",
      "impl\/verilog\/mul_v2_urem_6ns_32ns_5_10_seq_1.v",
      "impl\/verilog\/mul_v2_urem_6ns_32ns_32_10_1.v",
      "impl\/verilog\/mul_v2_urem_6ns_32ns_32_10_seq_1.v",
      "impl\/verilog\/mul_v2_urem_32ns_32ns_6_36_1.v",
      "impl\/verilog\/mul_v2_urem_32ns_32ns_6_36_seq_1.v",
      "impl\/verilog\/mul_v2_urem_32ns_32ns_32_36_1.v",
      "impl\/verilog\/mul_v2_urem_32s_32ns_6_36_1.v",
      "impl\/verilog\/mul_v2_value.v",
      "impl\/verilog\/mul_v2.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mul_v2_v1_0\/data\/mul_v2.mdd",
      "impl\/misc\/drivers\/mul_v2_v1_0\/data\/mul_v2.tcl",
      "impl\/misc\/drivers\/mul_v2_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mul_v2_v1_0\/src\/xmul_v2.c",
      "impl\/misc\/drivers\/mul_v2_v1_0\/src\/xmul_v2.h",
      "impl\/misc\/drivers\/mul_v2_v1_0\/src\/xmul_v2_hw.h",
      "impl\/misc\/drivers\/mul_v2_v1_0\/src\/xmul_v2_linux.c",
      "impl\/misc\/drivers\/mul_v2_v1_0\/src\/xmul_v2_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mul_v2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "Inp_1",
          "access": "W",
          "description": "Data signal of Inp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Inp",
              "access": "W",
              "description": "Bit 31 to 0 of Inp"
            }]
        },
        {
          "offset": "0x14",
          "name": "Inp_2",
          "access": "W",
          "description": "Data signal of Inp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Inp",
              "access": "W",
              "description": "Bit 63 to 32 of Inp"
            }]
        },
        {
          "offset": "0x1c",
          "name": "wi",
          "access": "W",
          "description": "Data signal of wi",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wi",
              "access": "W",
              "description": "Bit 31 to 0 of wi"
            }]
        },
        {
          "offset": "0x24",
          "name": "hi",
          "access": "W",
          "description": "Data signal of hi",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "hi",
              "access": "W",
              "description": "Bit 31 to 0 of hi"
            }]
        },
        {
          "offset": "0x2c",
          "name": "ci",
          "access": "W",
          "description": "Data signal of ci",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ci",
              "access": "W",
              "description": "Bit 31 to 0 of ci"
            }]
        },
        {
          "offset": "0x34",
          "name": "wk",
          "access": "W",
          "description": "Data signal of wk",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wk",
              "access": "W",
              "description": "Bit 31 to 0 of wk"
            }]
        },
        {
          "offset": "0x3c",
          "name": "nk",
          "access": "W",
          "description": "Data signal of nk",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nk",
              "access": "W",
              "description": "Bit 31 to 0 of nk"
            }]
        },
        {
          "offset": "0x44",
          "name": "O_1",
          "access": "W",
          "description": "Data signal of O",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "O",
              "access": "W",
              "description": "Bit 31 to 0 of O"
            }]
        },
        {
          "offset": "0x48",
          "name": "O_2",
          "access": "W",
          "description": "Data signal of O",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "O",
              "access": "W",
              "description": "Bit 63 to 32 of O"
            }]
        },
        {
          "offset": "0x50",
          "name": "wo",
          "access": "W",
          "description": "Data signal of wo",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wo",
              "access": "W",
              "description": "Bit 31 to 0 of wo"
            }]
        },
        {
          "offset": "0x58",
          "name": "ho",
          "access": "W",
          "description": "Data signal of ho",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ho",
              "access": "W",
              "description": "Bit 31 to 0 of ho"
            }]
        },
        {
          "offset": "0x60",
          "name": "co",
          "access": "W",
          "description": "Data signal of co",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "co",
              "access": "W",
              "description": "Bit 31 to 0 of co"
            }]
        },
        {
          "offset": "0x68",
          "name": "s",
          "access": "W",
          "description": "Data signal of s",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "s",
              "access": "W",
              "description": "Bit 31 to 0 of s"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "Inp"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "wi"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "hi"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "44",
          "argName": "ci"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "wk"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "nk"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "O"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "wo"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "ho"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "co"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "s"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "argName": "Inp"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "Inp"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "argName": "O"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "O"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mul_v2"},
    "Info": {"mul_v2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mul_v2": {
        "Latency": {
          "LatencyBest": "77",
          "LatencyAvg": "77",
          "LatencyWorst": "77",
          "PipelineII": "78",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "mul_v2_label0_mul_v2_label1_mul_v2_label2",
            "TripCount": "60",
            "Latency": "75",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "BRAM_18K": "68",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "10",
          "DSP": "14",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "3257",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3845",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-12-17 09:40:22 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1.1"
  }
}
