// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module exp_16_8_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        x_V,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] x_V;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] f_x_lsb_table_V_address0;
reg    f_x_lsb_table_V_ce0;
wire   [10:0] f_x_lsb_table_V_q0;
wire   [4:0] exp_x_msb_2_m_1_tabl_address0;
reg    exp_x_msb_2_m_1_tabl_ce0;
wire   [24:0] exp_x_msb_2_m_1_tabl_q0;
wire   [4:0] exp_x_msb_1_table_V_address0;
reg    exp_x_msb_1_table_V_ce0;
wire   [24:0] exp_x_msb_1_table_V_q0;
wire   [0:0] tmp_fu_183_p3;
reg   [0:0] tmp_reg_591;
reg   [0:0] tmp_reg_591_pp0_iter1_reg;
reg   [0:0] tmp_reg_591_pp0_iter2_reg;
reg   [0:0] tmp_reg_591_pp0_iter3_reg;
reg   [0:0] tmp_reg_591_pp0_iter4_reg;
reg   [3:0] p_Result_s_19_reg_597;
reg   [3:0] p_Result_s_19_reg_597_pp0_iter1_reg;
wire   [1:0] trunc_ln612_1_fu_341_p1;
reg   [1:0] trunc_ln612_1_reg_602;
reg   [1:0] trunc_ln612_1_reg_602_pp0_iter1_reg;
reg   [1:0] trunc_ln612_1_reg_602_pp0_iter2_reg;
wire   [0:0] or_ln194_7_fu_405_p2;
reg   [0:0] or_ln194_7_reg_618;
reg   [0:0] or_ln194_7_reg_618_pp0_iter1_reg;
reg   [0:0] or_ln194_7_reg_618_pp0_iter2_reg;
reg   [0:0] or_ln194_7_reg_618_pp0_iter3_reg;
reg   [0:0] or_ln194_7_reg_618_pp0_iter4_reg;
reg   [10:0] f_x_lsb_V_reg_623;
reg   [10:0] f_x_lsb_V_reg_623_pp0_iter2_reg;
reg   [24:0] exp_x_msb_2_m_1_V_reg_629;
reg   [24:0] exp_x_msb_2_m_1_V_reg_629_pp0_iter2_reg;
reg   [18:0] f_x_msb_2_lsb_s_V_reg_635;
wire   [24:0] exp_x_msb_2_lsb_m_1_s_fu_480_p2;
reg   [24:0] exp_x_msb_2_lsb_m_1_s_reg_645;
reg   [24:0] exp_x_msb_1_V_reg_650;
reg   [24:0] exp_x_msb_1_V_reg_650_pp0_iter4_reg;
reg   [24:0] y_lo_s_V_reg_656;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln544_fu_353_p1;
wire   [63:0] zext_ln544_1_fu_358_p1;
wire   [63:0] zext_ln544_2_fu_448_p1;
wire  signed [15:0] x_l_V_fu_157_p0;
wire  signed [15:0] p_Result_15_fu_161_p1;
wire  signed [15:0] trunc_ln612_fu_171_p0;
wire   [7:0] trunc_ln612_fu_171_p1;
wire  signed [15:0] tmp_fu_183_p1;
wire  signed [22:0] x_l_V_fu_157_p1;
wire   [0:0] p_Result_s_fu_191_p3;
wire   [0:0] p_Result_1_fu_205_p3;
wire   [0:0] p_Result_2_fu_219_p3;
wire   [0:0] p_Result_3_fu_233_p3;
wire   [0:0] p_Result_4_fu_247_p3;
wire   [0:0] p_Result_5_fu_261_p3;
wire   [0:0] p_Result_6_fu_275_p3;
wire   [0:0] p_Result_7_fu_289_p3;
wire   [3:0] p_Result_15_fu_161_p4;
wire   [10:0] p_Result_16_fu_175_p3;
wire   [0:0] icmp_ln1498_fu_303_p2;
wire   [0:0] icmp_ln1494_fu_309_p2;
wire  signed [15:0] p_Result_s_19_fu_321_p1;
wire  signed [15:0] tmp_V_fu_331_p1;
wire  signed [15:0] trunc_ln612_1_fu_341_p0;
wire   [4:0] tmp_V_1_fu_345_p3;
wire   [4:0] tmp_V_fu_331_p4;
wire   [0:0] xor_ln191_fu_199_p2;
wire   [0:0] xor_ln191_1_fu_213_p2;
wire   [0:0] xor_ln191_2_fu_227_p2;
wire   [0:0] xor_ln191_3_fu_241_p2;
wire   [0:0] or_ln194_1_fu_369_p2;
wire   [0:0] or_ln194_fu_363_p2;
wire   [0:0] xor_ln191_4_fu_255_p2;
wire   [0:0] xor_ln191_5_fu_269_p2;
wire   [0:0] xor_ln191_7_fu_297_p2;
wire   [0:0] and_ln194_fu_315_p2;
wire   [0:0] or_ln194_4_fu_387_p2;
wire   [0:0] xor_ln191_6_fu_283_p2;
wire   [0:0] or_ln194_5_fu_393_p2;
wire   [0:0] or_ln194_3_fu_381_p2;
wire   [0:0] or_ln194_6_fu_399_p2;
wire   [0:0] or_ln194_2_fu_375_p2;
wire   [17:0] p_Result_18_fu_417_p4;
wire   [17:0] r_V_5_fu_432_p0;
wire   [24:0] r_V_5_fu_432_p1;
wire   [42:0] r_V_5_fu_432_p2;
wire   [4:0] p_Result_17_fu_411_p3;
wire   [18:0] rhs_V_fu_456_p5;
wire   [19:0] lhs_V_fu_453_p1;
wire   [19:0] zext_ln728_fu_466_p1;
wire   [19:0] ret_V_fu_470_p2;
wire   [24:0] zext_ln703_fu_476_p1;
wire   [24:0] r_V_6_fu_491_p0;
wire   [24:0] r_V_6_fu_491_p1;
wire   [49:0] r_V_6_fu_491_p2;
wire   [0:0] xor_ln195_fu_507_p2;
wire   [24:0] y_l_V_fu_520_p2;
wire   [21:0] select_ln195_fu_512_p3;
wire   [21:0] y_V_fu_524_p4;
wire   [21:0] p_Val2_10_fu_534_p3;
wire   [1:0] tmp_4_fu_551_p4;
wire   [1:0] tmp_3_fu_541_p4;
wire   [1:0] or_ln255_fu_561_p2;
wire   [0:0] icmp_ln255_fu_567_p2;
wire   [15:0] tmp_2_fu_573_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [42:0] r_V_5_fu_432_p00;
wire   [42:0] r_V_5_fu_432_p10;
wire   [49:0] r_V_6_fu_491_p00;
wire   [49:0] r_V_6_fu_491_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

exp_16_8_s_f_x_lsb_table_V #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
f_x_lsb_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f_x_lsb_table_V_address0),
    .ce0(f_x_lsb_table_V_ce0),
    .q0(f_x_lsb_table_V_q0)
);

exp_16_8_s_exp_x_msb_2_m_1_tabl #(
    .DataWidth( 25 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
exp_x_msb_2_m_1_tabl_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_x_msb_2_m_1_tabl_address0),
    .ce0(exp_x_msb_2_m_1_tabl_ce0),
    .q0(exp_x_msb_2_m_1_tabl_q0)
);

exp_16_8_s_exp_x_msb_1_table_V #(
    .DataWidth( 25 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
exp_x_msb_1_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_x_msb_1_table_V_address0),
    .ce0(exp_x_msb_1_table_V_ce0),
    .q0(exp_x_msb_1_table_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln194_7_reg_618_pp0_iter2_reg == 1'd0))) begin
        exp_x_msb_1_V_reg_650 <= exp_x_msb_1_table_V_q0;
        exp_x_msb_2_lsb_m_1_s_reg_645 <= exp_x_msb_2_lsb_m_1_s_fu_480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_x_msb_1_V_reg_650_pp0_iter4_reg <= exp_x_msb_1_V_reg_650;
        exp_x_msb_2_m_1_V_reg_629_pp0_iter2_reg <= exp_x_msb_2_m_1_V_reg_629;
        f_x_lsb_V_reg_623_pp0_iter2_reg <= f_x_lsb_V_reg_623;
        or_ln194_7_reg_618_pp0_iter2_reg <= or_ln194_7_reg_618_pp0_iter1_reg;
        or_ln194_7_reg_618_pp0_iter3_reg <= or_ln194_7_reg_618_pp0_iter2_reg;
        or_ln194_7_reg_618_pp0_iter4_reg <= or_ln194_7_reg_618_pp0_iter3_reg;
        tmp_reg_591_pp0_iter2_reg <= tmp_reg_591_pp0_iter1_reg;
        tmp_reg_591_pp0_iter3_reg <= tmp_reg_591_pp0_iter2_reg;
        tmp_reg_591_pp0_iter4_reg <= tmp_reg_591_pp0_iter3_reg;
        trunc_ln612_1_reg_602_pp0_iter2_reg <= trunc_ln612_1_reg_602_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_msb_2_m_1_V_reg_629 <= exp_x_msb_2_m_1_tabl_q0;
        f_x_lsb_V_reg_623 <= f_x_lsb_table_V_q0;
        or_ln194_7_reg_618 <= or_ln194_7_fu_405_p2;
        or_ln194_7_reg_618_pp0_iter1_reg <= or_ln194_7_reg_618;
        p_Result_s_19_reg_597 <= {{p_Result_s_19_fu_321_p1[10:7]}};
        p_Result_s_19_reg_597_pp0_iter1_reg <= p_Result_s_19_reg_597;
        tmp_reg_591 <= tmp_fu_183_p1[32'd15];
        tmp_reg_591_pp0_iter1_reg <= tmp_reg_591;
        trunc_ln612_1_reg_602 <= trunc_ln612_1_fu_341_p1;
        trunc_ln612_1_reg_602_pp0_iter1_reg <= trunc_ln612_1_reg_602;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln194_7_reg_618_pp0_iter1_reg == 1'd0))) begin
        f_x_msb_2_lsb_s_V_reg_635 <= {{r_V_5_fu_432_p2[42:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln194_7_reg_618_pp0_iter3_reg == 1'd0))) begin
        y_lo_s_V_reg_656 <= {{r_V_6_fu_491_p2[49:25]}};
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_x_msb_1_table_V_ce0 = 1'b1;
    end else begin
        exp_x_msb_1_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_msb_2_m_1_tabl_ce0 = 1'b1;
    end else begin
        exp_x_msb_2_m_1_tabl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_x_lsb_table_V_ce0 = 1'b1;
    end else begin
        f_x_lsb_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln194_fu_315_p2 = (icmp_ln1498_fu_303_p2 & icmp_ln1494_fu_309_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((icmp_ln255_fu_567_p2[0:0] === 1'b1) ? 16'd32767 : tmp_2_fu_573_p4);

assign exp_x_msb_1_table_V_address0 = zext_ln544_2_fu_448_p1;

assign exp_x_msb_2_lsb_m_1_s_fu_480_p2 = (zext_ln703_fu_476_p1 + exp_x_msb_2_m_1_V_reg_629_pp0_iter2_reg);

assign exp_x_msb_2_m_1_tabl_address0 = zext_ln544_1_fu_358_p1;

assign f_x_lsb_table_V_address0 = zext_ln544_fu_353_p1;

assign icmp_ln1494_fu_309_p2 = ((p_Result_16_fu_175_p3 > 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln1498_fu_303_p2 = ((p_Result_15_fu_161_p4 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_567_p2 = ((or_ln255_fu_561_p2 != 2'd0) ? 1'b1 : 1'b0);

assign lhs_V_fu_453_p1 = f_x_msb_2_lsb_s_V_reg_635;

assign or_ln194_1_fu_369_p2 = (xor_ln191_3_fu_241_p2 | xor_ln191_2_fu_227_p2);

assign or_ln194_2_fu_375_p2 = (or_ln194_fu_363_p2 | or_ln194_1_fu_369_p2);

assign or_ln194_3_fu_381_p2 = (xor_ln191_5_fu_269_p2 | xor_ln191_4_fu_255_p2);

assign or_ln194_4_fu_387_p2 = (xor_ln191_7_fu_297_p2 | and_ln194_fu_315_p2);

assign or_ln194_5_fu_393_p2 = (xor_ln191_6_fu_283_p2 | or_ln194_4_fu_387_p2);

assign or_ln194_6_fu_399_p2 = (or_ln194_5_fu_393_p2 | or_ln194_3_fu_381_p2);

assign or_ln194_7_fu_405_p2 = (or_ln194_6_fu_399_p2 | or_ln194_2_fu_375_p2);

assign or_ln194_fu_363_p2 = (xor_ln191_fu_199_p2 | xor_ln191_1_fu_213_p2);

assign or_ln255_fu_561_p2 = (tmp_4_fu_551_p4 | tmp_3_fu_541_p4);

assign p_Result_15_fu_161_p1 = x_V;

assign p_Result_15_fu_161_p4 = {{p_Result_15_fu_161_p1[11:8]}};

assign p_Result_16_fu_175_p3 = {{trunc_ln612_fu_171_p1}, {3'd0}};

assign p_Result_17_fu_411_p3 = {{tmp_reg_591_pp0_iter1_reg}, {p_Result_s_19_reg_597_pp0_iter1_reg}};

assign p_Result_18_fu_417_p4 = {{{trunc_ln612_1_reg_602_pp0_iter1_reg}, {5'd0}}, {f_x_lsb_V_reg_623}};

assign p_Result_1_fu_205_p3 = x_l_V_fu_157_p1[32'd12];

assign p_Result_2_fu_219_p3 = x_l_V_fu_157_p1[32'd13];

assign p_Result_3_fu_233_p3 = x_l_V_fu_157_p1[32'd14];

assign p_Result_4_fu_247_p3 = x_l_V_fu_157_p1[32'd15];

assign p_Result_5_fu_261_p3 = x_l_V_fu_157_p1[32'd16];

assign p_Result_6_fu_275_p3 = x_l_V_fu_157_p1[32'd17];

assign p_Result_7_fu_289_p3 = x_l_V_fu_157_p1[32'd18];

assign p_Result_s_19_fu_321_p1 = x_V;

assign p_Result_s_fu_191_p3 = x_l_V_fu_157_p1[32'd11];

assign p_Val2_10_fu_534_p3 = ((or_ln194_7_reg_618_pp0_iter4_reg[0:0] === 1'b1) ? select_ln195_fu_512_p3 : y_V_fu_524_p4);

assign r_V_5_fu_432_p0 = r_V_5_fu_432_p00;

assign r_V_5_fu_432_p00 = p_Result_18_fu_417_p4;

assign r_V_5_fu_432_p1 = r_V_5_fu_432_p10;

assign r_V_5_fu_432_p10 = exp_x_msb_2_m_1_V_reg_629;

assign r_V_5_fu_432_p2 = (r_V_5_fu_432_p0 * r_V_5_fu_432_p1);

assign r_V_6_fu_491_p0 = r_V_6_fu_491_p00;

assign r_V_6_fu_491_p00 = exp_x_msb_1_V_reg_650;

assign r_V_6_fu_491_p1 = r_V_6_fu_491_p10;

assign r_V_6_fu_491_p10 = exp_x_msb_2_lsb_m_1_s_reg_645;

assign r_V_6_fu_491_p2 = (r_V_6_fu_491_p0 * r_V_6_fu_491_p1);

assign ret_V_fu_470_p2 = (lhs_V_fu_453_p1 + zext_ln728_fu_466_p1);

assign rhs_V_fu_456_p5 = {{{{trunc_ln612_1_reg_602_pp0_iter2_reg}, {5'd0}}, {f_x_lsb_V_reg_623_pp0_iter2_reg}}, {1'd0}};

assign select_ln195_fu_512_p3 = ((xor_ln195_fu_507_p2[0:0] === 1'b1) ? 22'd4194303 : 22'd0);

assign tmp_2_fu_573_p4 = {{p_Val2_10_fu_534_p3[18:3]}};

assign tmp_3_fu_541_p4 = {{p_Val2_10_fu_534_p3[21:20]}};

assign tmp_4_fu_551_p4 = {{p_Val2_10_fu_534_p3[19:18]}};

assign tmp_V_1_fu_345_p3 = {{trunc_ln612_1_fu_341_p1}, {3'd0}};

assign tmp_V_fu_331_p1 = x_V;

assign tmp_V_fu_331_p4 = {{tmp_V_fu_331_p1[6:2]}};

assign tmp_fu_183_p1 = x_V;

assign tmp_fu_183_p3 = tmp_fu_183_p1[32'd15];

assign trunc_ln612_1_fu_341_p0 = x_V;

assign trunc_ln612_1_fu_341_p1 = trunc_ln612_1_fu_341_p0[1:0];

assign trunc_ln612_fu_171_p0 = x_V;

assign trunc_ln612_fu_171_p1 = trunc_ln612_fu_171_p0[7:0];

assign x_l_V_fu_157_p0 = x_V;

assign x_l_V_fu_157_p1 = x_l_V_fu_157_p0;

assign xor_ln191_1_fu_213_p2 = (tmp_fu_183_p3 ^ p_Result_1_fu_205_p3);

assign xor_ln191_2_fu_227_p2 = (tmp_fu_183_p3 ^ p_Result_2_fu_219_p3);

assign xor_ln191_3_fu_241_p2 = (tmp_fu_183_p3 ^ p_Result_3_fu_233_p3);

assign xor_ln191_4_fu_255_p2 = (tmp_fu_183_p3 ^ p_Result_4_fu_247_p3);

assign xor_ln191_5_fu_269_p2 = (tmp_fu_183_p3 ^ p_Result_5_fu_261_p3);

assign xor_ln191_6_fu_283_p2 = (tmp_fu_183_p3 ^ p_Result_6_fu_275_p3);

assign xor_ln191_7_fu_297_p2 = (tmp_fu_183_p3 ^ p_Result_7_fu_289_p3);

assign xor_ln191_fu_199_p2 = (tmp_fu_183_p3 ^ p_Result_s_fu_191_p3);

assign xor_ln195_fu_507_p2 = (tmp_reg_591_pp0_iter4_reg ^ 1'd1);

assign y_V_fu_524_p4 = {{y_l_V_fu_520_p2[24:3]}};

assign y_l_V_fu_520_p2 = (y_lo_s_V_reg_656 + exp_x_msb_1_V_reg_650_pp0_iter4_reg);

assign zext_ln544_1_fu_358_p1 = tmp_V_fu_331_p4;

assign zext_ln544_2_fu_448_p1 = p_Result_17_fu_411_p3;

assign zext_ln544_fu_353_p1 = tmp_V_1_fu_345_p3;

assign zext_ln703_fu_476_p1 = ret_V_fu_470_p2;

assign zext_ln728_fu_466_p1 = rhs_V_fu_456_p5;

endmodule //exp_16_8_s
