Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jan 03 12:48:37 2017
| Host         : LAPTOP-EVC94IFD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file display_debounce_top_timing_summary_routed.rpt -rpx display_debounce_top_timing_summary_routed.rpx
| Design       : display_debounce_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.917        0.000                      0                  177        0.186        0.000                      0                  177        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.917        0.000                      0                  177        0.186        0.000                      0                  177        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 i_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.118ns (21.809%)  route 4.008ns (78.191%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.710     5.069    clk_IBUF_BUFG
    SLICE_X80Y78         FDRE                                         r  i_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  i_count_reg[4]/Q
                         net (fo=17, routed)          1.676     7.262    i_count_reg_n_0_[4]
    SLICE_X85Y83         LUT2 (Prop_lut2_I1_O)        0.150     7.412 r  i_count[12]_i_6/O
                         net (fo=1, routed)           1.101     8.514    debounce_up/i_count_reg[5]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  debounce_up/i_count[12]_i_2/O
                         net (fo=6, routed)           1.231    10.071    debounce_up/i_count[12]_i_2_n_0
    SLICE_X80Y78         LUT6 (Prop_lut6_I0_O)        0.124    10.195 r  debounce_up/i_count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.195    p_1_in[4]
    SLICE_X80Y78         FDRE                                         r  i_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.591    14.777    clk_IBUF_BUFG
    SLICE_X80Y78         FDRE                                         r  i_count_reg[4]/C
                         clock pessimism              0.292    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X80Y78         FDRE (Setup_fdre_C_D)        0.079    15.112    i_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 i_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.118ns (22.774%)  route 3.791ns (77.226%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.710     5.069    clk_IBUF_BUFG
    SLICE_X80Y78         FDRE                                         r  i_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  i_count_reg[4]/Q
                         net (fo=17, routed)          1.676     7.262    i_count_reg_n_0_[4]
    SLICE_X85Y83         LUT2 (Prop_lut2_I1_O)        0.150     7.412 r  i_count[12]_i_6/O
                         net (fo=1, routed)           1.101     8.514    debounce_up/i_count_reg[5]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  debounce_up/i_count[12]_i_2/O
                         net (fo=6, routed)           1.014     9.854    debounce_up/i_count[12]_i_2_n_0
    SLICE_X80Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.978 r  debounce_up/i_count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.978    p_1_in[6]
    SLICE_X80Y79         FDRE                                         r  i_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.592    14.778    clk_IBUF_BUFG
    SLICE_X80Y79         FDRE                                         r  i_count_reg[6]/C
                         clock pessimism              0.269    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X80Y79         FDRE (Setup_fdre_C_D)        0.081    15.092    i_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 i_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.118ns (23.648%)  route 3.610ns (76.352%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.710     5.069    clk_IBUF_BUFG
    SLICE_X80Y78         FDRE                                         r  i_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  i_count_reg[4]/Q
                         net (fo=17, routed)          1.676     7.262    i_count_reg_n_0_[4]
    SLICE_X85Y83         LUT2 (Prop_lut2_I1_O)        0.150     7.412 r  i_count[12]_i_6/O
                         net (fo=1, routed)           1.101     8.514    debounce_up/i_count_reg[5]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  debounce_up/i_count[12]_i_2/O
                         net (fo=6, routed)           0.833     9.672    debounce_up/i_count[12]_i_2_n_0
    SLICE_X81Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  debounce_up/i_count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.796    p_1_in[12]
    SLICE_X81Y82         FDRE                                         r  i_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.595    14.781    clk_IBUF_BUFG
    SLICE_X81Y82         FDRE                                         r  i_count_reg[12]/C
                         clock pessimism              0.269    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X81Y82         FDRE (Setup_fdre_C_D)        0.029    15.043    i_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 i_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.118ns (24.172%)  route 3.507ns (75.828%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.710     5.069    clk_IBUF_BUFG
    SLICE_X80Y78         FDRE                                         r  i_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  i_count_reg[4]/Q
                         net (fo=17, routed)          1.676     7.262    i_count_reg_n_0_[4]
    SLICE_X85Y83         LUT2 (Prop_lut2_I1_O)        0.150     7.412 r  i_count[12]_i_6/O
                         net (fo=1, routed)           1.101     8.514    debounce_up/i_count_reg[5]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  debounce_up/i_count[12]_i_2/O
                         net (fo=6, routed)           0.730     9.570    debounce_up/i_count[12]_i_2_n_0
    SLICE_X80Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  debounce_up/i_count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.694    p_1_in[11]
    SLICE_X80Y79         FDRE                                         r  i_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.592    14.778    clk_IBUF_BUFG
    SLICE_X80Y79         FDRE                                         r  i_count_reg[11]/C
                         clock pessimism              0.269    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X80Y79         FDRE (Setup_fdre_C_D)        0.077    15.088    i_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 i_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.118ns (24.193%)  route 3.503ns (75.807%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.710     5.069    clk_IBUF_BUFG
    SLICE_X80Y78         FDRE                                         r  i_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  i_count_reg[4]/Q
                         net (fo=17, routed)          1.676     7.262    i_count_reg_n_0_[4]
    SLICE_X85Y83         LUT2 (Prop_lut2_I1_O)        0.150     7.412 r  i_count[12]_i_6/O
                         net (fo=1, routed)           1.101     8.514    debounce_up/i_count_reg[5]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  debounce_up/i_count[12]_i_2/O
                         net (fo=6, routed)           0.726     9.566    debounce_up/i_count[12]_i_2_n_0
    SLICE_X80Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  debounce_up/i_count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.690    p_1_in[7]
    SLICE_X80Y79         FDRE                                         r  i_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.592    14.778    clk_IBUF_BUFG
    SLICE_X80Y79         FDRE                                         r  i_count_reg[7]/C
                         clock pessimism              0.269    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X80Y79         FDRE (Setup_fdre_C_D)        0.079    15.090    i_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 i_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.014ns (21.972%)  route 3.601ns (78.028%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.711     5.070    clk_IBUF_BUFG
    SLICE_X80Y79         FDRE                                         r  i_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  i_count_reg[7]/Q
                         net (fo=24, routed)          1.192     6.779    i_count_reg_n_0_[7]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.903 f  i_count[13]_i_13/O
                         net (fo=1, routed)           0.792     7.695    i_count[13]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.819 r  i_count[13]_i_11/O
                         net (fo=1, routed)           0.416     8.235    i_count[13]_i_11_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.359 r  i_count[13]_i_6/O
                         net (fo=13, routed)          1.202     9.561    debounce_up/i_count_reg[3]
    SLICE_X80Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.685 r  debounce_up/i_count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.685    p_1_in[8]
    SLICE_X80Y79         FDRE                                         r  i_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.592    14.778    clk_IBUF_BUFG
    SLICE_X80Y79         FDRE                                         r  i_count_reg[8]/C
                         clock pessimism              0.292    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X80Y79         FDRE (Setup_fdre_C_D)        0.079    15.113    i_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 i_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.118ns (25.357%)  route 3.291ns (74.643%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.711     5.070    clk_IBUF_BUFG
    SLICE_X80Y79         FDRE                                         r  i_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  i_count_reg[7]/Q
                         net (fo=24, routed)          1.614     7.202    i_count_reg_n_0_[7]
    SLICE_X82Y82         LUT4 (Prop_lut4_I2_O)        0.150     7.352 f  i_count[13]_i_9/O
                         net (fo=2, routed)           0.438     7.789    i_count[13]_i_9_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.115 f  i_count[13]_i_4/O
                         net (fo=7, routed)           1.239     9.355    debounce_up/i_count_reg[9]
    SLICE_X80Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.479 r  debounce_up/i_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.479    p_1_in[1]
    SLICE_X80Y78         FDRE                                         r  i_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.591    14.777    clk_IBUF_BUFG
    SLICE_X80Y78         FDRE                                         r  i_count_reg[1]/C
                         clock pessimism              0.269    15.046    
                         clock uncertainty           -0.035    15.010    
    SLICE_X80Y78         FDRE (Setup_fdre_C_D)        0.077    15.087    i_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 i_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.118ns (25.695%)  route 3.233ns (74.305%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.710     5.069    clk_IBUF_BUFG
    SLICE_X80Y78         FDRE                                         r  i_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  i_count_reg[4]/Q
                         net (fo=17, routed)          1.676     7.262    i_count_reg_n_0_[4]
    SLICE_X85Y83         LUT2 (Prop_lut2_I1_O)        0.150     7.412 r  i_count[12]_i_6/O
                         net (fo=1, routed)           1.101     8.514    debounce_up/i_count_reg[5]
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.326     8.840 f  debounce_up/i_count[12]_i_2/O
                         net (fo=6, routed)           0.456     9.296    debounce_up/i_count[12]_i_2_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.420 r  debounce_up/i_count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.420    p_1_in[5]
    SLICE_X82Y81         FDRE                                         r  i_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.600    14.786    clk_IBUF_BUFG
    SLICE_X82Y81         FDRE                                         r  i_count_reg[5]/C
                         clock pessimism              0.252    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X82Y81         FDRE (Setup_fdre_C_D)        0.029    15.031    i_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 i_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.118ns (25.415%)  route 3.281ns (74.585%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.711     5.070    clk_IBUF_BUFG
    SLICE_X80Y79         FDRE                                         r  i_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  i_count_reg[7]/Q
                         net (fo=24, routed)          1.614     7.202    i_count_reg_n_0_[7]
    SLICE_X82Y82         LUT4 (Prop_lut4_I2_O)        0.150     7.352 f  i_count[13]_i_9/O
                         net (fo=2, routed)           0.438     7.789    i_count[13]_i_9_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.115 f  i_count[13]_i_4/O
                         net (fo=7, routed)           1.229     9.345    debounce_up/i_count_reg[9]
    SLICE_X80Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  debounce_up/i_count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.469    p_1_in[3]
    SLICE_X80Y78         FDRE                                         r  i_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.591    14.777    clk_IBUF_BUFG
    SLICE_X80Y78         FDRE                                         r  i_count_reg[3]/C
                         clock pessimism              0.269    15.046    
                         clock uncertainty           -0.035    15.010    
    SLICE_X80Y78         FDRE (Setup_fdre_C_D)        0.081    15.091    i_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 i_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.014ns (23.715%)  route 3.262ns (76.285%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.711     5.070    clk_IBUF_BUFG
    SLICE_X80Y79         FDRE                                         r  i_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  i_count_reg[7]/Q
                         net (fo=24, routed)          1.192     6.779    i_count_reg_n_0_[7]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.903 f  i_count[13]_i_13/O
                         net (fo=1, routed)           0.792     7.695    i_count[13]_i_13_n_0
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.819 r  i_count[13]_i_11/O
                         net (fo=1, routed)           0.416     8.235    i_count[13]_i_11_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.359 r  i_count[13]_i_6/O
                         net (fo=13, routed)          0.863     9.221    debounce_up/i_count_reg[3]
    SLICE_X81Y82         LUT6 (Prop_lut6_I5_O)        0.124     9.345 r  debounce_up/i_count[13]_i_2/O
                         net (fo=1, routed)           0.000     9.345    p_1_in[13]
    SLICE_X81Y82         FDRE                                         r  i_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.595    14.781    clk_IBUF_BUFG
    SLICE_X81Y82         FDRE                                         r  i_count_reg[13]/C
                         clock pessimism              0.269    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X81Y82         FDRE (Setup_fdre_C_D)        0.031    15.045    i_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debounce_up/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_up/button_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.607%)  route 0.131ns (41.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.600     1.433    debounce_up/CLK
    SLICE_X79Y94         FDRE                                         r  debounce_up/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  debounce_up/count_reg[19]/Q
                         net (fo=3, routed)           0.131     1.706    debounce_up/p_0_in
    SLICE_X81Y94         LUT4 (Prop_lut4_I0_O)        0.045     1.751 r  debounce_up/button_out_i_1/O
                         net (fo=1, routed)           0.000     1.751    debounce_up/button_out_i_1_n_0
    SLICE_X81Y94         FDRE                                         r  debounce_up/button_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.874     1.943    debounce_up/CLK
    SLICE_X81Y94         FDRE                                         r  debounce_up/button_out_reg/C
                         clock pessimism             -0.469     1.473    
    SLICE_X81Y94         FDRE (Hold_fdre_C_D)         0.091     1.564    debounce_up/button_out_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_dn/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_dn/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.425    debounce_dn/CLK
    SLICE_X79Y80         FDRE                                         r  debounce_dn/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  debounce_dn/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.675    debounce_dn/count_reg_n_0_[15]
    SLICE_X79Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.783 r  debounce_dn/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.783    debounce_dn/count_reg[12]_i_1__0_n_4
    SLICE_X79Y80         FDRE                                         r  debounce_dn/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.862     1.931    debounce_dn/CLK
    SLICE_X79Y80         FDRE                                         r  debounce_dn/count_reg[15]/C
                         clock pessimism             -0.505     1.425    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.105     1.530    debounce_dn/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_dn/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_dn/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.590     1.423    debounce_dn/CLK
    SLICE_X79Y78         FDRE                                         r  debounce_dn/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDRE (Prop_fdre_C_Q)         0.141     1.564 r  debounce_dn/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.673    debounce_dn/count_reg_n_0_[7]
    SLICE_X79Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.781 r  debounce_dn/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.781    debounce_dn/count_reg[4]_i_1__0_n_4
    SLICE_X79Y78         FDRE                                         r  debounce_dn/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.860     1.929    debounce_dn/CLK
    SLICE_X79Y78         FDRE                                         r  debounce_dn/count_reg[7]/C
                         clock pessimism             -0.505     1.423    
    SLICE_X79Y78         FDRE (Hold_fdre_C_D)         0.105     1.528    debounce_dn/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_dn/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_dn/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.424    debounce_dn/CLK
    SLICE_X79Y79         FDRE                                         r  debounce_dn/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  debounce_dn/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.674    debounce_dn/count_reg_n_0_[11]
    SLICE_X79Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.782 r  debounce_dn/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.782    debounce_dn/count_reg[8]_i_1__0_n_4
    SLICE_X79Y79         FDRE                                         r  debounce_dn/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.861     1.930    debounce_dn/CLK
    SLICE_X79Y79         FDRE                                         r  debounce_dn/count_reg[11]/C
                         clock pessimism             -0.505     1.424    
    SLICE_X79Y79         FDRE (Hold_fdre_C_D)         0.105     1.529    debounce_dn/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_dn/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_dn/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.590     1.423    debounce_dn/CLK
    SLICE_X79Y77         FDRE                                         r  debounce_dn/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDRE (Prop_fdre_C_Q)         0.141     1.564 r  debounce_dn/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.673    debounce_dn/count_reg_n_0_[3]
    SLICE_X79Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.781 r  debounce_dn/count_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.781    debounce_dn/count_reg[0]_i_3__0_n_4
    SLICE_X79Y77         FDRE                                         r  debounce_dn/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.859     1.928    debounce_dn/CLK
    SLICE_X79Y77         FDRE                                         r  debounce_dn/count_reg[3]/C
                         clock pessimism             -0.504     1.423    
    SLICE_X79Y77         FDRE (Hold_fdre_C_D)         0.105     1.528    debounce_dn/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_up/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_up/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.600     1.433    debounce_up/CLK
    SLICE_X79Y93         FDRE                                         r  debounce_up/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  debounce_up/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.683    debounce_up/count_reg_n_0_[15]
    SLICE_X79Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  debounce_up/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    debounce_up/count_reg[12]_i_1_n_4
    SLICE_X79Y93         FDRE                                         r  debounce_up/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.872     1.941    debounce_up/CLK
    SLICE_X79Y93         FDRE                                         r  debounce_up/count_reg[15]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X79Y93         FDRE (Hold_fdre_C_D)         0.105     1.538    debounce_up/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_up/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_up/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.599     1.432    debounce_up/CLK
    SLICE_X79Y92         FDRE                                         r  debounce_up/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y92         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  debounce_up/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.682    debounce_up/count_reg_n_0_[11]
    SLICE_X79Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.790 r  debounce_up/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.790    debounce_up/count_reg[8]_i_1_n_4
    SLICE_X79Y92         FDRE                                         r  debounce_up/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.871     1.940    debounce_up/CLK
    SLICE_X79Y92         FDRE                                         r  debounce_up/count_reg[11]/C
                         clock pessimism             -0.507     1.432    
    SLICE_X79Y92         FDRE (Hold_fdre_C_D)         0.105     1.537    debounce_up/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_up/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_up/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.599     1.432    debounce_up/CLK
    SLICE_X79Y90         FDRE                                         r  debounce_up/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  debounce_up/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.682    debounce_up/count_reg_n_0_[3]
    SLICE_X79Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.790 r  debounce_up/count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.790    debounce_up/count_reg[0]_i_3_n_4
    SLICE_X79Y90         FDRE                                         r  debounce_up/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.871     1.940    debounce_up/CLK
    SLICE_X79Y90         FDRE                                         r  debounce_up/count_reg[3]/C
                         clock pessimism             -0.507     1.432    
    SLICE_X79Y90         FDRE (Hold_fdre_C_D)         0.105     1.537    debounce_up/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_up/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_up/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.599     1.432    debounce_up/CLK
    SLICE_X79Y91         FDRE                                         r  debounce_up/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  debounce_up/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.682    debounce_up/count_reg_n_0_[7]
    SLICE_X79Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.790 r  debounce_up/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.790    debounce_up/count_reg[4]_i_1_n_4
    SLICE_X79Y91         FDRE                                         r  debounce_up/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.871     1.940    debounce_up/CLK
    SLICE_X79Y91         FDRE                                         r  debounce_up/count_reg[7]/C
                         clock pessimism             -0.507     1.432    
    SLICE_X79Y91         FDRE (Hold_fdre_C_D)         0.105     1.537    debounce_up/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounce_dn/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_dn/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.426    debounce_dn/CLK
    SLICE_X79Y81         FDRE                                         r  debounce_dn/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  debounce_dn/count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.673    debounce_dn/count_reg_n_0_[16]
    SLICE_X79Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.788 r  debounce_dn/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.788    debounce_dn/count_reg[16]_i_1__0_n_7
    SLICE_X79Y81         FDRE                                         r  debounce_dn/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.932    debounce_dn/CLK
    SLICE_X79Y81         FDRE                                         r  debounce_dn/count_reg[16]/C
                         clock pessimism             -0.505     1.426    
    SLICE_X79Y81         FDRE (Hold_fdre_C_D)         0.105     1.531    debounce_dn/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y78    debounce_dn/button_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y77    debounce_dn/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y79    debounce_dn/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y79    debounce_dn/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y80    debounce_dn/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y80    debounce_dn/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y80    debounce_dn/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y80    debounce_dn/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y81    debounce_dn/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y78    debounce_dn/button_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y78    debounce_dn/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y78    debounce_dn/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y78    debounce_dn/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y78    debounce_dn/count_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    display_counter_1/q1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    display_counter_1/q1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    display_counter_1/q1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    display_counter_1/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    display_counter_1/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y79    debounce_dn/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y79    debounce_dn/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y79    debounce_dn/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y79    debounce_dn/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    display_counter_1/q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    display_counter_1/q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    display_counter_1/q_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y89    display_counter_1/q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y79    i_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y79    i_count_reg[2]/C



