Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Calculator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Calculator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Calculator"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Calculator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_Text_Buffer.v" into library work
Parsing module <VGA_Text_Buffer>.
Analyzing Verilog file "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_Font.v" into library work
Parsing module <VGA_Font>.
Analyzing Verilog file "/home/nightling/EEE4084F Prac 5/Calculator/BCD_Decoder.v" into library work
Parsing module <BCD_Decoder>.
Analyzing Verilog file "/home/nightling/EEE4084F Prac 5/Calculator/VGA_Text.v" into library work
Parsing module <VGA_Text>.
Analyzing Verilog file "/home/nightling/EEE4084F Prac 5/Calculator/SS_Driver.v" into library work
Parsing module <SS_Driver>.
Analyzing Verilog file "/home/nightling/EEE4084F Prac 5/Calculator/Process_Keyboard.v" into library work
Parsing module <Process_Keyboard>.
Analyzing Verilog file "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" into library work
Parsing module <VGA_PLL>.
Analyzing Verilog file "/home/nightling/EEE4084F Prac 5/Calculator/Delay_Reset.v" into library work
Parsing module <Delay_Reset>.
Analyzing Verilog file "/home/nightling/EEE4084F Prac 5/Calculator/Calculator.v" into library work
Parsing module <Calculator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Calculator>.

Elaborating module <Delay_Reset>.

Elaborating module <Process_Keyboard>.

Elaborating module <SS_Driver>.

Elaborating module <BCD_Decoder>.

Elaborating module <VGA_PLL>.

Elaborating module <IBUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=4,CLKFBOUT_MULT_F=41.375,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=41.125,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 126: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 128: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 129: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 130: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 131: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 132: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 133: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 134: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 135: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 136: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 137: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 149: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 150: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 156: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 159: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v" Line 160: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <VGA_Text>.

Elaborating module <VGA_Text_Buffer>.
WARNING:HDLCompiler:1499 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_Text_Buffer.v" Line 39: Empty module <VGA_Text_Buffer> remains a black box.

Elaborating module <VGA_Font>.
WARNING:HDLCompiler:1499 - "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_Font.v" Line 39: Empty module <VGA_Font> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Calculator>.
    Related source file is "/home/nightling/EEE4084F Prac 5/Calculator/Calculator.v".
    Found 4-bit register for signal <First_Char>.
    Found 4-bit register for signal <Second_Char>.
    Found 4-bit register for signal <Third_Char>.
    Found 4-bit register for signal <Fourth_Char>.
    Found 3-bit register for signal <top>.
    Found 7-bit register for signal <character>.
    Found 8-bit register for signal <glyph>.
    Found 3-bit register for signal <line>.
    Found 3-bit register for signal <stack_line>.
    Found 1-bit register for signal <prev_key_pressed>.
    Found 256-bit register for signal <n0312[255:0]>.
    Found 3-bit subtractor for signal <top[2]_GND_1_o_sub_186_OUT> created at line 117.
    Found 32-bit subtractor for signal <top[2]_top[2]_sub_190_OUT> created at line 120.
    Found 32-bit adder for signal <top[2]_top[2]_add_165_OUT> created at line 115.
    Found 3-bit adder for signal <top[2]_GND_1_o_add_234_OUT> created at line 130.
    Found 7-bit adder for signal <character[6]_GND_1_o_add_261_OUT> created at line 138.
    Found 7-bit adder for signal <n0772[6:0]> created at line 141.
    Found 3-bit adder for signal <stack_line[2]_GND_1_o_add_270_OUT> created at line 142.
    Found 7-bit adder for signal <n0776[6:0]> created at line 142.
    Found 3-bit adder for signal <line[2]_GND_1_o_add_274_OUT> created at line 143.
    Found 7-bit adder for signal <n0780[6:0]> created at line 146.
    Found 7-bit adder for signal <n0782[6:0]> created at line 147.
    Found 7-bit adder for signal <n0784[6:0]> created at line 149.
    Found 7-bit adder for signal <n0786[6:0]> created at line 150.
    Found 7-bit adder for signal <n0788[6:0]> created at line 152.
    Found 7-bit adder for signal <n0790[6:0]> created at line 153.
    Found 7-bit adder for signal <n0792[6:0]> created at line 155.
    Found 7-bit adder for signal <n0794[6:0]> created at line 156.
    Found 7-bit adder for signal <n0796[6:0]> created at line 158.
    Found 7-bit adder for signal <n0798[6:0]> created at line 159.
    Found 7-bit adder for signal <n0800[6:0]> created at line 161.
    Found 7-bit adder for signal <n0802[6:0]> created at line 162.
    Found 7-bit adder for signal <n0804[6:0]> created at line 164.
    Found 7-bit adder for signal <n0806[6:0]> created at line 165.
    Found 32x32-bit multiplier for signal <n0482> created at line 125.
    Found 28-bit 8-to-1 multiplexer for signal <top[2]_stack[7][27]_wide_mux_2_OUT> created at line 98.
    Found 32-bit 8-to-1 multiplexer for signal <n0764> created at line 115.
    Found 32-bit 8-to-1 multiplexer for signal <n0765> created at line 115.
    Found 4-bit 8-to-1 multiplexer for signal <stack_line[2]_stack[7][31]_wide_mux_271_OUT> created at line 142.
    Found 4-bit 8-to-1 multiplexer for signal <stack_line[2]_stack[7][27]_wide_mux_281_OUT> created at line 147.
    Found 4-bit 8-to-1 multiplexer for signal <stack_line[2]_stack[7][23]_wide_mux_289_OUT> created at line 150.
    Found 4-bit 8-to-1 multiplexer for signal <stack_line[2]_stack[7][19]_wide_mux_297_OUT> created at line 153.
    Found 4-bit 8-to-1 multiplexer for signal <stack_line[2]_stack[7][15]_wide_mux_305_OUT> created at line 156.
    Found 4-bit 8-to-1 multiplexer for signal <stack_line[2]_stack[7][11]_wide_mux_313_OUT> created at line 159.
    Found 4-bit 8-to-1 multiplexer for signal <stack_line[2]_stack[7][7]_wide_mux_321_OUT> created at line 162.
    Found 4-bit 8-to-1 multiplexer for signal <stack_line[2]_stack[7][3]_wide_mux_329_OUT> created at line 165.
    Found 8-bit 8-to-1 multiplexer for signal <_n0823> created at line 145.
    Found 4-bit comparator greater for signal <PWR_1_o_stack_line[2]_LessThan_267_o> created at line 141
    Found 4-bit comparator greater for signal <PWR_1_o_stack_line[2]_LessThan_279_o> created at line 146
    Found 4-bit comparator greater for signal <PWR_1_o_stack_line[2]_LessThan_287_o> created at line 149
    Found 4-bit comparator greater for signal <PWR_1_o_stack_line[2]_LessThan_295_o> created at line 152
    Found 4-bit comparator greater for signal <PWR_1_o_stack_line[2]_LessThan_303_o> created at line 155
    Found 4-bit comparator greater for signal <PWR_1_o_stack_line[2]_LessThan_311_o> created at line 158
    Found 4-bit comparator greater for signal <PWR_1_o_stack_line[2]_LessThan_319_o> created at line 161
    Found 4-bit comparator greater for signal <PWR_1_o_stack_line[2]_LessThan_327_o> created at line 164
    Summary:
	inferred   1 Multiplier(s).
	inferred  23 Adder/Subtractor(s).
	inferred 297 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 196 Multiplexer(s).
Unit <Calculator> synthesized.

Synthesizing Unit <Delay_Reset>.
    Related source file is "/home/nightling/EEE4084F Prac 5/Calculator/Delay_Reset.v".
    Found 1-bit register for signal <Reset>.
    Found 23-bit register for signal <Count>.
    Found 23-bit adder for signal <Count[22]_GND_2_o_add_2_OUT> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <Delay_Reset> synthesized.

Synthesizing Unit <Process_Keyboard>.
    Related source file is "/home/nightling/EEE4084F Prac 5/Calculator/Process_Keyboard.v".
    Found 1-bit register for signal <data<8>>.
    Found 1-bit register for signal <data<7>>.
    Found 1-bit register for signal <data<6>>.
    Found 1-bit register for signal <data<5>>.
    Found 1-bit register for signal <data<4>>.
    Found 1-bit register for signal <data<3>>.
    Found 1-bit register for signal <data<2>>.
    Found 1-bit register for signal <data<1>>.
    Found 4-bit register for signal <count>.
    Found 8-bit register for signal <Data_out>.
    Found 1-bit register for signal <ext>.
    Found 1-bit register for signal <key_pressed>.
    Found 8-bit register for signal <prev_data>.
    Found 4-bit adder for signal <count[3]_GND_3_o_add_2_OUT> created at line 15.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <Process_Keyboard> synthesized.

Synthesizing Unit <SS_Driver>.
    Related source file is "/home/nightling/EEE4084F Prac 5/Calculator/SS_Driver.v".
    Found 4-bit register for signal <SegmentDrivers>.
    Found 17-bit register for signal <Count>.
    Found 17-bit adder for signal <Count[16]_GND_4_o_add_1_OUT> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SS_Driver> synthesized.

Synthesizing Unit <BCD_Decoder>.
    Related source file is "/home/nightling/EEE4084F Prac 5/Calculator/BCD_Decoder.v".
    Found 16x7-bit Read Only RAM for signal <SevenSegment>
    Summary:
	inferred   1 RAM(s).
Unit <BCD_Decoder> synthesized.

Synthesizing Unit <VGA_PLL>.
    Related source file is "/home/nightling/EEE4084F Prac 5/Calculator/ipcore_dir/VGA_PLL.v".
    Summary:
	no macro.
Unit <VGA_PLL> synthesized.

Synthesizing Unit <VGA_Text>.
    Related source file is "/home/nightling/EEE4084F Prac 5/Calculator/VGA_Text.v".
    Found 12-bit register for signal <tText_Background>.
    Found 1-bit register for signal <tReset>.
    Found 10-bit register for signal <HCounter>.
    Found 10-bit register for signal <VCounter>.
    Found 1-bit register for signal <HSync>.
    Found 1-bit register for signal <VSync>.
    Found 4-bit register for signal <Red>.
    Found 4-bit register for signal <Green>.
    Found 4-bit register for signal <Blue>.
    Found 12-bit register for signal <tText_Foreground>.
    Found 10-bit adder for signal <VCounter[9]_GND_10_o_add_11_OUT> created at line 127.
    Found 10-bit adder for signal <HCounter[9]_GND_10_o_add_13_OUT> created at line 130.
    Found 1-bit 8-to-1 multiplexer for signal <Glyph_Pixel> created at line 87.
    Found 10-bit comparator greater for signal <GND_10_o_HCounter[9]_LessThan_21_o> created at line 141
    Found 10-bit comparator greater for signal <HCounter[9]_PWR_11_o_LessThan_22_o> created at line 141
    Found 10-bit comparator greater for signal <VCounter[9]_GND_10_o_LessThan_23_o> created at line 141
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <VGA_Text> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 4
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 2
 17-bit adder                                          : 1
 23-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 17
# Registers                                            : 38
 1-bit register                                        : 15
 10-bit register                                       : 2
 12-bit register                                       : 2
 17-bit register                                       : 1
 23-bit register                                       : 1
 256-bit register                                      : 1
 3-bit register                                        : 3
 4-bit register                                        : 9
 7-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 11
 10-bit comparator greater                             : 3
 4-bit comparator greater                              : 8
# Multiplexers                                         : 209
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 1
 28-bit 8-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 176
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 8-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 9
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/VGA_Text_Buffer.ngc>.
Reading core <ipcore_dir/VGA_Font.ngc>.
Loading core <VGA_Text_Buffer> for timing and area information for instance <Text_Buffer>.
Loading core <VGA_Font> for timing and area information for instance <Font>.
INFO:Xst:2261 - The FF/Latch <Data_out_2> in Unit <Process_Keyboard1> is equivalent to the following FF/Latch, which will be removed : <prev_data_2> 
INFO:Xst:2261 - The FF/Latch <Data_out_5> in Unit <Process_Keyboard1> is equivalent to the following FF/Latch, which will be removed : <prev_data_5> 
INFO:Xst:2261 - The FF/Latch <Data_out_3> in Unit <Process_Keyboard1> is equivalent to the following FF/Latch, which will be removed : <prev_data_3> 
INFO:Xst:2261 - The FF/Latch <Data_out_6> in Unit <Process_Keyboard1> is equivalent to the following FF/Latch, which will be removed : <prev_data_6> 
INFO:Xst:2261 - The FF/Latch <Data_out_0> in Unit <Process_Keyboard1> is equivalent to the following FF/Latch, which will be removed : <prev_data_0> 
INFO:Xst:2261 - The FF/Latch <Data_out_4> in Unit <Process_Keyboard1> is equivalent to the following FF/Latch, which will be removed : <prev_data_4> 
INFO:Xst:2261 - The FF/Latch <Data_out_7> in Unit <Process_Keyboard1> is equivalent to the following FF/Latch, which will be removed : <prev_data_7> 
INFO:Xst:2261 - The FF/Latch <Data_out_1> in Unit <Process_Keyboard1> is equivalent to the following FF/Latch, which will be removed : <prev_data_1> 
WARNING:Xst:1710 - FF/Latch <Third_Char_1> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Third_Char_2> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Third_Char_3> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fourth_Char_1> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fourth_Char_2> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fourth_Char_3> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Third_Char<3:1>> (without init value) have a constant value of 0 in block <Calculator>.
WARNING:Xst:2404 -  FFs/Latches <Fourth_Char<3:1>> (without init value) have a constant value of 0 in block <Calculator>.

Synthesizing (advanced) Unit <BCD_Decoder>.
INFO:Xst:3231 - The small RAM <Mram_SevenSegment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SevenSegment>  |          |
    -----------------------------------------------------------------------
Unit <BCD_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <Calculator>.
The following registers are absorbed into counter <line>: 1 register on signal <line>.
The following registers are absorbed into counter <stack_line>: 1 register on signal <stack_line>.
The following registers are absorbed into counter <character>: 1 register on signal <character>.
Unit <Calculator> synthesized (advanced).

Synthesizing (advanced) Unit <Delay_Reset>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <Delay_Reset> synthesized (advanced).

Synthesizing (advanced) Unit <Process_Keyboard>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Process_Keyboard> synthesized (advanced).

Synthesizing (advanced) Unit <SS_Driver>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <SS_Driver> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Text>.
The following registers are absorbed into counter <HCounter>: 1 register on signal <HCounter>.
The following registers are absorbed into counter <VCounter>: 1 register on signal <VCounter>.
Unit <VGA_Text> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 4
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 22
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 16
# Counters                                             : 8
 10-bit up counter                                     : 2
 17-bit up counter                                     : 1
 23-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 348
 Flip-Flops                                            : 348
# Comparators                                          : 11
 10-bit comparator greater                             : 3
 4-bit comparator greater                              : 8
# Multiplexers                                         : 209
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 1
 28-bit 8-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 176
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 8-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 9
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Data_out_2> in Unit <Process_Keyboard> is equivalent to the following FF/Latch, which will be removed : <prev_data_2> 
INFO:Xst:2261 - The FF/Latch <Data_out_5> in Unit <Process_Keyboard> is equivalent to the following FF/Latch, which will be removed : <prev_data_5> 
INFO:Xst:2261 - The FF/Latch <Data_out_3> in Unit <Process_Keyboard> is equivalent to the following FF/Latch, which will be removed : <prev_data_3> 
INFO:Xst:2261 - The FF/Latch <Data_out_6> in Unit <Process_Keyboard> is equivalent to the following FF/Latch, which will be removed : <prev_data_6> 
INFO:Xst:2261 - The FF/Latch <Data_out_0> in Unit <Process_Keyboard> is equivalent to the following FF/Latch, which will be removed : <prev_data_0> 
INFO:Xst:2261 - The FF/Latch <Data_out_4> in Unit <Process_Keyboard> is equivalent to the following FF/Latch, which will be removed : <prev_data_4> 
INFO:Xst:2261 - The FF/Latch <Data_out_7> in Unit <Process_Keyboard> is equivalent to the following FF/Latch, which will be removed : <prev_data_7> 
INFO:Xst:2261 - The FF/Latch <Data_out_1> in Unit <Process_Keyboard> is equivalent to the following FF/Latch, which will be removed : <prev_data_1> 
INFO:Xst:2146 - In block <Calculator>, Counter <line> <stack_line> are equivalent, XST will keep only <line>.
WARNING:Xst:2677 - Node <Mmult_n04823> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:1710 - FF/Latch <glyph_7> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Calculator> ...

Optimizing unit <Process_Keyboard> ...

Optimizing unit <SS_Driver> ...

Optimizing unit <VGA_Text> ...
WARNING:Xst:1710 - FF/Latch <character_3> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <character_4> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <character_5> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <character_6> (without init value) has a constant value of 0 in block <Calculator>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <glyph_4> in Unit <Calculator> is equivalent to the following FF/Latch, which will be removed : <glyph_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Calculator, actual ratio is 2.
FlipFlop top_0 has been replicated 1 time(s)
FlipFlop top_1 has been replicated 1 time(s)
FlipFlop top_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 411
 Flip-Flops                                            : 411

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Calculator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1836
#      GND                         : 3
#      INV                         : 10
#      LUT1                        : 56
#      LUT2                        : 135
#      LUT3                        : 171
#      LUT4                        : 102
#      LUT5                        : 128
#      LUT6                        : 823
#      MUXCY                       : 118
#      MUXF7                       : 163
#      VCC                         : 3
#      XORCY                       : 124
# FlipFlops/Latches                : 411
#      FD                          : 43
#      FD_1                        : 8
#      FDE                         : 25
#      FDE_1                       : 10
#      FDR                         : 27
#      FDRE                        : 261
#      FDS                         : 2
#      FDSE                        : 35
# RAMS                             : 5
#      RAMB36E1                    : 5
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 26
# DSPs                             : 3
#      DSP48E1                     : 3
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             411  out of  126800     0%  
 Number of Slice LUTs:                 1425  out of  63400     2%  
    Number used as Logic:              1425  out of  63400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1564
   Number with an unused Flip Flop:    1153  out of   1564    73%  
   Number with an unused LUT:           139  out of   1564     8%  
   Number of fully used LUT-FF pairs:   272  out of   1564    17%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    210    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    135     3%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                      3  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
VGA_PLL1/clkout0                   | BUFG                   | 394   |
Key_Clk                            | BUFGP                  | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                           | Buffer(FF name)                                                                                                                                             | Load  |
---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
VGA_Text1/Text_Buffer/N1(VGA_Text1/Text_Buffer/XST_GND:G)| NONE(VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)| 8     |
VGA_Text1/Font/N1(VGA_Text1/Font/XST_GND:G)              | NONE(VGA_Text1/Font/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)        | 2     |
---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.616ns (Maximum Frequency: 131.300MHz)
   Minimum input arrival time before clock: 2.028ns
   Maximum output required time after clock: 2.601ns
   Maximum combinational path delay: 0.001ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_PLL1/clkout0'
  Clock period: 7.616ns (frequency: 131.300MHz)
  Total number of paths / destination ports: 134786284 / 703
-------------------------------------------------------------------------
Delay:               7.616ns (Levels of Logic = 6)
  Source:            top_2_1 (FF)
  Destination:       stack_0_17 (FF)
  Source Clock:      VGA_PLL1/clkout0 rising
  Destination Clock: VGA_PLL1/clkout0 rising

  Data Path: top_2_1 to stack_0_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.511  top_2_1 (top_2_1)
     LUT3:I0->O           32   0.097   0.386  Msub_top[2]_GND_1_o_sub_186_OUT_xor<2>11 (top[2]_GND_1_o_sub_186_OUT<2>)
     MUXF7:S->O            4   0.335   0.293  Mmux_n0764_2_f7 (n0764<0>)
     DSP48E1:B0->PCOUT47    1   2.838   0.000  Mmult_n0482 (Mmult_n0482_PCOUT_to_Mmult_n04821_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  Mmult_n04821 (Mmult_n04821_PCOUT_to_Mmult_n04822_PCIN_47)
     DSP48E1:PCIN47->P14    8   1.107   0.327  Mmult_n04822 (n0482<31>)
     LUT6:I5->O            1   0.097   0.000  ext_stack[7][31]_select_256_OUT<0>3 (ext_stack[7][31]_select_256_OUT<255>)
     FDRE:D                    0.008          stack_0_255
    ----------------------------------------
    Total                      7.616ns (6.098ns logic, 1.518ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Key_Clk'
  Clock period: 2.790ns (frequency: 358.410MHz)
  Total number of paths / destination ports: 242 / 36
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 3)
  Source:            Process_Keyboard1/count_3 (FF)
  Destination:       Process_Keyboard1/ext (FF)
  Source Clock:      Key_Clk falling
  Destination Clock: Key_Clk falling

  Data Path: Process_Keyboard1/count_3 to Process_Keyboard1/ext
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.361   0.730  Process_Keyboard1/count_3 (Process_Keyboard1/count_3)
     LUT6:I1->O            4   0.097   0.707  Process_Keyboard1/Mmux_data[1]_Data_in_MUX_34_o11 (Process_Keyboard1/data[1]_Data_in_MUX_34_o)
     LUT6:I0->O            1   0.097   0.693  Process_Keyboard1/data[8]_prev_data[7]_OR_11_o1 (Process_Keyboard1/data[8]_prev_data[7]_OR_11_o1)
     LUT6:I0->O            1   0.097   0.000  Process_Keyboard1/data[8]_prev_data[7]_OR_11_o3 (Process_Keyboard1/data[8]_prev_data[7]_OR_11_o)
     FDE_1:D                   0.008          Process_Keyboard1/ext
    ----------------------------------------
    Total                      2.790ns (0.660ns logic, 2.130ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_PLL1/clkout0'
  Total number of paths / destination ports: 312 / 312
-------------------------------------------------------------------------
Offset:              1.400ns (Levels of Logic = 1)
  Source:            VGA_PLL1/mmcm_adv_inst:LOCKED (PAD)
  Destination:       character_0 (FF)
  Destination Clock: VGA_PLL1/clkout0 rising

  Data Path: VGA_PLL1/mmcm_adv_inst:LOCKED to character_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED     22   0.000   0.651  VGA_PLL1/mmcm_adv_inst (LOCKED)
     LUT4:I0->O            6   0.097   0.302  _n08261 (_n0826)
     FDRE:R                    0.349          character_0
    ----------------------------------------
    Total                      1.400ns (0.446ns logic, 0.954ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Key_Clk'
  Total number of paths / destination ports: 32 / 18
-------------------------------------------------------------------------
Offset:              2.028ns (Levels of Logic = 4)
  Source:            Key_Data (PAD)
  Destination:       Process_Keyboard1/ext (FF)
  Destination Clock: Key_Clk falling

  Data Path: Key_Data to Process_Keyboard1/ext
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.327  Key_Data_IBUF (Key_Data_IBUF)
     LUT6:I5->O            4   0.097   0.707  Process_Keyboard1/Mmux_data[1]_Data_in_MUX_34_o11 (Process_Keyboard1/data[1]_Data_in_MUX_34_o)
     LUT6:I0->O            1   0.097   0.693  Process_Keyboard1/data[8]_prev_data[7]_OR_11_o1 (Process_Keyboard1/data[8]_prev_data[7]_OR_11_o1)
     LUT6:I0->O            1   0.097   0.000  Process_Keyboard1/data[8]_prev_data[7]_OR_11_o3 (Process_Keyboard1/data[8]_prev_data[7]_OR_11_o)
     FDE_1:D                   0.008          Process_Keyboard1/ext
    ----------------------------------------
    Total                      2.028ns (0.300ns logic, 1.728ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_PLL1/clkout0'
  Total number of paths / destination ports: 166 / 25
-------------------------------------------------------------------------
Offset:              2.601ns (Levels of Logic = 4)
  Source:            SS_Driver1/SegmentDrivers_2 (FF)
  Destination:       SS_Segments<5> (PAD)
  Source Clock:      VGA_PLL1/clkout0 rising

  Data Path: SS_Driver1/SegmentDrivers_2 to SS_Segments<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             7   0.361   0.584  SS_Driver1/SegmentDrivers_2 (SS_Driver1/SegmentDrivers_2)
     LUT4:I0->O            6   0.097   0.706  SS_Driver1/SegmentDrivers[3]_GND_4_o_equal_14_o<3>1 (SS_Driver1/SegmentDrivers[3]_GND_4_o_equal_14_o)
     LUT5:I0->O            1   0.097   0.379  SS_Driver1/Mmux_SevenSegment41 (SS_Driver1/Mmux_SevenSegment4)
     LUT4:I2->O            1   0.097   0.279  SS_Driver1/Mmux_SevenSegment44 (SS_Segments_3_OBUF)
     OBUF:I->O                 0.000          SS_Segments_3_OBUF (SS_Segments<3>)
    ----------------------------------------
    Total                      2.601ns (0.652ns logic, 1.949ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.001ns (Levels of Logic = 1)
  Source:            CLK_100M (PAD)
  Destination:       VGA_PLL1/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: CLK_100M to VGA_PLL1/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.001   0.000  VGA_PLL1/clkin1_buf (VGA_PLL1/clkin1)
    MMCME2_ADV:CLKIN1          0.000          VGA_PLL1/mmcm_adv_inst
    ----------------------------------------
    Total                      0.001ns (0.001ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Key_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Key_Clk        |         |         |    2.790|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_PLL1/clkout0
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Key_Clk         |         |    6.135|         |         |
VGA_PLL1/clkout0|    7.616|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.61 secs
 
--> 


Total memory usage is 524616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :   19 (   0 filtered)

