<dec f='codebrowser/include/hw/pci/pcie_port.h' l='55' type='void pcie_chassis_create(uint8_t chassis_number)'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='94' u='c' c='rp_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='94' u='c' c='xio3130_downstream_realize'/>
<def f='codebrowser/hw/pci/pcie_port.c' l='68' ll='79' type='void pcie_chassis_create(uint8_t chassis_number)'/>
