{"Source Block": ["hdl/library/common/up_adc_common.v@149:159@HdlIdDef", "  reg         [31:0]  up_adc_start_code = 'd0;\n  reg         [31:0]  up_adc_gpio_out_int = 'd0;\n  reg         [31:0]  up_timer = 'd0;\n  reg                 up_rack_int = 'd0;\n  reg         [31:0]  up_rdata_int = 'd0;\n  reg         [ 7:0]  up_adc_custom_control = 'd0;  \n\n  // internal signals\n\n  wire                up_wreq_s;\n  wire                up_rreq_s;\n"], "Clone Blocks": [["hdl/library/common/up_adc_common.v@146:156", "  reg                 up_adc_pin_mode = 'd0;\n  reg                 up_status_ovf = 'd0;\n  reg         [ 7:0]  up_usr_chanmax_int = 'd0;\n  reg         [31:0]  up_adc_start_code = 'd0;\n  reg         [31:0]  up_adc_gpio_out_int = 'd0;\n  reg         [31:0]  up_timer = 'd0;\n  reg                 up_rack_int = 'd0;\n  reg         [31:0]  up_rdata_int = 'd0;\n  reg         [ 7:0]  up_adc_custom_control = 'd0;  \n\n  // internal signals\n"], ["hdl/library/common/up_adc_common.v@148:158", "  reg         [ 7:0]  up_usr_chanmax_int = 'd0;\n  reg         [31:0]  up_adc_start_code = 'd0;\n  reg         [31:0]  up_adc_gpio_out_int = 'd0;\n  reg         [31:0]  up_timer = 'd0;\n  reg                 up_rack_int = 'd0;\n  reg         [31:0]  up_rdata_int = 'd0;\n  reg         [ 7:0]  up_adc_custom_control = 'd0;  \n\n  // internal signals\n\n  wire                up_wreq_s;\n"], ["hdl/library/common/up_adc_common.v@147:157", "  reg                 up_status_ovf = 'd0;\n  reg         [ 7:0]  up_usr_chanmax_int = 'd0;\n  reg         [31:0]  up_adc_start_code = 'd0;\n  reg         [31:0]  up_adc_gpio_out_int = 'd0;\n  reg         [31:0]  up_timer = 'd0;\n  reg                 up_rack_int = 'd0;\n  reg         [31:0]  up_rdata_int = 'd0;\n  reg         [ 7:0]  up_adc_custom_control = 'd0;  \n\n  // internal signals\n\n"]], "Diff Content": {"Delete": [[154, "  reg         [ 7:0]  up_adc_custom_control = 'd0;  \n"]], "Add": [[154, "  reg         [ 7:0]  up_adc_custom_control = 'd0;\n"]]}}