// Seed: 3833667206
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    input tri1 id_10,
    output tri1 id_11
);
  wire id_13;
  assign module_1.id_1 = 0;
  wire id_14;
  assign id_5 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output wire  id_2
    , id_6,
    input  uwire id_3,
    input  tri0  id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_3,
      id_3,
      id_0,
      id_0,
      id_4,
      id_3,
      id_2,
      id_3,
      id_2
  );
  always #1 id_1 = id_4;
  wire id_8;
endmodule
