[2025-09-17 09:24:58] START suite=qualcomm_srv trace=srv332_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv332_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2797337 heartbeat IPC: 3.575 cumulative IPC: 3.575 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5360307 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5360307 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5360308 heartbeat IPC: 3.902 cumulative IPC: 5 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14550561 heartbeat IPC: 1.088 cumulative IPC: 1.088 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23738971 heartbeat IPC: 1.088 cumulative IPC: 1.088 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 32967654 heartbeat IPC: 1.084 cumulative IPC: 1.087 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 42146071 heartbeat IPC: 1.09 cumulative IPC: 1.087 (Simulation time: 00 hr 06 min 12 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 51216486 heartbeat IPC: 1.102 cumulative IPC: 1.09 (Simulation time: 00 hr 07 min 22 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 60333904 heartbeat IPC: 1.097 cumulative IPC: 1.091 (Simulation time: 00 hr 08 min 31 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv332_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 69426358 heartbeat IPC: 1.1 cumulative IPC: 1.093 (Simulation time: 00 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 78395530 heartbeat IPC: 1.115 cumulative IPC: 1.095 (Simulation time: 00 hr 10 min 43 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 87393033 heartbeat IPC: 1.111 cumulative IPC: 1.097 (Simulation time: 00 hr 11 min 56 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 91088375 cumulative IPC: 1.098 (Simulation time: 00 hr 13 min 07 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 91088375 cumulative IPC: 1.098 (Simulation time: 00 hr 13 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv332_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.098 instructions: 100000002 cycles: 91088375
CPU 0 Branch Prediction Accuracy: 92.21% MPKI: 13.96 Average ROB Occupancy at Mispredict: 30.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0738
BRANCH_INDIRECT: 0.3454
BRANCH_CONDITIONAL: 12.25
BRANCH_DIRECT_CALL: 0.4136
BRANCH_INDIRECT_CALL: 0.4875
BRANCH_RETURN: 0.3849


====Backend Stall Breakdown====
ROB_STALL: 145518
LQ_STALL: 0
SQ_STALL: 835856


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 114.941864
REPLAY_LOAD: 53.341465
NON_REPLAY_LOAD: 18.087742

== Total ==
ADDR_TRANS: 39540
REPLAY_LOAD: 21870
NON_REPLAY_LOAD: 84108

== Counts ==
ADDR_TRANS: 344
REPLAY_LOAD: 410
NON_REPLAY_LOAD: 4650

cpu0->cpu0_STLB TOTAL        ACCESS:    2095546 HIT:    2070090 MISS:      25456 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2095546 HIT:    2070090 MISS:      25456 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9351866 HIT:    8483334 MISS:     868532 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7574221 HIT:    6853325 MISS:     720896 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     592858 HIT:     505244 MISS:      87614 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1126135 HIT:    1112971 MISS:      13164 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      58652 HIT:      11794 MISS:      46858 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15186792 HIT:    7579238 MISS:    7607554 MSHR_MERGE:    1870680
cpu0->cpu0_L1I LOAD         ACCESS:   15186792 HIT:    7579238 MISS:    7607554 MSHR_MERGE:    1870680
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.82 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30054108 HIT:   25877160 MISS:    4176948 MSHR_MERGE:    1688088
cpu0->cpu0_L1D LOAD         ACCESS:   16619950 HIT:   14272835 MISS:    2347115 MSHR_MERGE:     509765
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13371001 HIT:   11599952 MISS:    1771049 MSHR_MERGE:    1178191
cpu0->cpu0_L1D TRANSLATION  ACCESS:      63157 HIT:       4373 MISS:      58784 MSHR_MERGE:        132
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.38 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12501802 HIT:   10385768 MISS:    2116034 MSHR_MERGE:    1064909
cpu0->cpu0_ITLB LOAD         ACCESS:   12501802 HIT:   10385768 MISS:    2116034 MSHR_MERGE:    1064909
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.254 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28556515 HIT:   27120407 MISS:    1436108 MSHR_MERGE:     391686
cpu0->cpu0_DTLB LOAD         ACCESS:   28556515 HIT:   27120407 MISS:    1436108 MSHR_MERGE:     391686
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.726 cycles
cpu0->LLC TOTAL        ACCESS:    1010242 HIT:     928200 MISS:      82042 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     720896 HIT:     664080 MISS:      56816 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      87613 HIT:      79071 MISS:       8542 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     154875 HIT:     154430 MISS:        445 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46858 HIT:      30619 MISS:      16239 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.47 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2079
  ROW_BUFFER_MISS:      79518
  AVG DBUS CONGESTED CYCLE: 4.43
Channel 0 WQ ROW_BUFFER_HIT:        831
  ROW_BUFFER_MISS:       6803
  FULL:          0
Channel 0 REFRESHES ISSUED:       7591

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541690       564171        67461         9214
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         1625         3265         1819
  STLB miss resolved @ L2C                0          448         3342         6002         4564
  STLB miss resolved @ LLC                0          127         5712        15706        10952
  STLB miss resolved @ MEM                0            2         2331         8834        12599

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198961        49917      1422090       121355          386
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          570          626           43
  STLB miss resolved @ L2C                0          129         1901          992           22
  STLB miss resolved @ LLC                2           48         2284         2120          131
  STLB miss resolved @ MEM                2            0          481          471          147
[2025-09-17 09:38:06] END   suite=qualcomm_srv trace=srv332_ap (rc=0)
