{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 22:49:01 2017 " "Info: Processing started: Tue May 30 22:49:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov7670_top EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"ov7670_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50  " "Info: Automatically promoted node clk50 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25 " "Info: Destination node clk25" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk50~0 " "Info: Destination node clk50~0" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:Inst_vga\|cnt\[7\]~165  " "Info: Automatically promoted node vga:Inst_vga\|cnt\[7\]~165 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:Inst_vga|cnt[7]~165 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25  " "Info: Automatically promoted node clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a1 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a1" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 87 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a2 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a2" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 119 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a3 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a3" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 151 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a4 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a4" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 183 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a6 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a6" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 247 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a7 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a7" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 279 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a8 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a8" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 311 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a9 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a9" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 343 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a10 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a10" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 375 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a11 " "Info: Destination node frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a11" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 407 2 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register vga:Inst_vga\|cnt\[31\] register vga:Inst_vga\|lasth\[31\] -216.826 ns " "Info: Slack time is -216.826 ns between source register \"vga:Inst_vga\|cnt\[31\]\" and destination register \"vga:Inst_vga\|lasth\[31\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-21.787 ns + Largest register register " "Info: + Largest register to register requirement is -21.787 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 13.183 ns   Shortest register " "Info:   Shortest clock path from clock \"clk100\" to destination register is 13.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.529 ns) + CELL(0.970 ns) 5.353 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.529 ns) + CELL(0.970 ns) = 5.353 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.756 ns clk25 3 REG Unassigned 1526 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.756 ns; Loc. = Unassigned; Fanout = 1526; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.664 ns) + CELL(0.970 ns) 10.390 ns vga:Inst_vga\|vCounter\[31\] 4 REG Unassigned 8 " "Info: 4: + IC(2.664 ns) + CELL(0.970 ns) = 10.390 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'vga:Inst_vga\|vCounter\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.634 ns" { clk25 vga:Inst_vga|vCounter[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(0.202 ns) 12.371 ns vga:Inst_vga\|LessThan6~2 5 COMB Unassigned 192 " "Info: 5: + IC(1.779 ns) + CELL(0.202 ns) = 12.371 ns; Loc. = Unassigned; Fanout = 192; COMB Node = 'vga:Inst_vga\|LessThan6~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { vga:Inst_vga|vCounter[31] vga:Inst_vga|LessThan6~2 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 13.183 ns vga:Inst_vga\|lasth\[31\] 6 REG Unassigned 2 " "Info: 6: + IC(0.606 ns) + CELL(0.206 ns) = 13.183 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga:Inst_vga\|lasth\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|LessThan6~2 vga:Inst_vga|lasth[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.172 ns ( 31.65 % ) " "Info: Total cell delay = 4.172 ns ( 31.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.011 ns ( 68.35 % ) " "Info: Total interconnect delay = 9.011 ns ( 68.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 16.438 ns   Longest register " "Info:   Longest clock path from clock \"clk100\" to destination register is 16.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.529 ns) + CELL(0.970 ns) 5.353 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.529 ns) + CELL(0.970 ns) = 5.353 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.756 ns clk25 3 REG Unassigned 1526 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.756 ns; Loc. = Unassigned; Fanout = 1526; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.912 ns) + CELL(0.970 ns) 10.638 ns vga:Inst_vga\|vCounter\[30\] 4 REG Unassigned 8 " "Info: 4: + IC(2.912 ns) + CELL(0.970 ns) = 10.638 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'vga:Inst_vga\|vCounter\[30\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.882 ns" { clk25 vga:Inst_vga|vCounter[30] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.534 ns) 12.517 ns vga:Inst_vga\|Equal1~0 5 COMB Unassigned 1 " "Info: 5: + IC(1.345 ns) + CELL(0.534 ns) = 12.517 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Equal1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { vga:Inst_vga|vCounter[30] vga:Inst_vga|Equal1~0 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.614 ns) 13.292 ns vga:Inst_vga\|Equal1~4 6 COMB Unassigned 1 " "Info: 6: + IC(0.161 ns) + CELL(0.614 ns) = 13.292 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Equal1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { vga:Inst_vga|Equal1~0 vga:Inst_vga|Equal1~4 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.650 ns) 14.103 ns vga:Inst_vga\|Equal1~6 7 COMB Unassigned 2 " "Info: 7: + IC(0.161 ns) + CELL(0.650 ns) = 14.103 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Equal1~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { vga:Inst_vga|Equal1~4 vga:Inst_vga|Equal1~6 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 15.626 ns vga:Inst_vga\|LessThan6~2 8 COMB Unassigned 192 " "Info: 8: + IC(1.153 ns) + CELL(0.370 ns) = 15.626 ns; Loc. = Unassigned; Fanout = 192; COMB Node = 'vga:Inst_vga\|LessThan6~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|Equal1~6 vga:Inst_vga|LessThan6~2 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 16.438 ns vga:Inst_vga\|lasth\[31\] 9 REG Unassigned 2 " "Info: 9: + IC(0.606 ns) + CELL(0.206 ns) = 16.438 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga:Inst_vga\|lasth\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|LessThan6~2 vga:Inst_vga|lasth[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.138 ns ( 37.34 % ) " "Info: Total cell delay = 6.138 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.300 ns ( 62.66 % ) " "Info: Total interconnect delay = 10.300 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 17.543 ns   Shortest register " "Info:   Shortest clock path from clock \"clk100\" to source register is 17.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.529 ns) + CELL(0.970 ns) 5.353 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.529 ns) + CELL(0.970 ns) = 5.353 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.756 ns clk25 3 REG Unassigned 1526 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.756 ns; Loc. = Unassigned; Fanout = 1526; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.664 ns) + CELL(0.970 ns) 10.390 ns vga:Inst_vga\|blank 4 REG Unassigned 4 " "Info: 4: + IC(2.664 ns) + CELL(0.970 ns) = 10.390 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'vga:Inst_vga\|blank'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.634 ns" { clk25 vga:Inst_vga|blank } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.650 ns) 11.270 ns vga:Inst_vga\|cnt\[7\]~164 5 COMB Unassigned 97 " "Info: 5: + IC(0.230 ns) + CELL(0.650 ns) = 11.270 ns; Loc. = Unassigned; Fanout = 97; COMB Node = 'vga:Inst_vga\|cnt\[7\]~164'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { vga:Inst_vga|blank vga:Inst_vga|cnt[7]~164 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 12.082 ns vga:Inst_vga\|cnt\[7\]~165 6 COMB Unassigned 1 " "Info: 6: + IC(0.188 ns) + CELL(0.624 ns) = 12.082 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|cnt\[7\]~165'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|cnt[7]~164 vga:Inst_vga|cnt[7]~165 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.978 ns) + CELL(0.000 ns) 15.060 ns vga:Inst_vga\|cnt\[7\]~165clkctrl 7 COMB Unassigned 96 " "Info: 7: + IC(2.978 ns) + CELL(0.000 ns) = 15.060 ns; Loc. = Unassigned; Fanout = 96; COMB Node = 'vga:Inst_vga\|cnt\[7\]~165clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { vga:Inst_vga|cnt[7]~165 vga:Inst_vga|cnt[7]~165clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 17.543 ns vga:Inst_vga\|cnt\[31\] 8 REG Unassigned 122 " "Info: 8: + IC(2.277 ns) + CELL(0.206 ns) = 17.543 ns; Loc. = Unassigned; Fanout = 122; REG Node = 'vga:Inst_vga\|cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { vga:Inst_vga|cnt[7]~165clkctrl vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.244 ns ( 29.89 % ) " "Info: Total cell delay = 5.244 ns ( 29.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.299 ns ( 70.11 % ) " "Info: Total interconnect delay = 12.299 ns ( 70.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 34.594 ns   Longest register " "Info:   Longest clock path from clock \"clk100\" to source register is 34.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.529 ns) + CELL(0.970 ns) 5.353 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.529 ns) + CELL(0.970 ns) = 5.353 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.756 ns clk25 3 REG Unassigned 1526 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.756 ns; Loc. = Unassigned; Fanout = 1526; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.912 ns) + CELL(0.970 ns) 10.638 ns vga:Inst_vga\|vCounter\[30\] 4 REG Unassigned 8 " "Info: 4: + IC(2.912 ns) + CELL(0.970 ns) = 10.638 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'vga:Inst_vga\|vCounter\[30\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.882 ns" { clk25 vga:Inst_vga|vCounter[30] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.534 ns) 12.517 ns vga:Inst_vga\|Equal1~0 5 COMB Unassigned 1 " "Info: 5: + IC(1.345 ns) + CELL(0.534 ns) = 12.517 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Equal1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { vga:Inst_vga|vCounter[30] vga:Inst_vga|Equal1~0 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.614 ns) 13.292 ns vga:Inst_vga\|Equal1~4 6 COMB Unassigned 1 " "Info: 6: + IC(0.161 ns) + CELL(0.614 ns) = 13.292 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Equal1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { vga:Inst_vga|Equal1~0 vga:Inst_vga|Equal1~4 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.650 ns) 14.103 ns vga:Inst_vga\|Equal1~6 7 COMB Unassigned 2 " "Info: 7: + IC(0.161 ns) + CELL(0.650 ns) = 14.103 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Equal1~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { vga:Inst_vga|Equal1~4 vga:Inst_vga|Equal1~6 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 15.626 ns vga:Inst_vga\|LessThan6~2 8 COMB Unassigned 192 " "Info: 8: + IC(1.153 ns) + CELL(0.370 ns) = 15.626 ns; Loc. = Unassigned; Fanout = 192; COMB Node = 'vga:Inst_vga\|LessThan6~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|Equal1~6 vga:Inst_vga|LessThan6~2 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.363 ns) + CELL(0.206 ns) 18.195 ns vga:Inst_vga\|lasth\[7\] 9 REG Unassigned 4 " "Info: 9: + IC(2.363 ns) + CELL(0.206 ns) = 18.195 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'vga:Inst_vga\|lasth\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { vga:Inst_vga|LessThan6~2 vga:Inst_vga|lasth[7] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.621 ns) 21.155 ns vga:Inst_vga\|Add5~11 10 COMB Unassigned 2 " "Info: 10: + IC(2.339 ns) + CELL(0.621 ns) = 21.155 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add5~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { vga:Inst_vga|lasth[7] vga:Inst_vga|Add5~11 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.241 ns vga:Inst_vga\|Add5~13 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 21.241 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add5~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add5~11 vga:Inst_vga|Add5~13 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.327 ns vga:Inst_vga\|Add5~15 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 21.327 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add5~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add5~13 vga:Inst_vga|Add5~15 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.413 ns vga:Inst_vga\|Add5~17 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 21.413 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add5~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add5~15 vga:Inst_vga|Add5~17 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.499 ns vga:Inst_vga\|Add5~19 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 21.499 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add5~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add5~17 vga:Inst_vga|Add5~19 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.585 ns vga:Inst_vga\|Add5~21 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 21.585 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add5~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add5~19 vga:Inst_vga|Add5~21 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.671 ns vga:Inst_vga\|Add5~23 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 21.671 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add5~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add5~21 vga:Inst_vga|Add5~23 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.757 ns vga:Inst_vga\|Add5~25 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 21.757 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add5~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add5~23 vga:Inst_vga|Add5~25 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.843 ns vga:Inst_vga\|Add5~27 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 21.843 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add5~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|Add5~25 vga:Inst_vga|Add5~27 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.349 ns vga:Inst_vga\|Add5~28 19 COMB Unassigned 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 22.349 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Add5~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|Add5~27 vga:Inst_vga|Add5~28 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.596 ns) 24.262 ns vga:Inst_vga\|LessThan8~33 20 COMB Unassigned 1 " "Info: 20: + IC(1.317 ns) + CELL(0.596 ns) = 24.262 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { vga:Inst_vga|Add5~28 vga:Inst_vga|LessThan8~33 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.348 ns vga:Inst_vga\|LessThan8~35 21 COMB Unassigned 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 24.348 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~33 vga:Inst_vga|LessThan8~35 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.434 ns vga:Inst_vga\|LessThan8~37 22 COMB Unassigned 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 24.434 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~35 vga:Inst_vga|LessThan8~37 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.520 ns vga:Inst_vga\|LessThan8~39 23 COMB Unassigned 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 24.520 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~37 vga:Inst_vga|LessThan8~39 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.606 ns vga:Inst_vga\|LessThan8~41 24 COMB Unassigned 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 24.606 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~39 vga:Inst_vga|LessThan8~41 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.692 ns vga:Inst_vga\|LessThan8~43 25 COMB Unassigned 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 24.692 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~41 vga:Inst_vga|LessThan8~43 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.778 ns vga:Inst_vga\|LessThan8~45 26 COMB Unassigned 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 24.778 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~43 vga:Inst_vga|LessThan8~45 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.864 ns vga:Inst_vga\|LessThan8~47 27 COMB Unassigned 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 24.864 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~45 vga:Inst_vga|LessThan8~47 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.950 ns vga:Inst_vga\|LessThan8~49 28 COMB Unassigned 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 24.950 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~47 vga:Inst_vga|LessThan8~49 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.036 ns vga:Inst_vga\|LessThan8~51 29 COMB Unassigned 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 25.036 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~49 vga:Inst_vga|LessThan8~51 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.122 ns vga:Inst_vga\|LessThan8~53 30 COMB Unassigned 1 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 25.122 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~51 vga:Inst_vga|LessThan8~53 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.208 ns vga:Inst_vga\|LessThan8~55 31 COMB Unassigned 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 25.208 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~53 vga:Inst_vga|LessThan8~55 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.294 ns vga:Inst_vga\|LessThan8~57 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 25.294 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~55 vga:Inst_vga|LessThan8~57 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.380 ns vga:Inst_vga\|LessThan8~59 33 COMB Unassigned 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 25.380 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~57 vga:Inst_vga|LessThan8~59 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.466 ns vga:Inst_vga\|LessThan8~61 34 COMB Unassigned 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 25.466 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan8~59 vga:Inst_vga|LessThan8~61 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.972 ns vga:Inst_vga\|LessThan8~62 35 COMB Unassigned 1 " "Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 25.972 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan8~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|LessThan8~61 vga:Inst_vga|LessThan8~62 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.651 ns) 27.509 ns vga:Inst_vga\|process_1~24 36 COMB Unassigned 4 " "Info: 36: + IC(0.886 ns) + CELL(0.651 ns) = 27.509 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'vga:Inst_vga\|process_1~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|LessThan8~62 vga:Inst_vga|process_1~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 28.321 ns vga:Inst_vga\|cnt\[7\]~164 37 COMB Unassigned 97 " "Info: 37: + IC(0.442 ns) + CELL(0.370 ns) = 28.321 ns; Loc. = Unassigned; Fanout = 97; COMB Node = 'vga:Inst_vga\|cnt\[7\]~164'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|process_1~24 vga:Inst_vga|cnt[7]~164 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 29.133 ns vga:Inst_vga\|cnt\[7\]~165 38 COMB Unassigned 1 " "Info: 38: + IC(0.188 ns) + CELL(0.624 ns) = 29.133 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|cnt\[7\]~165'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|cnt[7]~164 vga:Inst_vga|cnt[7]~165 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.978 ns) + CELL(0.000 ns) 32.111 ns vga:Inst_vga\|cnt\[7\]~165clkctrl 39 COMB Unassigned 96 " "Info: 39: + IC(2.978 ns) + CELL(0.000 ns) = 32.111 ns; Loc. = Unassigned; Fanout = 96; COMB Node = 'vga:Inst_vga\|cnt\[7\]~165clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { vga:Inst_vga|cnt[7]~165 vga:Inst_vga|cnt[7]~165clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 34.594 ns vga:Inst_vga\|cnt\[31\] 40 REG Unassigned 122 " "Info: 40: + IC(2.277 ns) + CELL(0.206 ns) = 34.594 ns; Loc. = Unassigned; Fanout = 122; REG Node = 'vga:Inst_vga\|cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { vga:Inst_vga|cnt[7]~165clkctrl vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.110 ns ( 35.01 % ) " "Info: Total cell delay = 12.110 ns ( 35.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.484 ns ( 64.99 % ) " "Info: Total interconnect delay = 22.484 ns ( 64.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.376 ns   " "Info:   Micro setup delay of destination is 1.376 ns" {  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "195.039 ns - Longest register register " "Info: - Longest register to register delay is 195.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:Inst_vga\|cnt\[31\] 1 REG Unassigned 122 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 122; REG Node = 'vga:Inst_vga\|cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.651 ns) 1.921 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[0\]~30 2 COMB Unassigned 4 " "Info: 2: + IC(1.270 ns) + CELL(0.651 ns) = 1.921 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[0\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.596 ns) 4.232 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62 3 COMB Unassigned 2 " "Info: 3: + IC(1.715 ns) + CELL(0.596 ns) = 4.232 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.318 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 4.318 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.404 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.404 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.490 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.490 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.576 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.576 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.662 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.662 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.748 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.748 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.834 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.834 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.920 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.920 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.006 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.006 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.092 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.092 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.178 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.178 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.264 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 5.264 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.350 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 5.350 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.436 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 5.436 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 5.629 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92 18 COMB Unassigned 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 5.629 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.715 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 5.715 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.801 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.801 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.887 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 5.887 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.973 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 5.973 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.059 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 6.059 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.145 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 6.145 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.231 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 6.231 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.317 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 6.317 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.403 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 6.403 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.489 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 6.489 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.575 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 6.575 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.661 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 6.661 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.747 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 6.747 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.833 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 6.833 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.339 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121 33 COMB Unassigned 40 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 7.339 ns; Loc. = Unassigned; Fanout = 40; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.206 ns) 8.873 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\] 34 COMB Unassigned 36 " "Info: 34: + IC(1.328 ns) + CELL(0.206 ns) = 8.873 ns; Loc. = Unassigned; Fanout = 36; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 9.685 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\] 35 COMB Unassigned 33 " "Info: 35: + IC(0.606 ns) + CELL(0.206 ns) = 9.685 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.206 ns) 11.601 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\] 36 COMB Unassigned 30 " "Info: 36: + IC(1.710 ns) + CELL(0.206 ns) = 11.601 ns; Loc. = Unassigned; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 13.138 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\] 37 COMB Unassigned 27 " "Info: 37: + IC(1.331 ns) + CELL(0.206 ns) = 13.138 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 14.675 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\] 38 COMB Unassigned 24 " "Info: 38: + IC(1.331 ns) + CELL(0.206 ns) = 14.675 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 15.487 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\] 39 COMB Unassigned 21 " "Info: 39: + IC(0.606 ns) + CELL(0.206 ns) = 15.487 ns; Loc. = Unassigned; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.820 ns) + CELL(0.206 ns) 18.513 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\] 40 COMB Unassigned 18 " "Info: 40: + IC(2.820 ns) + CELL(0.206 ns) = 18.513 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.206 ns) 20.468 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\] 41 COMB Unassigned 16 " "Info: 41: + IC(1.749 ns) + CELL(0.206 ns) = 20.468 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.319 ns) 21.951 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\] 42 COMB Unassigned 6 " "Info: 42: + IC(1.164 ns) + CELL(0.319 ns) = 21.951 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 22.763 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2050 43 COMB Unassigned 3 " "Info: 43: + IC(0.442 ns) + CELL(0.370 ns) = 22.763 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2050'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.651 ns) 23.575 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4 44 COMB Unassigned 3 " "Info: 44: + IC(0.161 ns) + CELL(0.651 ns) = 23.575 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 } "NODE_NAME" } } { "db/add_sub_mkc.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/add_sub_mkc.tdf" 30 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 24.387 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2052 45 COMB Unassigned 3 " "Info: 45: + IC(0.606 ns) + CELL(0.206 ns) = 24.387 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2052'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 25.589 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3 46 COMB Unassigned 2 " "Info: 46: + IC(0.606 ns) + CELL(0.596 ns) = 25.589 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.675 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5 47 COMB Unassigned 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 25.675 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.181 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6 48 COMB Unassigned 6 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 26.181 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 26.993 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2055 49 COMB Unassigned 3 " "Info: 49: + IC(0.606 ns) + CELL(0.206 ns) = 26.993 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2055'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 28.501 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3 50 COMB Unassigned 2 " "Info: 50: + IC(0.912 ns) + CELL(0.596 ns) = 28.501 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.587 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5 51 COMB Unassigned 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 28.587 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.673 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7 52 COMB Unassigned 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 28.673 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.179 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8 53 COMB Unassigned 7 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 29.179 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 29.991 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2059 54 COMB Unassigned 3 " "Info: 54: + IC(0.606 ns) + CELL(0.206 ns) = 29.991 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2059'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 31.193 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3 55 COMB Unassigned 2 " "Info: 55: + IC(0.606 ns) + CELL(0.596 ns) = 31.193 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.279 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5 56 COMB Unassigned 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 31.279 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.365 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7 57 COMB Unassigned 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 31.365 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.451 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9 58 COMB Unassigned 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 31.451 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 31.957 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10 59 COMB Unassigned 8 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 31.957 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 33.075 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[129\]~2063 60 COMB Unassigned 3 " "Info: 60: + IC(0.912 ns) + CELL(0.206 ns) = 33.075 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[129\]~2063'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 34.999 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~5 61 COMB Unassigned 2 " "Info: 61: + IC(1.328 ns) + CELL(0.596 ns) = 34.999 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.085 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7 62 COMB Unassigned 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 35.085 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.171 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9 63 COMB Unassigned 2 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 35.171 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.257 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11 64 COMB Unassigned 1 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 35.257 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 35.763 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12 65 COMB Unassigned 9 " "Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 35.763 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 36.575 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2070 66 COMB Unassigned 3 " "Info: 66: + IC(0.606 ns) + CELL(0.206 ns) = 36.575 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2070'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 38.083 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3 67 COMB Unassigned 2 " "Info: 67: + IC(0.912 ns) + CELL(0.596 ns) = 38.083 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.169 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5 68 COMB Unassigned 2 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 38.169 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.255 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7 69 COMB Unassigned 2 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 38.255 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.341 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9 70 COMB Unassigned 2 " "Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 38.341 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.427 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11 71 COMB Unassigned 2 " "Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 38.427 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.513 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13 72 COMB Unassigned 1 " "Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 38.513 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 39.019 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14 73 COMB Unassigned 10 " "Info: 73: + IC(0.000 ns) + CELL(0.506 ns) = 39.019 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 39.831 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~2077 74 COMB Unassigned 3 " "Info: 74: + IC(0.606 ns) + CELL(0.206 ns) = 39.831 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~2077'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 41.758 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~3 75 COMB Unassigned 2 " "Info: 75: + IC(1.331 ns) + CELL(0.596 ns) = 41.758 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.844 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5 76 COMB Unassigned 2 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 41.844 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.930 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7 77 COMB Unassigned 2 " "Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 41.930 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.016 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9 78 COMB Unassigned 2 " "Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 42.016 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.102 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11 79 COMB Unassigned 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 42.102 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.188 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13 80 COMB Unassigned 2 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 42.188 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.274 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15 81 COMB Unassigned 1 " "Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 42.274 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 42.780 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16 82 COMB Unassigned 11 " "Info: 82: + IC(0.000 ns) + CELL(0.506 ns) = 42.780 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.206 ns) 44.314 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2085 83 COMB Unassigned 3 " "Info: 83: + IC(1.328 ns) + CELL(0.206 ns) = 44.314 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2085'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.596 ns) 46.237 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3 84 COMB Unassigned 2 " "Info: 84: + IC(1.327 ns) + CELL(0.596 ns) = 46.237 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.323 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5 85 COMB Unassigned 2 " "Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 46.323 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.409 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7 86 COMB Unassigned 2 " "Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 46.409 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9 87 COMB Unassigned 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 46.495 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11 88 COMB Unassigned 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 46.581 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.667 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13 89 COMB Unassigned 2 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 46.667 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.753 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15 90 COMB Unassigned 2 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 46.753 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.839 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17 91 COMB Unassigned 1 " "Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 46.839 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 47.345 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18 92 COMB Unassigned 12 " "Info: 92: + IC(0.000 ns) + CELL(0.506 ns) = 47.345 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.206 ns) 48.879 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2094 93 COMB Unassigned 3 " "Info: 93: + IC(1.328 ns) + CELL(0.206 ns) = 48.879 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2094'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 50.387 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3 94 COMB Unassigned 2 " "Info: 94: + IC(0.912 ns) + CELL(0.596 ns) = 50.387 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.473 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5 95 COMB Unassigned 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 50.473 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.559 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7 96 COMB Unassigned 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 50.559 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.645 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9 97 COMB Unassigned 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 50.645 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.731 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11 98 COMB Unassigned 2 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 50.731 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.817 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13 99 COMB Unassigned 2 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 50.817 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.903 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15 100 COMB Unassigned 2 " "Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 50.903 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.989 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17 101 COMB Unassigned 2 " "Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 50.989 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 51.075 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19 102 COMB Unassigned 1 " "Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 51.075 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 51.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20 103 COMB Unassigned 13 " "Info: 103: + IC(0.000 ns) + CELL(0.506 ns) = 51.581 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 52.393 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[288\]~2104 104 COMB Unassigned 3 " "Info: 104: + IC(0.606 ns) + CELL(0.206 ns) = 52.393 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[288\]~2104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2104 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.596 ns) 54.293 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[1\]~3 105 COMB Unassigned 2 " "Info: 105: + IC(1.304 ns) + CELL(0.596 ns) = 54.293 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.379 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[2\]~5 106 COMB Unassigned 2 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 54.379 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.465 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~7 107 COMB Unassigned 2 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 54.465 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.551 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~9 108 COMB Unassigned 2 " "Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 54.551 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.637 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~11 109 COMB Unassigned 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 54.637 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.723 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~13 110 COMB Unassigned 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 54.723 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.809 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~15 111 COMB Unassigned 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 54.809 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.895 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~17 112 COMB Unassigned 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 54.895 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.981 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~19 113 COMB Unassigned 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 54.981 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 55.067 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21 114 COMB Unassigned 1 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 55.067 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 55.573 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22 115 COMB Unassigned 14 " "Info: 115: + IC(0.000 ns) + CELL(0.506 ns) = 55.573 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 57.503 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[324\]~2111 116 COMB Unassigned 3 " "Info: 116: + IC(1.724 ns) + CELL(0.206 ns) = 57.503 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[324\]~2111'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2111 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.596 ns) 59.416 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11 117 COMB Unassigned 2 " "Info: 117: + IC(1.317 ns) + CELL(0.596 ns) = 59.416 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2111 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.502 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13 118 COMB Unassigned 2 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 59.502 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.588 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15 119 COMB Unassigned 2 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 59.588 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.674 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17 120 COMB Unassigned 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 59.674 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.760 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19 121 COMB Unassigned 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 59.760 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.846 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21 122 COMB Unassigned 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 59.846 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.932 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23 123 COMB Unassigned 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 59.932 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 60.438 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24 124 COMB Unassigned 15 " "Info: 124: + IC(0.000 ns) + CELL(0.506 ns) = 60.438 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 61.975 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[356\]~2123 125 COMB Unassigned 3 " "Info: 125: + IC(1.331 ns) + CELL(0.206 ns) = 61.975 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[356\]~2123'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.596 ns) 63.888 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~11 126 COMB Unassigned 2 " "Info: 126: + IC(1.317 ns) + CELL(0.596 ns) = 63.888 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.974 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13 127 COMB Unassigned 2 " "Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 63.974 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.060 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15 128 COMB Unassigned 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 64.060 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.146 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17 129 COMB Unassigned 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 64.146 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.232 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19 130 COMB Unassigned 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 64.232 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.318 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21 131 COMB Unassigned 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 64.318 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.404 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23 132 COMB Unassigned 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 64.404 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.490 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25 133 COMB Unassigned 1 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 64.490 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 64.996 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26 134 COMB Unassigned 16 " "Info: 134: + IC(0.000 ns) + CELL(0.506 ns) = 64.996 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 66.926 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2140 135 COMB Unassigned 3 " "Info: 135: + IC(1.724 ns) + CELL(0.206 ns) = 66.926 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2140'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.596 ns) 69.246 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3 136 COMB Unassigned 2 " "Info: 136: + IC(1.724 ns) + CELL(0.596 ns) = 69.246 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.332 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5 137 COMB Unassigned 2 " "Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 69.332 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.418 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7 138 COMB Unassigned 2 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 69.418 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.504 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9 139 COMB Unassigned 2 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 69.504 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.590 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11 140 COMB Unassigned 2 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 69.590 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.676 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13 141 COMB Unassigned 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 69.676 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.762 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15 142 COMB Unassigned 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 69.762 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.848 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17 143 COMB Unassigned 2 " "Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 69.848 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.934 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19 144 COMB Unassigned 2 " "Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 69.934 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.020 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21 145 COMB Unassigned 2 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 70.020 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.106 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23 146 COMB Unassigned 2 " "Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 70.106 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.192 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25 147 COMB Unassigned 2 " "Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 70.192 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.278 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27 148 COMB Unassigned 1 " "Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 70.278 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 70.784 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28 149 COMB Unassigned 17 " "Info: 149: + IC(0.000 ns) + CELL(0.506 ns) = 70.784 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 72.714 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2153 150 COMB Unassigned 3 " "Info: 150: + IC(1.724 ns) + CELL(0.206 ns) = 72.714 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2153'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.596 ns) 75.441 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5 151 COMB Unassigned 2 " "Info: 151: + IC(2.131 ns) + CELL(0.596 ns) = 75.441 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.527 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7 152 COMB Unassigned 2 " "Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 75.527 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.613 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9 153 COMB Unassigned 2 " "Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 75.613 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.699 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11 154 COMB Unassigned 2 " "Info: 154: + IC(0.000 ns) + CELL(0.086 ns) = 75.699 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.785 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13 155 COMB Unassigned 2 " "Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 75.785 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.871 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15 156 COMB Unassigned 2 " "Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 75.871 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.957 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17 157 COMB Unassigned 2 " "Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 75.957 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.043 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19 158 COMB Unassigned 2 " "Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 76.043 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.129 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21 159 COMB Unassigned 2 " "Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 76.129 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.215 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23 160 COMB Unassigned 2 " "Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 76.215 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.301 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25 161 COMB Unassigned 2 " "Info: 161: + IC(0.000 ns) + CELL(0.086 ns) = 76.301 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.387 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27 162 COMB Unassigned 2 " "Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 76.387 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.473 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29 163 COMB Unassigned 1 " "Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 76.473 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 76.979 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30 164 COMB Unassigned 18 " "Info: 164: + IC(0.000 ns) + CELL(0.506 ns) = 76.979 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.206 ns) 79.648 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[448\]~2169 165 COMB Unassigned 3 " "Info: 165: + IC(2.463 ns) + CELL(0.206 ns) = 79.648 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[448\]~2169'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[448]~2169 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.596 ns) 82.393 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[1\]~3 166 COMB Unassigned 2 " "Info: 166: + IC(2.149 ns) + CELL(0.596 ns) = 82.393 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[448]~2169 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.479 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[2\]~5 167 COMB Unassigned 2 " "Info: 167: + IC(0.000 ns) + CELL(0.086 ns) = 82.479 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.565 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~7 168 COMB Unassigned 2 " "Info: 168: + IC(0.000 ns) + CELL(0.086 ns) = 82.565 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.651 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9 169 COMB Unassigned 2 " "Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 82.651 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.737 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11 170 COMB Unassigned 2 " "Info: 170: + IC(0.000 ns) + CELL(0.086 ns) = 82.737 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.823 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13 171 COMB Unassigned 2 " "Info: 171: + IC(0.000 ns) + CELL(0.086 ns) = 82.823 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.909 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15 172 COMB Unassigned 2 " "Info: 172: + IC(0.000 ns) + CELL(0.086 ns) = 82.909 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 83.102 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17 173 COMB Unassigned 2 " "Info: 173: + IC(0.107 ns) + CELL(0.086 ns) = 83.102 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.188 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19 174 COMB Unassigned 2 " "Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 83.188 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.274 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21 175 COMB Unassigned 2 " "Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 83.274 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.360 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23 176 COMB Unassigned 2 " "Info: 176: + IC(0.000 ns) + CELL(0.086 ns) = 83.360 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.446 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25 177 COMB Unassigned 2 " "Info: 177: + IC(0.000 ns) + CELL(0.086 ns) = 83.446 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.532 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27 178 COMB Unassigned 2 " "Info: 178: + IC(0.000 ns) + CELL(0.086 ns) = 83.532 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.618 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29 179 COMB Unassigned 2 " "Info: 179: + IC(0.000 ns) + CELL(0.086 ns) = 83.618 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.704 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31 180 COMB Unassigned 1 " "Info: 180: + IC(0.000 ns) + CELL(0.086 ns) = 83.704 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 84.210 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32 181 COMB Unassigned 19 " "Info: 181: + IC(0.000 ns) + CELL(0.506 ns) = 84.210 ns; Loc. = Unassigned; Fanout = 19; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.206 ns) 86.137 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[484\]~2181 182 COMB Unassigned 3 " "Info: 182: + IC(1.721 ns) + CELL(0.206 ns) = 86.137 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[484\]~2181'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2181 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(0.596 ns) 89.193 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[5\]~11 183 COMB Unassigned 2 " "Info: 183: + IC(2.460 ns) + CELL(0.596 ns) = 89.193 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2181 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.279 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[6\]~13 184 COMB Unassigned 2 " "Info: 184: + IC(0.000 ns) + CELL(0.086 ns) = 89.279 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.365 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[7\]~15 185 COMB Unassigned 2 " "Info: 185: + IC(0.000 ns) + CELL(0.086 ns) = 89.365 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.451 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[8\]~17 186 COMB Unassigned 2 " "Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 89.451 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 89.644 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19 187 COMB Unassigned 2 " "Info: 187: + IC(0.107 ns) + CELL(0.086 ns) = 89.644 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.730 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21 188 COMB Unassigned 2 " "Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 89.730 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.816 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23 189 COMB Unassigned 2 " "Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 89.816 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.902 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25 190 COMB Unassigned 2 " "Info: 190: + IC(0.000 ns) + CELL(0.086 ns) = 89.902 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.988 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27 191 COMB Unassigned 2 " "Info: 191: + IC(0.000 ns) + CELL(0.086 ns) = 89.988 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.074 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29 192 COMB Unassigned 2 " "Info: 192: + IC(0.000 ns) + CELL(0.086 ns) = 90.074 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.160 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31 193 COMB Unassigned 2 " "Info: 193: + IC(0.000 ns) + CELL(0.086 ns) = 90.160 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.246 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33 194 COMB Unassigned 1 " "Info: 194: + IC(0.000 ns) + CELL(0.086 ns) = 90.246 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 90.752 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34 195 COMB Unassigned 20 " "Info: 195: + IC(0.000 ns) + CELL(0.506 ns) = 90.752 ns; Loc. = Unassigned; Fanout = 20; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.206 ns) 93.107 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[520\]~2194 196 COMB Unassigned 3 " "Info: 196: + IC(2.149 ns) + CELL(0.206 ns) = 93.107 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[520\]~2194'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~2194 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.596 ns) 95.850 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~19 197 COMB Unassigned 2 " "Info: 197: + IC(2.147 ns) + CELL(0.596 ns) = 95.850 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~2194 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 95.936 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~21 198 COMB Unassigned 2 " "Info: 198: + IC(0.000 ns) + CELL(0.086 ns) = 95.936 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.022 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~23 199 COMB Unassigned 2 " "Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 96.022 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.108 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~25 200 COMB Unassigned 2 " "Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 96.108 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.194 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~27 201 COMB Unassigned 2 " "Info: 201: + IC(0.000 ns) + CELL(0.086 ns) = 96.194 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.280 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29 202 COMB Unassigned 2 " "Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 96.280 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.366 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31 203 COMB Unassigned 2 " "Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 96.366 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.452 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33 204 COMB Unassigned 2 " "Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 96.452 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.538 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35 205 COMB Unassigned 1 " "Info: 205: + IC(0.000 ns) + CELL(0.086 ns) = 96.538 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 97.044 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36 206 COMB Unassigned 21 " "Info: 206: + IC(0.000 ns) + CELL(0.506 ns) = 97.044 ns; Loc. = Unassigned; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 98.567 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[545\]~2219 207 COMB Unassigned 3 " "Info: 207: + IC(1.317 ns) + CELL(0.206 ns) = 98.567 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[545\]~2219'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 100.494 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[2\]~5 208 COMB Unassigned 2 " "Info: 208: + IC(1.331 ns) + CELL(0.596 ns) = 100.494 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.580 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[3\]~7 209 COMB Unassigned 2 " "Info: 209: + IC(0.000 ns) + CELL(0.086 ns) = 100.580 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.666 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[4\]~9 210 COMB Unassigned 2 " "Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 100.666 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.752 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[5\]~11 211 COMB Unassigned 2 " "Info: 211: + IC(0.000 ns) + CELL(0.086 ns) = 100.752 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.838 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[6\]~13 212 COMB Unassigned 2 " "Info: 212: + IC(0.000 ns) + CELL(0.086 ns) = 100.838 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.924 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15 213 COMB Unassigned 2 " "Info: 213: + IC(0.000 ns) + CELL(0.086 ns) = 100.924 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.010 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17 214 COMB Unassigned 2 " "Info: 214: + IC(0.000 ns) + CELL(0.086 ns) = 101.010 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.096 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19 215 COMB Unassigned 2 " "Info: 215: + IC(0.000 ns) + CELL(0.086 ns) = 101.096 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 101.289 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21 216 COMB Unassigned 2 " "Info: 216: + IC(0.107 ns) + CELL(0.086 ns) = 101.289 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.375 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23 217 COMB Unassigned 2 " "Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 101.375 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.461 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25 218 COMB Unassigned 2 " "Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 101.461 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.547 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27 219 COMB Unassigned 2 " "Info: 219: + IC(0.000 ns) + CELL(0.086 ns) = 101.547 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.633 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29 220 COMB Unassigned 2 " "Info: 220: + IC(0.000 ns) + CELL(0.086 ns) = 101.633 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.719 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31 221 COMB Unassigned 2 " "Info: 221: + IC(0.000 ns) + CELL(0.086 ns) = 101.719 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.805 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33 222 COMB Unassigned 2 " "Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 101.805 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.891 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35 223 COMB Unassigned 2 " "Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 101.891 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.977 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37 224 COMB Unassigned 1 " "Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 101.977 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 102.483 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38 225 COMB Unassigned 22 " "Info: 225: + IC(0.000 ns) + CELL(0.506 ns) = 102.483 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 104.006 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[583\]~2232 226 COMB Unassigned 3 " "Info: 226: + IC(1.317 ns) + CELL(0.206 ns) = 104.006 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[583\]~2232'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 105.930 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17 227 COMB Unassigned 2 " "Info: 227: + IC(1.328 ns) + CELL(0.596 ns) = 105.930 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.016 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19 228 COMB Unassigned 2 " "Info: 228: + IC(0.000 ns) + CELL(0.086 ns) = 106.016 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 106.209 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21 229 COMB Unassigned 2 " "Info: 229: + IC(0.107 ns) + CELL(0.086 ns) = 106.209 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.295 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23 230 COMB Unassigned 2 " "Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 106.295 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.381 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25 231 COMB Unassigned 2 " "Info: 231: + IC(0.000 ns) + CELL(0.086 ns) = 106.381 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.467 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27 232 COMB Unassigned 2 " "Info: 232: + IC(0.000 ns) + CELL(0.086 ns) = 106.467 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.553 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29 233 COMB Unassigned 2 " "Info: 233: + IC(0.000 ns) + CELL(0.086 ns) = 106.553 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.639 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31 234 COMB Unassigned 2 " "Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 106.639 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.725 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33 235 COMB Unassigned 2 " "Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 106.725 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.811 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35 236 COMB Unassigned 2 " "Info: 236: + IC(0.000 ns) + CELL(0.086 ns) = 106.811 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.897 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37 237 COMB Unassigned 2 " "Info: 237: + IC(0.000 ns) + CELL(0.086 ns) = 106.897 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.983 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39 238 COMB Unassigned 1 " "Info: 238: + IC(0.000 ns) + CELL(0.086 ns) = 106.983 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 107.489 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40 239 COMB Unassigned 23 " "Info: 239: + IC(0.000 ns) + CELL(0.506 ns) = 107.489 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 109.012 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[614\]~2253 240 COMB Unassigned 3 " "Info: 240: + IC(1.317 ns) + CELL(0.206 ns) = 109.012 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[614\]~2253'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.596 ns) 111.318 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15 241 COMB Unassigned 2 " "Info: 241: + IC(1.710 ns) + CELL(0.596 ns) = 111.318 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.404 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17 242 COMB Unassigned 2 " "Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 111.404 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.490 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19 243 COMB Unassigned 2 " "Info: 243: + IC(0.000 ns) + CELL(0.086 ns) = 111.490 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.576 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21 244 COMB Unassigned 2 " "Info: 244: + IC(0.000 ns) + CELL(0.086 ns) = 111.576 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 111.769 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23 245 COMB Unassigned 2 " "Info: 245: + IC(0.107 ns) + CELL(0.086 ns) = 111.769 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.855 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25 246 COMB Unassigned 2 " "Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 111.855 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.941 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27 247 COMB Unassigned 2 " "Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 111.941 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.027 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29 248 COMB Unassigned 2 " "Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 112.027 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.113 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31 249 COMB Unassigned 2 " "Info: 249: + IC(0.000 ns) + CELL(0.086 ns) = 112.113 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.199 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33 250 COMB Unassigned 2 " "Info: 250: + IC(0.000 ns) + CELL(0.086 ns) = 112.199 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.285 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35 251 COMB Unassigned 2 " "Info: 251: + IC(0.000 ns) + CELL(0.086 ns) = 112.285 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.371 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37 252 COMB Unassigned 2 " "Info: 252: + IC(0.000 ns) + CELL(0.086 ns) = 112.371 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.457 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39 253 COMB Unassigned 2 " "Info: 253: + IC(0.000 ns) + CELL(0.086 ns) = 112.457 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.543 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41 254 COMB Unassigned 1 " "Info: 254: + IC(0.000 ns) + CELL(0.086 ns) = 112.543 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 113.049 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42 255 COMB Unassigned 24 " "Info: 255: + IC(0.000 ns) + CELL(0.506 ns) = 113.049 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.206 ns) 114.559 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[647\]~2273 256 COMB Unassigned 3 " "Info: 256: + IC(1.304 ns) + CELL(0.206 ns) = 114.559 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[647\]~2273'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[647]~2273 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.596 ns) 116.865 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~17 257 COMB Unassigned 2 " "Info: 257: + IC(1.710 ns) + CELL(0.596 ns) = 116.865 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[647]~2273 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.951 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19 258 COMB Unassigned 2 " "Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 116.951 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.037 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21 259 COMB Unassigned 2 " "Info: 259: + IC(0.000 ns) + CELL(0.086 ns) = 117.037 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 117.230 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23 260 COMB Unassigned 2 " "Info: 260: + IC(0.107 ns) + CELL(0.086 ns) = 117.230 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.316 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25 261 COMB Unassigned 2 " "Info: 261: + IC(0.000 ns) + CELL(0.086 ns) = 117.316 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.402 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27 262 COMB Unassigned 2 " "Info: 262: + IC(0.000 ns) + CELL(0.086 ns) = 117.402 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.488 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29 263 COMB Unassigned 2 " "Info: 263: + IC(0.000 ns) + CELL(0.086 ns) = 117.488 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.574 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31 264 COMB Unassigned 2 " "Info: 264: + IC(0.000 ns) + CELL(0.086 ns) = 117.574 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.660 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33 265 COMB Unassigned 2 " "Info: 265: + IC(0.000 ns) + CELL(0.086 ns) = 117.660 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.746 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35 266 COMB Unassigned 2 " "Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 117.746 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.832 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37 267 COMB Unassigned 2 " "Info: 267: + IC(0.000 ns) + CELL(0.086 ns) = 117.832 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.918 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39 268 COMB Unassigned 2 " "Info: 268: + IC(0.000 ns) + CELL(0.086 ns) = 117.918 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.004 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41 269 COMB Unassigned 2 " "Info: 269: + IC(0.000 ns) + CELL(0.086 ns) = 118.004 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.090 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43 270 COMB Unassigned 1 " "Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 118.090 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 118.596 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44 271 COMB Unassigned 25 " "Info: 271: + IC(0.000 ns) + CELL(0.506 ns) = 118.596 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.206 ns) 120.540 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~2300 272 COMB Unassigned 3 " "Info: 272: + IC(1.738 ns) + CELL(0.206 ns) = 120.540 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~2300'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.596 ns) 122.886 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~7 273 COMB Unassigned 2 " "Info: 273: + IC(1.750 ns) + CELL(0.596 ns) = 122.886 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.972 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~9 274 COMB Unassigned 2 " "Info: 274: + IC(0.000 ns) + CELL(0.086 ns) = 122.972 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.058 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11 275 COMB Unassigned 2 " "Info: 275: + IC(0.000 ns) + CELL(0.086 ns) = 123.058 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.144 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13 276 COMB Unassigned 2 " "Info: 276: + IC(0.000 ns) + CELL(0.086 ns) = 123.144 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.230 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15 277 COMB Unassigned 2 " "Info: 277: + IC(0.000 ns) + CELL(0.086 ns) = 123.230 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.316 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17 278 COMB Unassigned 2 " "Info: 278: + IC(0.000 ns) + CELL(0.086 ns) = 123.316 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.402 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19 279 COMB Unassigned 2 " "Info: 279: + IC(0.000 ns) + CELL(0.086 ns) = 123.402 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.488 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21 280 COMB Unassigned 2 " "Info: 280: + IC(0.000 ns) + CELL(0.086 ns) = 123.488 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.574 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23 281 COMB Unassigned 2 " "Info: 281: + IC(0.000 ns) + CELL(0.086 ns) = 123.574 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 123.767 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25 282 COMB Unassigned 2 " "Info: 282: + IC(0.107 ns) + CELL(0.086 ns) = 123.767 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.853 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27 283 COMB Unassigned 2 " "Info: 283: + IC(0.000 ns) + CELL(0.086 ns) = 123.853 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.939 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29 284 COMB Unassigned 2 " "Info: 284: + IC(0.000 ns) + CELL(0.086 ns) = 123.939 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.025 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31 285 COMB Unassigned 2 " "Info: 285: + IC(0.000 ns) + CELL(0.086 ns) = 124.025 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.111 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33 286 COMB Unassigned 2 " "Info: 286: + IC(0.000 ns) + CELL(0.086 ns) = 124.111 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.197 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35 287 COMB Unassigned 2 " "Info: 287: + IC(0.000 ns) + CELL(0.086 ns) = 124.197 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.283 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37 288 COMB Unassigned 2 " "Info: 288: + IC(0.000 ns) + CELL(0.086 ns) = 124.283 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.369 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39 289 COMB Unassigned 2 " "Info: 289: + IC(0.000 ns) + CELL(0.086 ns) = 124.369 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.455 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41 290 COMB Unassigned 2 " "Info: 290: + IC(0.000 ns) + CELL(0.086 ns) = 124.455 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.541 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43 291 COMB Unassigned 2 " "Info: 291: + IC(0.000 ns) + CELL(0.086 ns) = 124.541 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.627 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45 292 COMB Unassigned 1 " "Info: 292: + IC(0.000 ns) + CELL(0.086 ns) = 124.627 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 125.133 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46 293 COMB Unassigned 26 " "Info: 293: + IC(0.000 ns) + CELL(0.506 ns) = 125.133 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.206 ns) 127.078 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[707\]~2322 294 COMB Unassigned 3 " "Info: 294: + IC(1.739 ns) + CELL(0.206 ns) = 127.078 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[707\]~2322'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[707]~2322 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 129.005 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[4\]~9 295 COMB Unassigned 2 " "Info: 295: + IC(1.331 ns) + CELL(0.596 ns) = 129.005 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[707]~2322 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.091 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~11 296 COMB Unassigned 2 " "Info: 296: + IC(0.000 ns) + CELL(0.086 ns) = 129.091 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.177 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~13 297 COMB Unassigned 2 " "Info: 297: + IC(0.000 ns) + CELL(0.086 ns) = 129.177 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.263 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~15 298 COMB Unassigned 2 " "Info: 298: + IC(0.000 ns) + CELL(0.086 ns) = 129.263 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.349 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~17 299 COMB Unassigned 2 " "Info: 299: + IC(0.000 ns) + CELL(0.086 ns) = 129.349 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.435 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~19 300 COMB Unassigned 2 " "Info: 300: + IC(0.000 ns) + CELL(0.086 ns) = 129.435 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.521 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21 301 COMB Unassigned 2 " "Info: 301: + IC(0.000 ns) + CELL(0.086 ns) = 129.521 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.607 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23 302 COMB Unassigned 2 " "Info: 302: + IC(0.000 ns) + CELL(0.086 ns) = 129.607 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 129.800 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25 303 COMB Unassigned 2 " "Info: 303: + IC(0.107 ns) + CELL(0.086 ns) = 129.800 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.886 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27 304 COMB Unassigned 2 " "Info: 304: + IC(0.000 ns) + CELL(0.086 ns) = 129.886 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.972 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29 305 COMB Unassigned 2 " "Info: 305: + IC(0.000 ns) + CELL(0.086 ns) = 129.972 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.058 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31 306 COMB Unassigned 2 " "Info: 306: + IC(0.000 ns) + CELL(0.086 ns) = 130.058 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.144 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33 307 COMB Unassigned 2 " "Info: 307: + IC(0.000 ns) + CELL(0.086 ns) = 130.144 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.230 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35 308 COMB Unassigned 2 " "Info: 308: + IC(0.000 ns) + CELL(0.086 ns) = 130.230 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.316 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37 309 COMB Unassigned 2 " "Info: 309: + IC(0.000 ns) + CELL(0.086 ns) = 130.316 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.402 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39 310 COMB Unassigned 2 " "Info: 310: + IC(0.000 ns) + CELL(0.086 ns) = 130.402 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.488 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41 311 COMB Unassigned 2 " "Info: 311: + IC(0.000 ns) + CELL(0.086 ns) = 130.488 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.574 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43 312 COMB Unassigned 2 " "Info: 312: + IC(0.000 ns) + CELL(0.086 ns) = 130.574 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.660 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45 313 COMB Unassigned 2 " "Info: 313: + IC(0.000 ns) + CELL(0.086 ns) = 130.660 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.746 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47 314 COMB Unassigned 1 " "Info: 314: + IC(0.000 ns) + CELL(0.086 ns) = 130.746 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 131.252 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48 315 COMB Unassigned 27 " "Info: 315: + IC(0.000 ns) + CELL(0.506 ns) = 131.252 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 132.775 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[737\]~2348 316 COMB Unassigned 3 " "Info: 316: + IC(1.317 ns) + CELL(0.206 ns) = 132.775 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[737\]~2348'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 134.699 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5 317 COMB Unassigned 2 " "Info: 317: + IC(1.328 ns) + CELL(0.596 ns) = 134.699 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.785 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7 318 COMB Unassigned 2 " "Info: 318: + IC(0.000 ns) + CELL(0.086 ns) = 134.785 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.871 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9 319 COMB Unassigned 2 " "Info: 319: + IC(0.000 ns) + CELL(0.086 ns) = 134.871 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.957 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11 320 COMB Unassigned 2 " "Info: 320: + IC(0.000 ns) + CELL(0.086 ns) = 134.957 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.043 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13 321 COMB Unassigned 2 " "Info: 321: + IC(0.000 ns) + CELL(0.086 ns) = 135.043 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.129 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15 322 COMB Unassigned 2 " "Info: 322: + IC(0.000 ns) + CELL(0.086 ns) = 135.129 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.215 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17 323 COMB Unassigned 2 " "Info: 323: + IC(0.000 ns) + CELL(0.086 ns) = 135.215 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.301 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19 324 COMB Unassigned 2 " "Info: 324: + IC(0.000 ns) + CELL(0.086 ns) = 135.301 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.387 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21 325 COMB Unassigned 2 " "Info: 325: + IC(0.000 ns) + CELL(0.086 ns) = 135.387 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.473 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23 326 COMB Unassigned 2 " "Info: 326: + IC(0.000 ns) + CELL(0.086 ns) = 135.473 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.559 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25 327 COMB Unassigned 2 " "Info: 327: + IC(0.000 ns) + CELL(0.086 ns) = 135.559 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 135.752 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27 328 COMB Unassigned 2 " "Info: 328: + IC(0.107 ns) + CELL(0.086 ns) = 135.752 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.838 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29 329 COMB Unassigned 2 " "Info: 329: + IC(0.000 ns) + CELL(0.086 ns) = 135.838 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.924 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31 330 COMB Unassigned 2 " "Info: 330: + IC(0.000 ns) + CELL(0.086 ns) = 135.924 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.010 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33 331 COMB Unassigned 2 " "Info: 331: + IC(0.000 ns) + CELL(0.086 ns) = 136.010 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.096 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35 332 COMB Unassigned 2 " "Info: 332: + IC(0.000 ns) + CELL(0.086 ns) = 136.096 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.182 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37 333 COMB Unassigned 2 " "Info: 333: + IC(0.000 ns) + CELL(0.086 ns) = 136.182 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.268 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39 334 COMB Unassigned 2 " "Info: 334: + IC(0.000 ns) + CELL(0.086 ns) = 136.268 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.354 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41 335 COMB Unassigned 2 " "Info: 335: + IC(0.000 ns) + CELL(0.086 ns) = 136.354 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.440 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43 336 COMB Unassigned 2 " "Info: 336: + IC(0.000 ns) + CELL(0.086 ns) = 136.440 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.526 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45 337 COMB Unassigned 2 " "Info: 337: + IC(0.000 ns) + CELL(0.086 ns) = 136.526 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.612 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47 338 COMB Unassigned 2 " "Info: 338: + IC(0.000 ns) + CELL(0.086 ns) = 136.612 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.698 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49 339 COMB Unassigned 1 " "Info: 339: + IC(0.000 ns) + CELL(0.086 ns) = 136.698 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 137.204 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50 340 COMB Unassigned 28 " "Info: 340: + IC(0.000 ns) + CELL(0.506 ns) = 137.204 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.206 ns) 139.149 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[776\]~2366 341 COMB Unassigned 3 " "Info: 341: + IC(1.739 ns) + CELL(0.206 ns) = 139.149 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[776\]~2366'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[776]~2366 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.596 ns) 141.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19 342 COMB Unassigned 2 " "Info: 342: + IC(1.750 ns) + CELL(0.596 ns) = 141.495 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[776]~2366 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21 343 COMB Unassigned 2 " "Info: 343: + IC(0.000 ns) + CELL(0.086 ns) = 141.581 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.667 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23 344 COMB Unassigned 2 " "Info: 344: + IC(0.000 ns) + CELL(0.086 ns) = 141.667 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.753 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25 345 COMB Unassigned 2 " "Info: 345: + IC(0.000 ns) + CELL(0.086 ns) = 141.753 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 141.946 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27 346 COMB Unassigned 2 " "Info: 346: + IC(0.107 ns) + CELL(0.086 ns) = 141.946 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.032 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29 347 COMB Unassigned 2 " "Info: 347: + IC(0.000 ns) + CELL(0.086 ns) = 142.032 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.118 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31 348 COMB Unassigned 2 " "Info: 348: + IC(0.000 ns) + CELL(0.086 ns) = 142.118 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.204 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33 349 COMB Unassigned 2 " "Info: 349: + IC(0.000 ns) + CELL(0.086 ns) = 142.204 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.290 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35 350 COMB Unassigned 2 " "Info: 350: + IC(0.000 ns) + CELL(0.086 ns) = 142.290 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37 351 COMB Unassigned 2 " "Info: 351: + IC(0.000 ns) + CELL(0.086 ns) = 142.376 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.462 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39 352 COMB Unassigned 2 " "Info: 352: + IC(0.000 ns) + CELL(0.086 ns) = 142.462 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.548 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41 353 COMB Unassigned 2 " "Info: 353: + IC(0.000 ns) + CELL(0.086 ns) = 142.548 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.634 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43 354 COMB Unassigned 2 " "Info: 354: + IC(0.000 ns) + CELL(0.086 ns) = 142.634 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.720 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45 355 COMB Unassigned 2 " "Info: 355: + IC(0.000 ns) + CELL(0.086 ns) = 142.720 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47 356 COMB Unassigned 2 " "Info: 356: + IC(0.000 ns) + CELL(0.086 ns) = 142.806 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.892 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49 357 COMB Unassigned 2 " "Info: 357: + IC(0.000 ns) + CELL(0.086 ns) = 142.892 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.978 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51 358 COMB Unassigned 1 " "Info: 358: + IC(0.000 ns) + CELL(0.086 ns) = 142.978 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 143.484 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52 359 COMB Unassigned 29 " "Info: 359: + IC(0.000 ns) + CELL(0.506 ns) = 143.484 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.206 ns) 145.412 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~2400 360 COMB Unassigned 3 " "Info: 360: + IC(1.722 ns) + CELL(0.206 ns) = 145.412 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~2400'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2400 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.744 ns) + CELL(0.596 ns) 147.752 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[1\]~3 361 COMB Unassigned 2 " "Info: 361: + IC(1.744 ns) + CELL(0.596 ns) = 147.752 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2400 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.838 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~5 362 COMB Unassigned 2 " "Info: 362: + IC(0.000 ns) + CELL(0.086 ns) = 147.838 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.924 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~7 363 COMB Unassigned 2 " "Info: 363: + IC(0.000 ns) + CELL(0.086 ns) = 147.924 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.010 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~9 364 COMB Unassigned 2 " "Info: 364: + IC(0.000 ns) + CELL(0.086 ns) = 148.010 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.096 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~11 365 COMB Unassigned 2 " "Info: 365: + IC(0.000 ns) + CELL(0.086 ns) = 148.096 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.182 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~13 366 COMB Unassigned 2 " "Info: 366: + IC(0.000 ns) + CELL(0.086 ns) = 148.182 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.268 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15 367 COMB Unassigned 2 " "Info: 367: + IC(0.000 ns) + CELL(0.086 ns) = 148.268 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.354 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17 368 COMB Unassigned 2 " "Info: 368: + IC(0.000 ns) + CELL(0.086 ns) = 148.354 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.440 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19 369 COMB Unassigned 2 " "Info: 369: + IC(0.000 ns) + CELL(0.086 ns) = 148.440 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.526 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21 370 COMB Unassigned 2 " "Info: 370: + IC(0.000 ns) + CELL(0.086 ns) = 148.526 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.612 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23 371 COMB Unassigned 2 " "Info: 371: + IC(0.000 ns) + CELL(0.086 ns) = 148.612 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.698 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25 372 COMB Unassigned 2 " "Info: 372: + IC(0.000 ns) + CELL(0.086 ns) = 148.698 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.784 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27 373 COMB Unassigned 2 " "Info: 373: + IC(0.000 ns) + CELL(0.086 ns) = 148.784 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 148.977 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29 374 COMB Unassigned 2 " "Info: 374: + IC(0.107 ns) + CELL(0.086 ns) = 148.977 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.063 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31 375 COMB Unassigned 2 " "Info: 375: + IC(0.000 ns) + CELL(0.086 ns) = 149.063 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.149 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33 376 COMB Unassigned 2 " "Info: 376: + IC(0.000 ns) + CELL(0.086 ns) = 149.149 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.235 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35 377 COMB Unassigned 2 " "Info: 377: + IC(0.000 ns) + CELL(0.086 ns) = 149.235 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.321 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37 378 COMB Unassigned 2 " "Info: 378: + IC(0.000 ns) + CELL(0.086 ns) = 149.321 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.407 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39 379 COMB Unassigned 2 " "Info: 379: + IC(0.000 ns) + CELL(0.086 ns) = 149.407 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.493 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41 380 COMB Unassigned 2 " "Info: 380: + IC(0.000 ns) + CELL(0.086 ns) = 149.493 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.579 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43 381 COMB Unassigned 2 " "Info: 381: + IC(0.000 ns) + CELL(0.086 ns) = 149.579 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.665 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45 382 COMB Unassigned 2 " "Info: 382: + IC(0.000 ns) + CELL(0.086 ns) = 149.665 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.751 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47 383 COMB Unassigned 2 " "Info: 383: + IC(0.000 ns) + CELL(0.086 ns) = 149.751 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.837 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49 384 COMB Unassigned 2 " "Info: 384: + IC(0.000 ns) + CELL(0.086 ns) = 149.837 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.923 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51 385 COMB Unassigned 2 " "Info: 385: + IC(0.000 ns) + CELL(0.086 ns) = 149.923 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 150.009 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53 386 COMB Unassigned 1 " "Info: 386: + IC(0.000 ns) + CELL(0.086 ns) = 150.009 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 150.515 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54 387 COMB Unassigned 30 " "Info: 387: + IC(0.000 ns) + CELL(0.506 ns) = 150.515 ns; Loc. = Unassigned; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.206 ns) 152.431 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[833\]~2426 388 COMB Unassigned 3 " "Info: 388: + IC(1.710 ns) + CELL(0.206 ns) = 152.431 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[833\]~2426'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2426 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.596 ns) 154.378 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[2\]~5 389 COMB Unassigned 2 " "Info: 389: + IC(1.351 ns) + CELL(0.596 ns) = 154.378 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2426 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.464 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~7 390 COMB Unassigned 2 " "Info: 390: + IC(0.000 ns) + CELL(0.086 ns) = 154.464 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.550 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~9 391 COMB Unassigned 2 " "Info: 391: + IC(0.000 ns) + CELL(0.086 ns) = 154.550 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.636 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~11 392 COMB Unassigned 2 " "Info: 392: + IC(0.000 ns) + CELL(0.086 ns) = 154.636 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.722 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~13 393 COMB Unassigned 2 " "Info: 393: + IC(0.000 ns) + CELL(0.086 ns) = 154.722 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.808 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~15 394 COMB Unassigned 2 " "Info: 394: + IC(0.000 ns) + CELL(0.086 ns) = 154.808 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.894 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~17 395 COMB Unassigned 2 " "Info: 395: + IC(0.000 ns) + CELL(0.086 ns) = 154.894 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.980 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~19 396 COMB Unassigned 2 " "Info: 396: + IC(0.000 ns) + CELL(0.086 ns) = 154.980 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.066 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~21 397 COMB Unassigned 2 " "Info: 397: + IC(0.000 ns) + CELL(0.086 ns) = 155.066 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.152 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~23 398 COMB Unassigned 2 " "Info: 398: + IC(0.000 ns) + CELL(0.086 ns) = 155.152 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.238 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~25 399 COMB Unassigned 2 " "Info: 399: + IC(0.000 ns) + CELL(0.086 ns) = 155.238 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.324 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27 400 COMB Unassigned 2 " "Info: 400: + IC(0.000 ns) + CELL(0.086 ns) = 155.324 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 155.517 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29 401 COMB Unassigned 2 " "Info: 401: + IC(0.107 ns) + CELL(0.086 ns) = 155.517 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.603 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31 402 COMB Unassigned 2 " "Info: 402: + IC(0.000 ns) + CELL(0.086 ns) = 155.603 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.689 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33 403 COMB Unassigned 2 " "Info: 403: + IC(0.000 ns) + CELL(0.086 ns) = 155.689 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.775 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35 404 COMB Unassigned 2 " "Info: 404: + IC(0.000 ns) + CELL(0.086 ns) = 155.775 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.861 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37 405 COMB Unassigned 2 " "Info: 405: + IC(0.000 ns) + CELL(0.086 ns) = 155.861 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.947 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39 406 COMB Unassigned 2 " "Info: 406: + IC(0.000 ns) + CELL(0.086 ns) = 155.947 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.033 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41 407 COMB Unassigned 2 " "Info: 407: + IC(0.000 ns) + CELL(0.086 ns) = 156.033 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.119 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43 408 COMB Unassigned 2 " "Info: 408: + IC(0.000 ns) + CELL(0.086 ns) = 156.119 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.205 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45 409 COMB Unassigned 2 " "Info: 409: + IC(0.000 ns) + CELL(0.086 ns) = 156.205 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.291 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47 410 COMB Unassigned 2 " "Info: 410: + IC(0.000 ns) + CELL(0.086 ns) = 156.291 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.377 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49 411 COMB Unassigned 2 " "Info: 411: + IC(0.000 ns) + CELL(0.086 ns) = 156.377 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.463 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51 412 COMB Unassigned 2 " "Info: 412: + IC(0.000 ns) + CELL(0.086 ns) = 156.463 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.549 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53 413 COMB Unassigned 2 " "Info: 413: + IC(0.000 ns) + CELL(0.086 ns) = 156.549 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.635 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55 414 COMB Unassigned 1 " "Info: 414: + IC(0.000 ns) + CELL(0.086 ns) = 156.635 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 157.141 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56 415 COMB Unassigned 31 " "Info: 415: + IC(0.000 ns) + CELL(0.506 ns) = 157.141 ns; Loc. = Unassigned; Fanout = 31; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 159.058 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[869\]~2450 416 COMB Unassigned 3 " "Info: 416: + IC(1.711 ns) + CELL(0.206 ns) = 159.058 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[869\]~2450'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2450 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.596 ns) 161.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~13 417 COMB Unassigned 2 " "Info: 417: + IC(1.722 ns) + CELL(0.596 ns) = 161.376 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2450 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.462 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~15 418 COMB Unassigned 2 " "Info: 418: + IC(0.000 ns) + CELL(0.086 ns) = 161.462 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.548 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17 419 COMB Unassigned 2 " "Info: 419: + IC(0.000 ns) + CELL(0.086 ns) = 161.548 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.634 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19 420 COMB Unassigned 2 " "Info: 420: + IC(0.000 ns) + CELL(0.086 ns) = 161.634 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.720 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21 421 COMB Unassigned 2 " "Info: 421: + IC(0.000 ns) + CELL(0.086 ns) = 161.720 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23 422 COMB Unassigned 2 " "Info: 422: + IC(0.000 ns) + CELL(0.086 ns) = 161.806 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.892 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25 423 COMB Unassigned 2 " "Info: 423: + IC(0.000 ns) + CELL(0.086 ns) = 161.892 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.978 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27 424 COMB Unassigned 2 " "Info: 424: + IC(0.000 ns) + CELL(0.086 ns) = 161.978 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.064 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29 425 COMB Unassigned 2 " "Info: 425: + IC(0.000 ns) + CELL(0.086 ns) = 162.064 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 162.257 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31 426 COMB Unassigned 2 " "Info: 426: + IC(0.107 ns) + CELL(0.086 ns) = 162.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.343 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33 427 COMB Unassigned 2 " "Info: 427: + IC(0.000 ns) + CELL(0.086 ns) = 162.343 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.429 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35 428 COMB Unassigned 2 " "Info: 428: + IC(0.000 ns) + CELL(0.086 ns) = 162.429 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.515 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37 429 COMB Unassigned 2 " "Info: 429: + IC(0.000 ns) + CELL(0.086 ns) = 162.515 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.601 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39 430 COMB Unassigned 2 " "Info: 430: + IC(0.000 ns) + CELL(0.086 ns) = 162.601 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.687 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41 431 COMB Unassigned 2 " "Info: 431: + IC(0.000 ns) + CELL(0.086 ns) = 162.687 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.773 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43 432 COMB Unassigned 2 " "Info: 432: + IC(0.000 ns) + CELL(0.086 ns) = 162.773 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.859 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45 433 COMB Unassigned 2 " "Info: 433: + IC(0.000 ns) + CELL(0.086 ns) = 162.859 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.945 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47 434 COMB Unassigned 2 " "Info: 434: + IC(0.000 ns) + CELL(0.086 ns) = 162.945 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.031 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49 435 COMB Unassigned 2 " "Info: 435: + IC(0.000 ns) + CELL(0.086 ns) = 163.031 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.117 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51 436 COMB Unassigned 2 " "Info: 436: + IC(0.000 ns) + CELL(0.086 ns) = 163.117 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.203 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53 437 COMB Unassigned 2 " "Info: 437: + IC(0.000 ns) + CELL(0.086 ns) = 163.203 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.289 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55 438 COMB Unassigned 2 " "Info: 438: + IC(0.000 ns) + CELL(0.086 ns) = 163.289 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.375 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57 439 COMB Unassigned 1 " "Info: 439: + IC(0.000 ns) + CELL(0.086 ns) = 163.375 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 163.881 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58 440 COMB Unassigned 32 " "Info: 440: + IC(0.000 ns) + CELL(0.506 ns) = 163.881 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 165.798 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[902\]~2478 441 COMB Unassigned 3 " "Info: 441: + IC(1.711 ns) + CELL(0.206 ns) = 165.798 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[902\]~2478'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[902]~2478 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.596 ns) 168.527 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15 442 COMB Unassigned 2 " "Info: 442: + IC(2.133 ns) + CELL(0.596 ns) = 168.527 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[902]~2478 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.613 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17 443 COMB Unassigned 2 " "Info: 443: + IC(0.000 ns) + CELL(0.086 ns) = 168.613 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.699 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19 444 COMB Unassigned 2 " "Info: 444: + IC(0.000 ns) + CELL(0.086 ns) = 168.699 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.785 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21 445 COMB Unassigned 2 " "Info: 445: + IC(0.000 ns) + CELL(0.086 ns) = 168.785 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.871 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23 446 COMB Unassigned 2 " "Info: 446: + IC(0.000 ns) + CELL(0.086 ns) = 168.871 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.957 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25 447 COMB Unassigned 2 " "Info: 447: + IC(0.000 ns) + CELL(0.086 ns) = 168.957 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.043 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27 448 COMB Unassigned 2 " "Info: 448: + IC(0.000 ns) + CELL(0.086 ns) = 169.043 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.129 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29 449 COMB Unassigned 2 " "Info: 449: + IC(0.000 ns) + CELL(0.086 ns) = 169.129 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 169.322 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31 450 COMB Unassigned 2 " "Info: 450: + IC(0.107 ns) + CELL(0.086 ns) = 169.322 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.408 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33 451 COMB Unassigned 2 " "Info: 451: + IC(0.000 ns) + CELL(0.086 ns) = 169.408 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.494 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35 452 COMB Unassigned 2 " "Info: 452: + IC(0.000 ns) + CELL(0.086 ns) = 169.494 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.580 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37 453 COMB Unassigned 2 " "Info: 453: + IC(0.000 ns) + CELL(0.086 ns) = 169.580 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.666 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39 454 COMB Unassigned 2 " "Info: 454: + IC(0.000 ns) + CELL(0.086 ns) = 169.666 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.752 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41 455 COMB Unassigned 2 " "Info: 455: + IC(0.000 ns) + CELL(0.086 ns) = 169.752 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.838 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43 456 COMB Unassigned 2 " "Info: 456: + IC(0.000 ns) + CELL(0.086 ns) = 169.838 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.924 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45 457 COMB Unassigned 2 " "Info: 457: + IC(0.000 ns) + CELL(0.086 ns) = 169.924 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.010 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47 458 COMB Unassigned 2 " "Info: 458: + IC(0.000 ns) + CELL(0.086 ns) = 170.010 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.096 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49 459 COMB Unassigned 2 " "Info: 459: + IC(0.000 ns) + CELL(0.086 ns) = 170.096 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.182 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51 460 COMB Unassigned 2 " "Info: 460: + IC(0.000 ns) + CELL(0.086 ns) = 170.182 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.268 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53 461 COMB Unassigned 2 " "Info: 461: + IC(0.000 ns) + CELL(0.086 ns) = 170.268 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.354 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55 462 COMB Unassigned 2 " "Info: 462: + IC(0.000 ns) + CELL(0.086 ns) = 170.354 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.440 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57 463 COMB Unassigned 2 " "Info: 463: + IC(0.000 ns) + CELL(0.086 ns) = 170.440 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.526 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59 464 COMB Unassigned 1 " "Info: 464: + IC(0.000 ns) + CELL(0.086 ns) = 170.526 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 171.032 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60 465 COMB Unassigned 33 " "Info: 465: + IC(0.000 ns) + CELL(0.506 ns) = 171.032 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.206 ns) 172.977 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[933\]~2509 466 COMB Unassigned 3 " "Info: 466: + IC(1.739 ns) + CELL(0.206 ns) = 172.977 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[933\]~2509'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[933]~2509 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.596 ns) 175.719 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13 467 COMB Unassigned 2 " "Info: 467: + IC(2.146 ns) + CELL(0.596 ns) = 175.719 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[933]~2509 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.805 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15 468 COMB Unassigned 2 " "Info: 468: + IC(0.000 ns) + CELL(0.086 ns) = 175.805 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.891 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17 469 COMB Unassigned 2 " "Info: 469: + IC(0.000 ns) + CELL(0.086 ns) = 175.891 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.977 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19 470 COMB Unassigned 2 " "Info: 470: + IC(0.000 ns) + CELL(0.086 ns) = 175.977 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.063 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21 471 COMB Unassigned 2 " "Info: 471: + IC(0.000 ns) + CELL(0.086 ns) = 176.063 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.149 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23 472 COMB Unassigned 2 " "Info: 472: + IC(0.000 ns) + CELL(0.086 ns) = 176.149 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.235 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25 473 COMB Unassigned 2 " "Info: 473: + IC(0.000 ns) + CELL(0.086 ns) = 176.235 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.321 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27 474 COMB Unassigned 2 " "Info: 474: + IC(0.000 ns) + CELL(0.086 ns) = 176.321 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.407 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29 475 COMB Unassigned 2 " "Info: 475: + IC(0.000 ns) + CELL(0.086 ns) = 176.407 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.493 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31 476 COMB Unassigned 2 " "Info: 476: + IC(0.000 ns) + CELL(0.086 ns) = 176.493 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 176.686 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33 477 COMB Unassigned 2 " "Info: 477: + IC(0.107 ns) + CELL(0.086 ns) = 176.686 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.772 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35 478 COMB Unassigned 2 " "Info: 478: + IC(0.000 ns) + CELL(0.086 ns) = 176.772 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.858 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37 479 COMB Unassigned 2 " "Info: 479: + IC(0.000 ns) + CELL(0.086 ns) = 176.858 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.944 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39 480 COMB Unassigned 2 " "Info: 480: + IC(0.000 ns) + CELL(0.086 ns) = 176.944 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.030 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41 481 COMB Unassigned 2 " "Info: 481: + IC(0.000 ns) + CELL(0.086 ns) = 177.030 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.116 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43 482 COMB Unassigned 2 " "Info: 482: + IC(0.000 ns) + CELL(0.086 ns) = 177.116 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.202 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45 483 COMB Unassigned 2 " "Info: 483: + IC(0.000 ns) + CELL(0.086 ns) = 177.202 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.288 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47 484 COMB Unassigned 2 " "Info: 484: + IC(0.000 ns) + CELL(0.086 ns) = 177.288 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.374 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49 485 COMB Unassigned 2 " "Info: 485: + IC(0.000 ns) + CELL(0.086 ns) = 177.374 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.460 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51 486 COMB Unassigned 2 " "Info: 486: + IC(0.000 ns) + CELL(0.086 ns) = 177.460 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.546 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53 487 COMB Unassigned 2 " "Info: 487: + IC(0.000 ns) + CELL(0.086 ns) = 177.546 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.632 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55 488 COMB Unassigned 2 " "Info: 488: + IC(0.000 ns) + CELL(0.086 ns) = 177.632 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.718 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57 489 COMB Unassigned 2 " "Info: 489: + IC(0.000 ns) + CELL(0.086 ns) = 177.718 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.804 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59 490 COMB Unassigned 2 " "Info: 490: + IC(0.000 ns) + CELL(0.086 ns) = 177.804 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.890 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61 491 COMB Unassigned 1 " "Info: 491: + IC(0.000 ns) + CELL(0.086 ns) = 177.890 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 178.396 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62 492 COMB Unassigned 34 " "Info: 492: + IC(0.000 ns) + CELL(0.506 ns) = 178.396 ns; Loc. = Unassigned; Fanout = 34; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.158 ns) + CELL(0.206 ns) 180.760 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[968\]~2537 493 COMB Unassigned 1 " "Info: 493: + IC(2.158 ns) + CELL(0.206 ns) = 180.760 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[968\]~2537'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2537 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.596 ns) 183.503 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~19 494 COMB Unassigned 1 " "Info: 494: + IC(2.147 ns) + CELL(0.596 ns) = 183.503 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2537 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.589 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~21 495 COMB Unassigned 1 " "Info: 495: + IC(0.000 ns) + CELL(0.086 ns) = 183.589 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.675 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~23 496 COMB Unassigned 1 " "Info: 496: + IC(0.000 ns) + CELL(0.086 ns) = 183.675 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.761 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25 497 COMB Unassigned 1 " "Info: 497: + IC(0.000 ns) + CELL(0.086 ns) = 183.761 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.847 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27 498 COMB Unassigned 1 " "Info: 498: + IC(0.000 ns) + CELL(0.086 ns) = 183.847 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.933 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29 499 COMB Unassigned 1 " "Info: 499: + IC(0.000 ns) + CELL(0.086 ns) = 183.933 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.019 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31 500 COMB Unassigned 1 " "Info: 500: + IC(0.000 ns) + CELL(0.086 ns) = 184.019 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.105 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33 501 COMB Unassigned 1 " "Info: 501: + IC(0.000 ns) + CELL(0.086 ns) = 184.105 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.191 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35 502 COMB Unassigned 1 " "Info: 502: + IC(0.000 ns) + CELL(0.086 ns) = 184.191 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.277 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37 503 COMB Unassigned 1 " "Info: 503: + IC(0.000 ns) + CELL(0.086 ns) = 184.277 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.363 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39 504 COMB Unassigned 1 " "Info: 504: + IC(0.000 ns) + CELL(0.086 ns) = 184.363 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.449 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41 505 COMB Unassigned 1 " "Info: 505: + IC(0.000 ns) + CELL(0.086 ns) = 184.449 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.535 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43 506 COMB Unassigned 1 " "Info: 506: + IC(0.000 ns) + CELL(0.086 ns) = 184.535 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.621 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45 507 COMB Unassigned 1 " "Info: 507: + IC(0.000 ns) + CELL(0.086 ns) = 184.621 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.707 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47 508 COMB Unassigned 1 " "Info: 508: + IC(0.000 ns) + CELL(0.086 ns) = 184.707 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 184.900 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49 509 COMB Unassigned 1 " "Info: 509: + IC(0.107 ns) + CELL(0.086 ns) = 184.900 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.986 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51 510 COMB Unassigned 1 " "Info: 510: + IC(0.000 ns) + CELL(0.086 ns) = 184.986 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.072 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53 511 COMB Unassigned 1 " "Info: 511: + IC(0.000 ns) + CELL(0.086 ns) = 185.072 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.158 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55 512 COMB Unassigned 1 " "Info: 512: + IC(0.000 ns) + CELL(0.086 ns) = 185.158 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.244 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57 513 COMB Unassigned 1 " "Info: 513: + IC(0.000 ns) + CELL(0.086 ns) = 185.244 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.330 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59 514 COMB Unassigned 1 " "Info: 514: + IC(0.000 ns) + CELL(0.086 ns) = 185.330 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.416 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61 515 COMB Unassigned 1 " "Info: 515: + IC(0.000 ns) + CELL(0.086 ns) = 185.416 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.502 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63 516 COMB Unassigned 1 " "Info: 516: + IC(0.000 ns) + CELL(0.086 ns) = 185.502 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 186.008 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64 517 COMB Unassigned 3 " "Info: 517: + IC(0.000 ns) + CELL(0.506 ns) = 186.008 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.621 ns) 188.721 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94 518 COMB Unassigned 2 " "Info: 518: + IC(2.092 ns) + CELL(0.621 ns) = 188.721 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.807 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96 519 COMB Unassigned 2 " "Info: 519: + IC(0.000 ns) + CELL(0.086 ns) = 188.807 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.893 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98 520 COMB Unassigned 2 " "Info: 520: + IC(0.000 ns) + CELL(0.086 ns) = 188.893 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.979 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100 521 COMB Unassigned 2 " "Info: 521: + IC(0.000 ns) + CELL(0.086 ns) = 188.979 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.065 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102 522 COMB Unassigned 2 " "Info: 522: + IC(0.000 ns) + CELL(0.086 ns) = 189.065 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.151 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104 523 COMB Unassigned 2 " "Info: 523: + IC(0.000 ns) + CELL(0.086 ns) = 189.151 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.237 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106 524 COMB Unassigned 2 " "Info: 524: + IC(0.000 ns) + CELL(0.086 ns) = 189.237 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.323 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108 525 COMB Unassigned 2 " "Info: 525: + IC(0.000 ns) + CELL(0.086 ns) = 189.323 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.409 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110 526 COMB Unassigned 2 " "Info: 526: + IC(0.000 ns) + CELL(0.086 ns) = 189.409 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112 527 COMB Unassigned 2 " "Info: 527: + IC(0.000 ns) + CELL(0.086 ns) = 189.495 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114 528 COMB Unassigned 2 " "Info: 528: + IC(0.000 ns) + CELL(0.086 ns) = 189.581 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.667 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116 529 COMB Unassigned 2 " "Info: 529: + IC(0.000 ns) + CELL(0.086 ns) = 189.667 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.753 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118 530 COMB Unassigned 2 " "Info: 530: + IC(0.000 ns) + CELL(0.086 ns) = 189.753 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.839 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120 531 COMB Unassigned 2 " "Info: 531: + IC(0.000 ns) + CELL(0.086 ns) = 189.839 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.925 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122 532 COMB Unassigned 2 " "Info: 532: + IC(0.000 ns) + CELL(0.086 ns) = 189.925 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.011 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124 533 COMB Unassigned 2 " "Info: 533: + IC(0.000 ns) + CELL(0.086 ns) = 190.011 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 190.204 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~126 534 COMB Unassigned 2 " "Info: 534: + IC(0.107 ns) + CELL(0.086 ns) = 190.204 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.290 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~128 535 COMB Unassigned 2 " "Info: 535: + IC(0.000 ns) + CELL(0.086 ns) = 190.290 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~128'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~130 536 COMB Unassigned 2 " "Info: 536: + IC(0.000 ns) + CELL(0.086 ns) = 190.376 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~130'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.462 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~132 537 COMB Unassigned 2 " "Info: 537: + IC(0.000 ns) + CELL(0.086 ns) = 190.462 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~132'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.548 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~134 538 COMB Unassigned 2 " "Info: 538: + IC(0.000 ns) + CELL(0.086 ns) = 190.548 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~134'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.634 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~136 539 COMB Unassigned 2 " "Info: 539: + IC(0.000 ns) + CELL(0.086 ns) = 190.634 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~136'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.720 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~138 540 COMB Unassigned 2 " "Info: 540: + IC(0.000 ns) + CELL(0.086 ns) = 190.720 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~138'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~140 541 COMB Unassigned 2 " "Info: 541: + IC(0.000 ns) + CELL(0.086 ns) = 190.806 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~140'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.892 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~142 542 COMB Unassigned 2 " "Info: 542: + IC(0.000 ns) + CELL(0.086 ns) = 190.892 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~142'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.978 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~144 543 COMB Unassigned 2 " "Info: 543: + IC(0.000 ns) + CELL(0.086 ns) = 190.978 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~144'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.064 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~146 544 COMB Unassigned 2 " "Info: 544: + IC(0.000 ns) + CELL(0.086 ns) = 191.064 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~146'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.150 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~148 545 COMB Unassigned 2 " "Info: 545: + IC(0.000 ns) + CELL(0.086 ns) = 191.150 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~148'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.236 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~150 546 COMB Unassigned 2 " "Info: 546: + IC(0.000 ns) + CELL(0.086 ns) = 191.236 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~150'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.322 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~152 547 COMB Unassigned 2 " "Info: 547: + IC(0.000 ns) + CELL(0.086 ns) = 191.322 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~152'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.408 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~154 548 COMB Unassigned 1 " "Info: 548: + IC(0.000 ns) + CELL(0.086 ns) = 191.408 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~154'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 191.914 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~155 549 COMB Unassigned 1 " "Info: 549: + IC(0.000 ns) + CELL(0.506 ns) = 191.914 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~155'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(0.651 ns) 194.227 ns vga:Inst_vga\|lasth~32 550 COMB Unassigned 1 " "Info: 550: + IC(1.662 ns) + CELL(0.651 ns) = 194.227 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lasth~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 vga:Inst_vga|lasth~32 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 195.039 ns vga:Inst_vga\|lasth\[31\] 551 REG Unassigned 2 " "Info: 551: + IC(0.188 ns) + CELL(0.624 ns) = 195.039 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga:Inst_vga\|lasth\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lasth~32 vga:Inst_vga|lasth[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "84.395 ns ( 43.27 % ) " "Info: Total cell delay = 84.395 ns ( 43.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "110.644 ns ( 56.73 % ) " "Info: Total interconnect delay = 110.644 ns ( 56.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "195.039 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2111 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[448]~2169 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2181 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~2194 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[647]~2273 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[707]~2322 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[776]~2366 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2400 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2426 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2450 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[902]~2478 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[933]~2509 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2537 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 vga:Inst_vga|lasth~32 vga:Inst_vga|lasth[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "195.039 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2111 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[448]~2169 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2181 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~2194 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[647]~2273 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[707]~2322 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[776]~2366 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2400 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2426 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2450 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[902]~2478 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[933]~2509 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2537 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 vga:Inst_vga|lasth~32 vga:Inst_vga|lasth[31] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "195.039 ns register register " "Info: Estimated most critical path is register to register delay of 195.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:Inst_vga\|cnt\[31\] 1 REG LAB_X51_Y32 122 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X51_Y32; Fanout = 122; REG Node = 'vga:Inst_vga\|cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:Inst_vga|cnt[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.651 ns) 1.921 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[0\]~30 2 COMB LAB_X47_Y33 4 " "Info: 2: + IC(1.270 ns) + CELL(0.651 ns) = 1.921 ns; Loc. = LAB_X47_Y33; Fanout = 4; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[0\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.596 ns) 4.232 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62 3 COMB LAB_X51_Y32 2 " "Info: 3: + IC(1.715 ns) + CELL(0.596 ns) = 4.232 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.318 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64 4 COMB LAB_X51_Y32 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 4.318 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.404 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66 5 COMB LAB_X51_Y32 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.404 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.490 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68 6 COMB LAB_X51_Y32 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.490 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.576 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70 7 COMB LAB_X51_Y32 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.576 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.662 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72 8 COMB LAB_X51_Y32 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.662 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.748 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74 9 COMB LAB_X51_Y32 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.748 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.834 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76 10 COMB LAB_X51_Y32 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.834 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.920 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78 11 COMB LAB_X51_Y32 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.920 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.006 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80 12 COMB LAB_X51_Y32 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.006 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.092 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82 13 COMB LAB_X51_Y32 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.092 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.178 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84 14 COMB LAB_X51_Y32 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.178 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.264 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86 15 COMB LAB_X51_Y32 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 5.264 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.350 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88 16 COMB LAB_X51_Y32 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 5.350 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.436 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90 17 COMB LAB_X51_Y32 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 5.436 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 5.629 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92 18 COMB LAB_X51_Y31 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 5.629 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.715 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94 19 COMB LAB_X51_Y31 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 5.715 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.801 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96 20 COMB LAB_X51_Y31 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.801 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.887 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98 21 COMB LAB_X51_Y31 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 5.887 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.973 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100 22 COMB LAB_X51_Y31 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 5.973 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.059 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102 23 COMB LAB_X51_Y31 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 6.059 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.145 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104 24 COMB LAB_X51_Y31 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 6.145 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.231 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106 25 COMB LAB_X51_Y31 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 6.231 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.317 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108 26 COMB LAB_X51_Y31 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 6.317 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.403 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110 27 COMB LAB_X51_Y31 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 6.403 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.489 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112 28 COMB LAB_X51_Y31 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 6.489 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.575 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114 29 COMB LAB_X51_Y31 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 6.575 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.661 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116 30 COMB LAB_X51_Y31 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 6.661 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.747 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118 31 COMB LAB_X51_Y31 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 6.747 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.833 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120 32 COMB LAB_X51_Y31 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 6.833 ns; Loc. = LAB_X51_Y31; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.339 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121 33 COMB LAB_X51_Y31 40 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 7.339 ns; Loc. = LAB_X51_Y31; Fanout = 40; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.206 ns) 8.873 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\] 34 COMB LAB_X50_Y29 36 " "Info: 34: + IC(1.328 ns) + CELL(0.206 ns) = 8.873 ns; Loc. = LAB_X50_Y29; Fanout = 36; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 9.685 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\] 35 COMB LAB_X50_Y29 33 " "Info: 35: + IC(0.606 ns) + CELL(0.206 ns) = 9.685 ns; Loc. = LAB_X50_Y29; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.206 ns) 11.601 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\] 36 COMB LAB_X52_Y28 30 " "Info: 36: + IC(1.710 ns) + CELL(0.206 ns) = 11.601 ns; Loc. = LAB_X52_Y28; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 13.138 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\] 37 COMB LAB_X53_Y31 27 " "Info: 37: + IC(1.331 ns) + CELL(0.206 ns) = 13.138 ns; Loc. = LAB_X53_Y31; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 14.675 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\] 38 COMB LAB_X52_Y35 24 " "Info: 38: + IC(1.331 ns) + CELL(0.206 ns) = 14.675 ns; Loc. = LAB_X52_Y35; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 15.487 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\] 39 COMB LAB_X52_Y35 21 " "Info: 39: + IC(0.606 ns) + CELL(0.206 ns) = 15.487 ns; Loc. = LAB_X52_Y35; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.820 ns) + CELL(0.206 ns) 18.513 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\] 40 COMB LAB_X59_Y26 18 " "Info: 40: + IC(2.820 ns) + CELL(0.206 ns) = 18.513 ns; Loc. = LAB_X59_Y26; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.206 ns) 20.468 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\] 41 COMB LAB_X58_Y32 16 " "Info: 41: + IC(1.749 ns) + CELL(0.206 ns) = 20.468 ns; Loc. = LAB_X58_Y32; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.319 ns) 21.951 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\] 42 COMB LAB_X57_Y34 6 " "Info: 42: + IC(1.164 ns) + CELL(0.319 ns) = 21.951 ns; Loc. = LAB_X57_Y34; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 22.763 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2050 43 COMB LAB_X57_Y34 3 " "Info: 43: + IC(0.442 ns) + CELL(0.370 ns) = 22.763 ns; Loc. = LAB_X57_Y34; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2050'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.651 ns) 23.575 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4 44 COMB LAB_X57_Y34 3 " "Info: 44: + IC(0.161 ns) + CELL(0.651 ns) = 23.575 ns; Loc. = LAB_X57_Y34; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 } "NODE_NAME" } } { "db/add_sub_mkc.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/add_sub_mkc.tdf" 30 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 24.387 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2052 45 COMB LAB_X57_Y34 3 " "Info: 45: + IC(0.606 ns) + CELL(0.206 ns) = 24.387 ns; Loc. = LAB_X57_Y34; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2052'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 25.589 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3 46 COMB LAB_X57_Y34 2 " "Info: 46: + IC(0.606 ns) + CELL(0.596 ns) = 25.589 ns; Loc. = LAB_X57_Y34; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.675 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5 47 COMB LAB_X57_Y34 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 25.675 ns; Loc. = LAB_X57_Y34; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.181 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6 48 COMB LAB_X57_Y34 6 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 26.181 ns; Loc. = LAB_X57_Y34; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 26.993 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2055 49 COMB LAB_X57_Y34 3 " "Info: 49: + IC(0.606 ns) + CELL(0.206 ns) = 26.993 ns; Loc. = LAB_X57_Y34; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2055'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 28.501 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3 50 COMB LAB_X58_Y34 2 " "Info: 50: + IC(0.912 ns) + CELL(0.596 ns) = 28.501 ns; Loc. = LAB_X58_Y34; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.587 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5 51 COMB LAB_X58_Y34 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 28.587 ns; Loc. = LAB_X58_Y34; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.673 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7 52 COMB LAB_X58_Y34 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 28.673 ns; Loc. = LAB_X58_Y34; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.179 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8 53 COMB LAB_X58_Y34 7 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 29.179 ns; Loc. = LAB_X58_Y34; Fanout = 7; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 29.991 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2059 54 COMB LAB_X58_Y34 3 " "Info: 54: + IC(0.606 ns) + CELL(0.206 ns) = 29.991 ns; Loc. = LAB_X58_Y34; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2059'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 31.193 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3 55 COMB LAB_X58_Y34 2 " "Info: 55: + IC(0.606 ns) + CELL(0.596 ns) = 31.193 ns; Loc. = LAB_X58_Y34; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.279 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5 56 COMB LAB_X58_Y34 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 31.279 ns; Loc. = LAB_X58_Y34; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.365 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7 57 COMB LAB_X58_Y34 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 31.365 ns; Loc. = LAB_X58_Y34; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.451 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9 58 COMB LAB_X58_Y34 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 31.451 ns; Loc. = LAB_X58_Y34; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 31.957 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10 59 COMB LAB_X58_Y34 8 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 31.957 ns; Loc. = LAB_X58_Y34; Fanout = 8; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 33.075 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[129\]~2063 60 COMB LAB_X59_Y34 3 " "Info: 60: + IC(0.912 ns) + CELL(0.206 ns) = 33.075 ns; Loc. = LAB_X59_Y34; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[129\]~2063'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 34.999 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~5 61 COMB LAB_X59_Y32 2 " "Info: 61: + IC(1.328 ns) + CELL(0.596 ns) = 34.999 ns; Loc. = LAB_X59_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.085 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7 62 COMB LAB_X59_Y32 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 35.085 ns; Loc. = LAB_X59_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.171 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9 63 COMB LAB_X59_Y32 2 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 35.171 ns; Loc. = LAB_X59_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.257 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11 64 COMB LAB_X59_Y32 1 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 35.257 ns; Loc. = LAB_X59_Y32; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 35.763 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12 65 COMB LAB_X59_Y32 9 " "Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 35.763 ns; Loc. = LAB_X59_Y32; Fanout = 9; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 36.575 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2070 66 COMB LAB_X59_Y32 3 " "Info: 66: + IC(0.606 ns) + CELL(0.206 ns) = 36.575 ns; Loc. = LAB_X59_Y32; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2070'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 38.083 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3 67 COMB LAB_X58_Y32 2 " "Info: 67: + IC(0.912 ns) + CELL(0.596 ns) = 38.083 ns; Loc. = LAB_X58_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.169 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5 68 COMB LAB_X58_Y32 2 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 38.169 ns; Loc. = LAB_X58_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.255 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7 69 COMB LAB_X58_Y32 2 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 38.255 ns; Loc. = LAB_X58_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.341 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9 70 COMB LAB_X58_Y32 2 " "Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 38.341 ns; Loc. = LAB_X58_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.427 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11 71 COMB LAB_X58_Y32 2 " "Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 38.427 ns; Loc. = LAB_X58_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.513 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13 72 COMB LAB_X58_Y32 1 " "Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 38.513 ns; Loc. = LAB_X58_Y32; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 39.019 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14 73 COMB LAB_X58_Y32 10 " "Info: 73: + IC(0.000 ns) + CELL(0.506 ns) = 39.019 ns; Loc. = LAB_X58_Y32; Fanout = 10; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 39.831 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~2077 74 COMB LAB_X58_Y32 3 " "Info: 74: + IC(0.606 ns) + CELL(0.206 ns) = 39.831 ns; Loc. = LAB_X58_Y32; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[192\]~2077'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 41.758 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~3 75 COMB LAB_X59_Y28 2 " "Info: 75: + IC(1.331 ns) + CELL(0.596 ns) = 41.758 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.844 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5 76 COMB LAB_X59_Y28 2 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 41.844 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 41.930 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7 77 COMB LAB_X59_Y28 2 " "Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 41.930 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.016 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9 78 COMB LAB_X59_Y28 2 " "Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 42.016 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.102 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11 79 COMB LAB_X59_Y28 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 42.102 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.188 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13 80 COMB LAB_X59_Y28 2 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 42.188 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.274 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15 81 COMB LAB_X59_Y28 1 " "Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 42.274 ns; Loc. = LAB_X59_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 42.780 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16 82 COMB LAB_X59_Y28 11 " "Info: 82: + IC(0.000 ns) + CELL(0.506 ns) = 42.780 ns; Loc. = LAB_X59_Y28; Fanout = 11; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.206 ns) 44.314 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2085 83 COMB LAB_X58_Y26 3 " "Info: 83: + IC(1.328 ns) + CELL(0.206 ns) = 44.314 ns; Loc. = LAB_X58_Y26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2085'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.596 ns) 46.237 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3 84 COMB LAB_X58_Y28 2 " "Info: 84: + IC(1.327 ns) + CELL(0.596 ns) = 46.237 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.323 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5 85 COMB LAB_X58_Y28 2 " "Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 46.323 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.409 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7 86 COMB LAB_X58_Y28 2 " "Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 46.409 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9 87 COMB LAB_X58_Y28 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 46.495 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11 88 COMB LAB_X58_Y28 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 46.581 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.667 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13 89 COMB LAB_X58_Y28 2 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 46.667 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.753 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15 90 COMB LAB_X58_Y28 2 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 46.753 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 46.839 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17 91 COMB LAB_X58_Y28 1 " "Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 46.839 ns; Loc. = LAB_X58_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 47.345 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18 92 COMB LAB_X58_Y28 12 " "Info: 92: + IC(0.000 ns) + CELL(0.506 ns) = 47.345 ns; Loc. = LAB_X58_Y28; Fanout = 12; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.206 ns) 48.879 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2094 93 COMB LAB_X58_Y26 3 " "Info: 93: + IC(1.328 ns) + CELL(0.206 ns) = 48.879 ns; Loc. = LAB_X58_Y26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2094'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 50.387 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3 94 COMB LAB_X57_Y26 2 " "Info: 94: + IC(0.912 ns) + CELL(0.596 ns) = 50.387 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.473 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5 95 COMB LAB_X57_Y26 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 50.473 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.559 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7 96 COMB LAB_X57_Y26 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 50.559 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.645 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9 97 COMB LAB_X57_Y26 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 50.645 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.731 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11 98 COMB LAB_X57_Y26 2 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 50.731 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.817 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13 99 COMB LAB_X57_Y26 2 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 50.817 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.903 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15 100 COMB LAB_X57_Y26 2 " "Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 50.903 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 50.989 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17 101 COMB LAB_X57_Y26 2 " "Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 50.989 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 51.075 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19 102 COMB LAB_X57_Y26 1 " "Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 51.075 ns; Loc. = LAB_X57_Y26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 51.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20 103 COMB LAB_X57_Y26 13 " "Info: 103: + IC(0.000 ns) + CELL(0.506 ns) = 51.581 ns; Loc. = LAB_X57_Y26; Fanout = 13; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 52.393 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[288\]~2104 104 COMB LAB_X57_Y26 3 " "Info: 104: + IC(0.606 ns) + CELL(0.206 ns) = 52.393 ns; Loc. = LAB_X57_Y26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[288\]~2104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2104 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.596 ns) 54.293 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[1\]~3 105 COMB LAB_X59_Y26 2 " "Info: 105: + IC(1.304 ns) + CELL(0.596 ns) = 54.293 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.379 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[2\]~5 106 COMB LAB_X59_Y26 2 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 54.379 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.465 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~7 107 COMB LAB_X59_Y26 2 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 54.465 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.551 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~9 108 COMB LAB_X59_Y26 2 " "Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 54.551 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.637 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~11 109 COMB LAB_X59_Y26 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 54.637 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.723 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~13 110 COMB LAB_X59_Y26 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 54.723 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.809 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~15 111 COMB LAB_X59_Y26 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 54.809 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.895 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~17 112 COMB LAB_X59_Y26 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 54.895 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 54.981 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~19 113 COMB LAB_X59_Y26 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 54.981 ns; Loc. = LAB_X59_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 55.067 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21 114 COMB LAB_X59_Y26 1 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 55.067 ns; Loc. = LAB_X59_Y26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 55.573 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22 115 COMB LAB_X59_Y26 14 " "Info: 115: + IC(0.000 ns) + CELL(0.506 ns) = 55.573 ns; Loc. = LAB_X59_Y26; Fanout = 14; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 57.503 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[324\]~2111 116 COMB LAB_X57_Y23 3 " "Info: 116: + IC(1.724 ns) + CELL(0.206 ns) = 57.503 ns; Loc. = LAB_X57_Y23; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[324\]~2111'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2111 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.596 ns) 59.416 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11 117 COMB LAB_X58_Y22 2 " "Info: 117: + IC(1.317 ns) + CELL(0.596 ns) = 59.416 ns; Loc. = LAB_X58_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2111 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.502 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13 118 COMB LAB_X58_Y22 2 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 59.502 ns; Loc. = LAB_X58_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.588 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15 119 COMB LAB_X58_Y22 2 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 59.588 ns; Loc. = LAB_X58_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.674 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17 120 COMB LAB_X58_Y22 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 59.674 ns; Loc. = LAB_X58_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.760 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19 121 COMB LAB_X58_Y22 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 59.760 ns; Loc. = LAB_X58_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.846 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21 122 COMB LAB_X58_Y22 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 59.846 ns; Loc. = LAB_X58_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 59.932 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23 123 COMB LAB_X58_Y22 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 59.932 ns; Loc. = LAB_X58_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 60.438 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24 124 COMB LAB_X58_Y22 15 " "Info: 124: + IC(0.000 ns) + CELL(0.506 ns) = 60.438 ns; Loc. = LAB_X58_Y22; Fanout = 15; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 61.975 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[356\]~2123 125 COMB LAB_X57_Y25 3 " "Info: 125: + IC(1.331 ns) + CELL(0.206 ns) = 61.975 ns; Loc. = LAB_X57_Y25; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[356\]~2123'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.596 ns) 63.888 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~11 126 COMB LAB_X58_Y24 2 " "Info: 126: + IC(1.317 ns) + CELL(0.596 ns) = 63.888 ns; Loc. = LAB_X58_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.974 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13 127 COMB LAB_X58_Y24 2 " "Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 63.974 ns; Loc. = LAB_X58_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.060 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15 128 COMB LAB_X58_Y24 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 64.060 ns; Loc. = LAB_X58_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.146 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17 129 COMB LAB_X58_Y24 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 64.146 ns; Loc. = LAB_X58_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.232 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19 130 COMB LAB_X58_Y24 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 64.232 ns; Loc. = LAB_X58_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.318 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21 131 COMB LAB_X58_Y24 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 64.318 ns; Loc. = LAB_X58_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.404 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23 132 COMB LAB_X58_Y24 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 64.404 ns; Loc. = LAB_X58_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 64.490 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25 133 COMB LAB_X58_Y24 1 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 64.490 ns; Loc. = LAB_X58_Y24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 64.996 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26 134 COMB LAB_X58_Y24 16 " "Info: 134: + IC(0.000 ns) + CELL(0.506 ns) = 64.996 ns; Loc. = LAB_X58_Y24; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 66.926 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2140 135 COMB LAB_X56_Y28 3 " "Info: 135: + IC(1.724 ns) + CELL(0.206 ns) = 66.926 ns; Loc. = LAB_X56_Y28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2140'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.596 ns) 69.246 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3 136 COMB LAB_X58_Y25 2 " "Info: 136: + IC(1.724 ns) + CELL(0.596 ns) = 69.246 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.332 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5 137 COMB LAB_X58_Y25 2 " "Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 69.332 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.418 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7 138 COMB LAB_X58_Y25 2 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 69.418 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.504 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9 139 COMB LAB_X58_Y25 2 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 69.504 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.590 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11 140 COMB LAB_X58_Y25 2 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 69.590 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.676 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13 141 COMB LAB_X58_Y25 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 69.676 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.762 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15 142 COMB LAB_X58_Y25 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 69.762 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.848 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17 143 COMB LAB_X58_Y25 2 " "Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 69.848 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.934 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19 144 COMB LAB_X58_Y25 2 " "Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 69.934 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.020 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21 145 COMB LAB_X58_Y25 2 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 70.020 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.106 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23 146 COMB LAB_X58_Y25 2 " "Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 70.106 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.192 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25 147 COMB LAB_X58_Y25 2 " "Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 70.192 ns; Loc. = LAB_X58_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.278 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27 148 COMB LAB_X58_Y25 1 " "Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 70.278 ns; Loc. = LAB_X58_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 70.784 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28 149 COMB LAB_X58_Y25 17 " "Info: 149: + IC(0.000 ns) + CELL(0.506 ns) = 70.784 ns; Loc. = LAB_X58_Y25; Fanout = 17; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 72.714 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2153 150 COMB LAB_X56_Y28 3 " "Info: 150: + IC(1.724 ns) + CELL(0.206 ns) = 72.714 ns; Loc. = LAB_X56_Y28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2153'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.596 ns) 75.441 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5 151 COMB LAB_X58_Y23 2 " "Info: 151: + IC(2.131 ns) + CELL(0.596 ns) = 75.441 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.527 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7 152 COMB LAB_X58_Y23 2 " "Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 75.527 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.613 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9 153 COMB LAB_X58_Y23 2 " "Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 75.613 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.699 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11 154 COMB LAB_X58_Y23 2 " "Info: 154: + IC(0.000 ns) + CELL(0.086 ns) = 75.699 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.785 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13 155 COMB LAB_X58_Y23 2 " "Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 75.785 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.871 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15 156 COMB LAB_X58_Y23 2 " "Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 75.871 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.957 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17 157 COMB LAB_X58_Y23 2 " "Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 75.957 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.043 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19 158 COMB LAB_X58_Y23 2 " "Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 76.043 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.129 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21 159 COMB LAB_X58_Y23 2 " "Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 76.129 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.215 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23 160 COMB LAB_X58_Y23 2 " "Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 76.215 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.301 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25 161 COMB LAB_X58_Y23 2 " "Info: 161: + IC(0.000 ns) + CELL(0.086 ns) = 76.301 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.387 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27 162 COMB LAB_X58_Y23 2 " "Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 76.387 ns; Loc. = LAB_X58_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 76.473 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29 163 COMB LAB_X58_Y23 1 " "Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 76.473 ns; Loc. = LAB_X58_Y23; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 76.979 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30 164 COMB LAB_X58_Y23 18 " "Info: 164: + IC(0.000 ns) + CELL(0.506 ns) = 76.979 ns; Loc. = LAB_X58_Y23; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.206 ns) 79.648 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[448\]~2169 165 COMB LAB_X52_Y36 3 " "Info: 165: + IC(2.463 ns) + CELL(0.206 ns) = 79.648 ns; Loc. = LAB_X52_Y36; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[448\]~2169'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[448]~2169 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.596 ns) 82.393 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[1\]~3 166 COMB LAB_X56_Y28 2 " "Info: 166: + IC(2.149 ns) + CELL(0.596 ns) = 82.393 ns; Loc. = LAB_X56_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[448]~2169 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.479 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[2\]~5 167 COMB LAB_X56_Y28 2 " "Info: 167: + IC(0.000 ns) + CELL(0.086 ns) = 82.479 ns; Loc. = LAB_X56_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.565 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~7 168 COMB LAB_X56_Y28 2 " "Info: 168: + IC(0.000 ns) + CELL(0.086 ns) = 82.565 ns; Loc. = LAB_X56_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.651 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9 169 COMB LAB_X56_Y28 2 " "Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 82.651 ns; Loc. = LAB_X56_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.737 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11 170 COMB LAB_X56_Y28 2 " "Info: 170: + IC(0.000 ns) + CELL(0.086 ns) = 82.737 ns; Loc. = LAB_X56_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.823 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13 171 COMB LAB_X56_Y28 2 " "Info: 171: + IC(0.000 ns) + CELL(0.086 ns) = 82.823 ns; Loc. = LAB_X56_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 82.909 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15 172 COMB LAB_X56_Y28 2 " "Info: 172: + IC(0.000 ns) + CELL(0.086 ns) = 82.909 ns; Loc. = LAB_X56_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 83.102 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17 173 COMB LAB_X56_Y27 2 " "Info: 173: + IC(0.107 ns) + CELL(0.086 ns) = 83.102 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.188 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19 174 COMB LAB_X56_Y27 2 " "Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 83.188 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.274 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21 175 COMB LAB_X56_Y27 2 " "Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 83.274 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.360 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23 176 COMB LAB_X56_Y27 2 " "Info: 176: + IC(0.000 ns) + CELL(0.086 ns) = 83.360 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.446 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25 177 COMB LAB_X56_Y27 2 " "Info: 177: + IC(0.000 ns) + CELL(0.086 ns) = 83.446 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.532 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27 178 COMB LAB_X56_Y27 2 " "Info: 178: + IC(0.000 ns) + CELL(0.086 ns) = 83.532 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.618 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29 179 COMB LAB_X56_Y27 2 " "Info: 179: + IC(0.000 ns) + CELL(0.086 ns) = 83.618 ns; Loc. = LAB_X56_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.704 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31 180 COMB LAB_X56_Y27 1 " "Info: 180: + IC(0.000 ns) + CELL(0.086 ns) = 83.704 ns; Loc. = LAB_X56_Y27; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 84.210 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32 181 COMB LAB_X56_Y27 19 " "Info: 181: + IC(0.000 ns) + CELL(0.506 ns) = 84.210 ns; Loc. = LAB_X56_Y27; Fanout = 19; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.206 ns) 86.137 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[484\]~2181 182 COMB LAB_X59_Y25 3 " "Info: 182: + IC(1.721 ns) + CELL(0.206 ns) = 86.137 ns; Loc. = LAB_X59_Y25; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[484\]~2181'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2181 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(0.596 ns) 89.193 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[5\]~11 183 COMB LAB_X52_Y36 2 " "Info: 183: + IC(2.460 ns) + CELL(0.596 ns) = 89.193 ns; Loc. = LAB_X52_Y36; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2181 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.279 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[6\]~13 184 COMB LAB_X52_Y36 2 " "Info: 184: + IC(0.000 ns) + CELL(0.086 ns) = 89.279 ns; Loc. = LAB_X52_Y36; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.365 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[7\]~15 185 COMB LAB_X52_Y36 2 " "Info: 185: + IC(0.000 ns) + CELL(0.086 ns) = 89.365 ns; Loc. = LAB_X52_Y36; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.451 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[8\]~17 186 COMB LAB_X52_Y36 2 " "Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 89.451 ns; Loc. = LAB_X52_Y36; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 89.644 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19 187 COMB LAB_X52_Y35 2 " "Info: 187: + IC(0.107 ns) + CELL(0.086 ns) = 89.644 ns; Loc. = LAB_X52_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.730 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21 188 COMB LAB_X52_Y35 2 " "Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 89.730 ns; Loc. = LAB_X52_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.816 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23 189 COMB LAB_X52_Y35 2 " "Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 89.816 ns; Loc. = LAB_X52_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.902 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25 190 COMB LAB_X52_Y35 2 " "Info: 190: + IC(0.000 ns) + CELL(0.086 ns) = 89.902 ns; Loc. = LAB_X52_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 89.988 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27 191 COMB LAB_X52_Y35 2 " "Info: 191: + IC(0.000 ns) + CELL(0.086 ns) = 89.988 ns; Loc. = LAB_X52_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.074 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29 192 COMB LAB_X52_Y35 2 " "Info: 192: + IC(0.000 ns) + CELL(0.086 ns) = 90.074 ns; Loc. = LAB_X52_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.160 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31 193 COMB LAB_X52_Y35 2 " "Info: 193: + IC(0.000 ns) + CELL(0.086 ns) = 90.160 ns; Loc. = LAB_X52_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 90.246 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33 194 COMB LAB_X52_Y35 1 " "Info: 194: + IC(0.000 ns) + CELL(0.086 ns) = 90.246 ns; Loc. = LAB_X52_Y35; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 90.752 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34 195 COMB LAB_X52_Y35 20 " "Info: 195: + IC(0.000 ns) + CELL(0.506 ns) = 90.752 ns; Loc. = LAB_X52_Y35; Fanout = 20; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.206 ns) 93.107 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[520\]~2194 196 COMB LAB_X56_Y28 3 " "Info: 196: + IC(2.149 ns) + CELL(0.206 ns) = 93.107 ns; Loc. = LAB_X56_Y28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[520\]~2194'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~2194 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.596 ns) 95.850 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~19 197 COMB LAB_X53_Y35 2 " "Info: 197: + IC(2.147 ns) + CELL(0.596 ns) = 95.850 ns; Loc. = LAB_X53_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~2194 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 95.936 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~21 198 COMB LAB_X53_Y35 2 " "Info: 198: + IC(0.000 ns) + CELL(0.086 ns) = 95.936 ns; Loc. = LAB_X53_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.022 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~23 199 COMB LAB_X53_Y35 2 " "Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 96.022 ns; Loc. = LAB_X53_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.108 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~25 200 COMB LAB_X53_Y35 2 " "Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 96.108 ns; Loc. = LAB_X53_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.194 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~27 201 COMB LAB_X53_Y35 2 " "Info: 201: + IC(0.000 ns) + CELL(0.086 ns) = 96.194 ns; Loc. = LAB_X53_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.280 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29 202 COMB LAB_X53_Y35 2 " "Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 96.280 ns; Loc. = LAB_X53_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.366 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31 203 COMB LAB_X53_Y35 2 " "Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 96.366 ns; Loc. = LAB_X53_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.452 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33 204 COMB LAB_X53_Y35 2 " "Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 96.452 ns; Loc. = LAB_X53_Y35; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.538 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35 205 COMB LAB_X53_Y35 1 " "Info: 205: + IC(0.000 ns) + CELL(0.086 ns) = 96.538 ns; Loc. = LAB_X53_Y35; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 97.044 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36 206 COMB LAB_X53_Y35 21 " "Info: 206: + IC(0.000 ns) + CELL(0.506 ns) = 97.044 ns; Loc. = LAB_X53_Y35; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 98.567 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[545\]~2219 207 COMB LAB_X53_Y36 3 " "Info: 207: + IC(1.317 ns) + CELL(0.206 ns) = 98.567 ns; Loc. = LAB_X53_Y36; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[545\]~2219'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 100.494 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[2\]~5 208 COMB LAB_X52_Y32 2 " "Info: 208: + IC(1.331 ns) + CELL(0.596 ns) = 100.494 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.580 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[3\]~7 209 COMB LAB_X52_Y32 2 " "Info: 209: + IC(0.000 ns) + CELL(0.086 ns) = 100.580 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.666 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[4\]~9 210 COMB LAB_X52_Y32 2 " "Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 100.666 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.752 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[5\]~11 211 COMB LAB_X52_Y32 2 " "Info: 211: + IC(0.000 ns) + CELL(0.086 ns) = 100.752 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.838 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[6\]~13 212 COMB LAB_X52_Y32 2 " "Info: 212: + IC(0.000 ns) + CELL(0.086 ns) = 100.838 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.924 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15 213 COMB LAB_X52_Y32 2 " "Info: 213: + IC(0.000 ns) + CELL(0.086 ns) = 100.924 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.010 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17 214 COMB LAB_X52_Y32 2 " "Info: 214: + IC(0.000 ns) + CELL(0.086 ns) = 101.010 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.096 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19 215 COMB LAB_X52_Y32 2 " "Info: 215: + IC(0.000 ns) + CELL(0.086 ns) = 101.096 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 101.289 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21 216 COMB LAB_X52_Y31 2 " "Info: 216: + IC(0.107 ns) + CELL(0.086 ns) = 101.289 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.375 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23 217 COMB LAB_X52_Y31 2 " "Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 101.375 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.461 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25 218 COMB LAB_X52_Y31 2 " "Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 101.461 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.547 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27 219 COMB LAB_X52_Y31 2 " "Info: 219: + IC(0.000 ns) + CELL(0.086 ns) = 101.547 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.633 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29 220 COMB LAB_X52_Y31 2 " "Info: 220: + IC(0.000 ns) + CELL(0.086 ns) = 101.633 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.719 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31 221 COMB LAB_X52_Y31 2 " "Info: 221: + IC(0.000 ns) + CELL(0.086 ns) = 101.719 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.805 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33 222 COMB LAB_X52_Y31 2 " "Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 101.805 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.891 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35 223 COMB LAB_X52_Y31 2 " "Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 101.891 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.977 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37 224 COMB LAB_X52_Y31 1 " "Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 101.977 ns; Loc. = LAB_X52_Y31; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 102.483 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38 225 COMB LAB_X52_Y31 22 " "Info: 225: + IC(0.000 ns) + CELL(0.506 ns) = 102.483 ns; Loc. = LAB_X52_Y31; Fanout = 22; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 104.006 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[583\]~2232 226 COMB LAB_X53_Y30 3 " "Info: 226: + IC(1.317 ns) + CELL(0.206 ns) = 104.006 ns; Loc. = LAB_X53_Y30; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[583\]~2232'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 105.930 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17 227 COMB LAB_X53_Y32 2 " "Info: 227: + IC(1.328 ns) + CELL(0.596 ns) = 105.930 ns; Loc. = LAB_X53_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.016 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19 228 COMB LAB_X53_Y32 2 " "Info: 228: + IC(0.000 ns) + CELL(0.086 ns) = 106.016 ns; Loc. = LAB_X53_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 106.209 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21 229 COMB LAB_X53_Y31 2 " "Info: 229: + IC(0.107 ns) + CELL(0.086 ns) = 106.209 ns; Loc. = LAB_X53_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.295 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23 230 COMB LAB_X53_Y31 2 " "Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 106.295 ns; Loc. = LAB_X53_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.381 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25 231 COMB LAB_X53_Y31 2 " "Info: 231: + IC(0.000 ns) + CELL(0.086 ns) = 106.381 ns; Loc. = LAB_X53_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.467 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27 232 COMB LAB_X53_Y31 2 " "Info: 232: + IC(0.000 ns) + CELL(0.086 ns) = 106.467 ns; Loc. = LAB_X53_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.553 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29 233 COMB LAB_X53_Y31 2 " "Info: 233: + IC(0.000 ns) + CELL(0.086 ns) = 106.553 ns; Loc. = LAB_X53_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.639 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31 234 COMB LAB_X53_Y31 2 " "Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 106.639 ns; Loc. = LAB_X53_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.725 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33 235 COMB LAB_X53_Y31 2 " "Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 106.725 ns; Loc. = LAB_X53_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.811 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35 236 COMB LAB_X53_Y31 2 " "Info: 236: + IC(0.000 ns) + CELL(0.086 ns) = 106.811 ns; Loc. = LAB_X53_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.897 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37 237 COMB LAB_X53_Y31 2 " "Info: 237: + IC(0.000 ns) + CELL(0.086 ns) = 106.897 ns; Loc. = LAB_X53_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 106.983 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39 238 COMB LAB_X53_Y31 1 " "Info: 238: + IC(0.000 ns) + CELL(0.086 ns) = 106.983 ns; Loc. = LAB_X53_Y31; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 107.489 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40 239 COMB LAB_X53_Y31 23 " "Info: 239: + IC(0.000 ns) + CELL(0.506 ns) = 107.489 ns; Loc. = LAB_X53_Y31; Fanout = 23; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 109.012 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[614\]~2253 240 COMB LAB_X52_Y30 3 " "Info: 240: + IC(1.317 ns) + CELL(0.206 ns) = 109.012 ns; Loc. = LAB_X52_Y30; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[614\]~2253'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.596 ns) 111.318 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15 241 COMB LAB_X54_Y31 2 " "Info: 241: + IC(1.710 ns) + CELL(0.596 ns) = 111.318 ns; Loc. = LAB_X54_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.404 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17 242 COMB LAB_X54_Y31 2 " "Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 111.404 ns; Loc. = LAB_X54_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.490 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19 243 COMB LAB_X54_Y31 2 " "Info: 243: + IC(0.000 ns) + CELL(0.086 ns) = 111.490 ns; Loc. = LAB_X54_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.576 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21 244 COMB LAB_X54_Y31 2 " "Info: 244: + IC(0.000 ns) + CELL(0.086 ns) = 111.576 ns; Loc. = LAB_X54_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 111.769 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23 245 COMB LAB_X54_Y30 2 " "Info: 245: + IC(0.107 ns) + CELL(0.086 ns) = 111.769 ns; Loc. = LAB_X54_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.855 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25 246 COMB LAB_X54_Y30 2 " "Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 111.855 ns; Loc. = LAB_X54_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.941 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27 247 COMB LAB_X54_Y30 2 " "Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 111.941 ns; Loc. = LAB_X54_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.027 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29 248 COMB LAB_X54_Y30 2 " "Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 112.027 ns; Loc. = LAB_X54_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.113 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31 249 COMB LAB_X54_Y30 2 " "Info: 249: + IC(0.000 ns) + CELL(0.086 ns) = 112.113 ns; Loc. = LAB_X54_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.199 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33 250 COMB LAB_X54_Y30 2 " "Info: 250: + IC(0.000 ns) + CELL(0.086 ns) = 112.199 ns; Loc. = LAB_X54_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.285 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35 251 COMB LAB_X54_Y30 2 " "Info: 251: + IC(0.000 ns) + CELL(0.086 ns) = 112.285 ns; Loc. = LAB_X54_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.371 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37 252 COMB LAB_X54_Y30 2 " "Info: 252: + IC(0.000 ns) + CELL(0.086 ns) = 112.371 ns; Loc. = LAB_X54_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.457 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39 253 COMB LAB_X54_Y30 2 " "Info: 253: + IC(0.000 ns) + CELL(0.086 ns) = 112.457 ns; Loc. = LAB_X54_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 112.543 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41 254 COMB LAB_X54_Y30 1 " "Info: 254: + IC(0.000 ns) + CELL(0.086 ns) = 112.543 ns; Loc. = LAB_X54_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 113.049 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42 255 COMB LAB_X54_Y30 24 " "Info: 255: + IC(0.000 ns) + CELL(0.506 ns) = 113.049 ns; Loc. = LAB_X54_Y30; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.206 ns) 114.559 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[647\]~2273 256 COMB LAB_X52_Y30 3 " "Info: 256: + IC(1.304 ns) + CELL(0.206 ns) = 114.559 ns; Loc. = LAB_X52_Y30; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[647\]~2273'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[647]~2273 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.596 ns) 116.865 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~17 257 COMB LAB_X54_Y29 2 " "Info: 257: + IC(1.710 ns) + CELL(0.596 ns) = 116.865 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[647]~2273 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.951 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19 258 COMB LAB_X54_Y29 2 " "Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 116.951 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.037 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21 259 COMB LAB_X54_Y29 2 " "Info: 259: + IC(0.000 ns) + CELL(0.086 ns) = 117.037 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 117.230 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23 260 COMB LAB_X54_Y28 2 " "Info: 260: + IC(0.107 ns) + CELL(0.086 ns) = 117.230 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.316 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25 261 COMB LAB_X54_Y28 2 " "Info: 261: + IC(0.000 ns) + CELL(0.086 ns) = 117.316 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.402 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27 262 COMB LAB_X54_Y28 2 " "Info: 262: + IC(0.000 ns) + CELL(0.086 ns) = 117.402 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.488 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29 263 COMB LAB_X54_Y28 2 " "Info: 263: + IC(0.000 ns) + CELL(0.086 ns) = 117.488 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.574 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31 264 COMB LAB_X54_Y28 2 " "Info: 264: + IC(0.000 ns) + CELL(0.086 ns) = 117.574 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.660 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33 265 COMB LAB_X54_Y28 2 " "Info: 265: + IC(0.000 ns) + CELL(0.086 ns) = 117.660 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.746 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35 266 COMB LAB_X54_Y28 2 " "Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 117.746 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.832 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37 267 COMB LAB_X54_Y28 2 " "Info: 267: + IC(0.000 ns) + CELL(0.086 ns) = 117.832 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.918 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39 268 COMB LAB_X54_Y28 2 " "Info: 268: + IC(0.000 ns) + CELL(0.086 ns) = 117.918 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.004 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41 269 COMB LAB_X54_Y28 2 " "Info: 269: + IC(0.000 ns) + CELL(0.086 ns) = 118.004 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 118.090 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43 270 COMB LAB_X54_Y28 1 " "Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 118.090 ns; Loc. = LAB_X54_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 118.596 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44 271 COMB LAB_X54_Y28 25 " "Info: 271: + IC(0.000 ns) + CELL(0.506 ns) = 118.596 ns; Loc. = LAB_X54_Y28; Fanout = 25; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.206 ns) 120.540 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~2300 272 COMB LAB_X53_Y23 3 " "Info: 272: + IC(1.738 ns) + CELL(0.206 ns) = 120.540 ns; Loc. = LAB_X53_Y23; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[674\]~2300'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.596 ns) 122.886 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~7 273 COMB LAB_X52_Y29 2 " "Info: 273: + IC(1.750 ns) + CELL(0.596 ns) = 122.886 ns; Loc. = LAB_X52_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.972 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~9 274 COMB LAB_X52_Y29 2 " "Info: 274: + IC(0.000 ns) + CELL(0.086 ns) = 122.972 ns; Loc. = LAB_X52_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.058 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11 275 COMB LAB_X52_Y29 2 " "Info: 275: + IC(0.000 ns) + CELL(0.086 ns) = 123.058 ns; Loc. = LAB_X52_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.144 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13 276 COMB LAB_X52_Y29 2 " "Info: 276: + IC(0.000 ns) + CELL(0.086 ns) = 123.144 ns; Loc. = LAB_X52_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.230 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15 277 COMB LAB_X52_Y29 2 " "Info: 277: + IC(0.000 ns) + CELL(0.086 ns) = 123.230 ns; Loc. = LAB_X52_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.316 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17 278 COMB LAB_X52_Y29 2 " "Info: 278: + IC(0.000 ns) + CELL(0.086 ns) = 123.316 ns; Loc. = LAB_X52_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.402 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19 279 COMB LAB_X52_Y29 2 " "Info: 279: + IC(0.000 ns) + CELL(0.086 ns) = 123.402 ns; Loc. = LAB_X52_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.488 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21 280 COMB LAB_X52_Y29 2 " "Info: 280: + IC(0.000 ns) + CELL(0.086 ns) = 123.488 ns; Loc. = LAB_X52_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.574 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23 281 COMB LAB_X52_Y29 2 " "Info: 281: + IC(0.000 ns) + CELL(0.086 ns) = 123.574 ns; Loc. = LAB_X52_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 123.767 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25 282 COMB LAB_X52_Y28 2 " "Info: 282: + IC(0.107 ns) + CELL(0.086 ns) = 123.767 ns; Loc. = LAB_X52_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.853 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27 283 COMB LAB_X52_Y28 2 " "Info: 283: + IC(0.000 ns) + CELL(0.086 ns) = 123.853 ns; Loc. = LAB_X52_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.939 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29 284 COMB LAB_X52_Y28 2 " "Info: 284: + IC(0.000 ns) + CELL(0.086 ns) = 123.939 ns; Loc. = LAB_X52_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.025 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31 285 COMB LAB_X52_Y28 2 " "Info: 285: + IC(0.000 ns) + CELL(0.086 ns) = 124.025 ns; Loc. = LAB_X52_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.111 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33 286 COMB LAB_X52_Y28 2 " "Info: 286: + IC(0.000 ns) + CELL(0.086 ns) = 124.111 ns; Loc. = LAB_X52_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.197 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35 287 COMB LAB_X52_Y28 2 " "Info: 287: + IC(0.000 ns) + CELL(0.086 ns) = 124.197 ns; Loc. = LAB_X52_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.283 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37 288 COMB LAB_X52_Y28 2 " "Info: 288: + IC(0.000 ns) + CELL(0.086 ns) = 124.283 ns; Loc. = LAB_X52_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.369 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39 289 COMB LAB_X52_Y28 2 " "Info: 289: + IC(0.000 ns) + CELL(0.086 ns) = 124.369 ns; Loc. = LAB_X52_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.455 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41 290 COMB LAB_X52_Y28 2 " "Info: 290: + IC(0.000 ns) + CELL(0.086 ns) = 124.455 ns; Loc. = LAB_X52_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.541 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43 291 COMB LAB_X52_Y28 2 " "Info: 291: + IC(0.000 ns) + CELL(0.086 ns) = 124.541 ns; Loc. = LAB_X52_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 124.627 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45 292 COMB LAB_X52_Y28 1 " "Info: 292: + IC(0.000 ns) + CELL(0.086 ns) = 124.627 ns; Loc. = LAB_X52_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 125.133 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46 293 COMB LAB_X52_Y28 26 " "Info: 293: + IC(0.000 ns) + CELL(0.506 ns) = 125.133 ns; Loc. = LAB_X52_Y28; Fanout = 26; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.206 ns) 127.078 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[707\]~2322 294 COMB LAB_X53_Y23 3 " "Info: 294: + IC(1.739 ns) + CELL(0.206 ns) = 127.078 ns; Loc. = LAB_X53_Y23; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[707\]~2322'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[707]~2322 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 129.005 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[4\]~9 295 COMB LAB_X52_Y27 2 " "Info: 295: + IC(1.331 ns) + CELL(0.596 ns) = 129.005 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[707]~2322 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.091 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~11 296 COMB LAB_X52_Y27 2 " "Info: 296: + IC(0.000 ns) + CELL(0.086 ns) = 129.091 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.177 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~13 297 COMB LAB_X52_Y27 2 " "Info: 297: + IC(0.000 ns) + CELL(0.086 ns) = 129.177 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.263 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~15 298 COMB LAB_X52_Y27 2 " "Info: 298: + IC(0.000 ns) + CELL(0.086 ns) = 129.263 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.349 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~17 299 COMB LAB_X52_Y27 2 " "Info: 299: + IC(0.000 ns) + CELL(0.086 ns) = 129.349 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.435 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~19 300 COMB LAB_X52_Y27 2 " "Info: 300: + IC(0.000 ns) + CELL(0.086 ns) = 129.435 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.521 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21 301 COMB LAB_X52_Y27 2 " "Info: 301: + IC(0.000 ns) + CELL(0.086 ns) = 129.521 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.607 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23 302 COMB LAB_X52_Y27 2 " "Info: 302: + IC(0.000 ns) + CELL(0.086 ns) = 129.607 ns; Loc. = LAB_X52_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 129.800 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25 303 COMB LAB_X52_Y26 2 " "Info: 303: + IC(0.107 ns) + CELL(0.086 ns) = 129.800 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.886 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27 304 COMB LAB_X52_Y26 2 " "Info: 304: + IC(0.000 ns) + CELL(0.086 ns) = 129.886 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.972 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29 305 COMB LAB_X52_Y26 2 " "Info: 305: + IC(0.000 ns) + CELL(0.086 ns) = 129.972 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.058 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31 306 COMB LAB_X52_Y26 2 " "Info: 306: + IC(0.000 ns) + CELL(0.086 ns) = 130.058 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.144 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33 307 COMB LAB_X52_Y26 2 " "Info: 307: + IC(0.000 ns) + CELL(0.086 ns) = 130.144 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.230 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35 308 COMB LAB_X52_Y26 2 " "Info: 308: + IC(0.000 ns) + CELL(0.086 ns) = 130.230 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.316 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37 309 COMB LAB_X52_Y26 2 " "Info: 309: + IC(0.000 ns) + CELL(0.086 ns) = 130.316 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.402 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39 310 COMB LAB_X52_Y26 2 " "Info: 310: + IC(0.000 ns) + CELL(0.086 ns) = 130.402 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.488 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41 311 COMB LAB_X52_Y26 2 " "Info: 311: + IC(0.000 ns) + CELL(0.086 ns) = 130.488 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.574 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43 312 COMB LAB_X52_Y26 2 " "Info: 312: + IC(0.000 ns) + CELL(0.086 ns) = 130.574 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.660 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45 313 COMB LAB_X52_Y26 2 " "Info: 313: + IC(0.000 ns) + CELL(0.086 ns) = 130.660 ns; Loc. = LAB_X52_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 130.746 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47 314 COMB LAB_X52_Y26 1 " "Info: 314: + IC(0.000 ns) + CELL(0.086 ns) = 130.746 ns; Loc. = LAB_X52_Y26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 131.252 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48 315 COMB LAB_X52_Y26 27 " "Info: 315: + IC(0.000 ns) + CELL(0.506 ns) = 131.252 ns; Loc. = LAB_X52_Y26; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 132.775 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[737\]~2348 316 COMB LAB_X52_Y27 3 " "Info: 316: + IC(1.317 ns) + CELL(0.206 ns) = 132.775 ns; Loc. = LAB_X52_Y27; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[737\]~2348'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 134.699 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5 317 COMB LAB_X52_Y25 2 " "Info: 317: + IC(1.328 ns) + CELL(0.596 ns) = 134.699 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.785 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7 318 COMB LAB_X52_Y25 2 " "Info: 318: + IC(0.000 ns) + CELL(0.086 ns) = 134.785 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.871 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9 319 COMB LAB_X52_Y25 2 " "Info: 319: + IC(0.000 ns) + CELL(0.086 ns) = 134.871 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.957 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11 320 COMB LAB_X52_Y25 2 " "Info: 320: + IC(0.000 ns) + CELL(0.086 ns) = 134.957 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.043 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13 321 COMB LAB_X52_Y25 2 " "Info: 321: + IC(0.000 ns) + CELL(0.086 ns) = 135.043 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.129 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15 322 COMB LAB_X52_Y25 2 " "Info: 322: + IC(0.000 ns) + CELL(0.086 ns) = 135.129 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.215 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17 323 COMB LAB_X52_Y25 2 " "Info: 323: + IC(0.000 ns) + CELL(0.086 ns) = 135.215 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.301 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19 324 COMB LAB_X52_Y25 2 " "Info: 324: + IC(0.000 ns) + CELL(0.086 ns) = 135.301 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.387 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21 325 COMB LAB_X52_Y25 2 " "Info: 325: + IC(0.000 ns) + CELL(0.086 ns) = 135.387 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.473 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23 326 COMB LAB_X52_Y25 2 " "Info: 326: + IC(0.000 ns) + CELL(0.086 ns) = 135.473 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.559 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25 327 COMB LAB_X52_Y25 2 " "Info: 327: + IC(0.000 ns) + CELL(0.086 ns) = 135.559 ns; Loc. = LAB_X52_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 135.752 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27 328 COMB LAB_X52_Y24 2 " "Info: 328: + IC(0.107 ns) + CELL(0.086 ns) = 135.752 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.838 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29 329 COMB LAB_X52_Y24 2 " "Info: 329: + IC(0.000 ns) + CELL(0.086 ns) = 135.838 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.924 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31 330 COMB LAB_X52_Y24 2 " "Info: 330: + IC(0.000 ns) + CELL(0.086 ns) = 135.924 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.010 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33 331 COMB LAB_X52_Y24 2 " "Info: 331: + IC(0.000 ns) + CELL(0.086 ns) = 136.010 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.096 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35 332 COMB LAB_X52_Y24 2 " "Info: 332: + IC(0.000 ns) + CELL(0.086 ns) = 136.096 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.182 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37 333 COMB LAB_X52_Y24 2 " "Info: 333: + IC(0.000 ns) + CELL(0.086 ns) = 136.182 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.268 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39 334 COMB LAB_X52_Y24 2 " "Info: 334: + IC(0.000 ns) + CELL(0.086 ns) = 136.268 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.354 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41 335 COMB LAB_X52_Y24 2 " "Info: 335: + IC(0.000 ns) + CELL(0.086 ns) = 136.354 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.440 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43 336 COMB LAB_X52_Y24 2 " "Info: 336: + IC(0.000 ns) + CELL(0.086 ns) = 136.440 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.526 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45 337 COMB LAB_X52_Y24 2 " "Info: 337: + IC(0.000 ns) + CELL(0.086 ns) = 136.526 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.612 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47 338 COMB LAB_X52_Y24 2 " "Info: 338: + IC(0.000 ns) + CELL(0.086 ns) = 136.612 ns; Loc. = LAB_X52_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.698 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49 339 COMB LAB_X52_Y24 1 " "Info: 339: + IC(0.000 ns) + CELL(0.086 ns) = 136.698 ns; Loc. = LAB_X52_Y24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 137.204 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50 340 COMB LAB_X52_Y24 28 " "Info: 340: + IC(0.000 ns) + CELL(0.506 ns) = 137.204 ns; Loc. = LAB_X52_Y24; Fanout = 28; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.206 ns) 139.149 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[776\]~2366 341 COMB LAB_X51_Y29 3 " "Info: 341: + IC(1.739 ns) + CELL(0.206 ns) = 139.149 ns; Loc. = LAB_X51_Y29; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[776\]~2366'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[776]~2366 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.596 ns) 141.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19 342 COMB LAB_X52_Y23 2 " "Info: 342: + IC(1.750 ns) + CELL(0.596 ns) = 141.495 ns; Loc. = LAB_X52_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[776]~2366 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21 343 COMB LAB_X52_Y23 2 " "Info: 343: + IC(0.000 ns) + CELL(0.086 ns) = 141.581 ns; Loc. = LAB_X52_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.667 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23 344 COMB LAB_X52_Y23 2 " "Info: 344: + IC(0.000 ns) + CELL(0.086 ns) = 141.667 ns; Loc. = LAB_X52_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.753 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25 345 COMB LAB_X52_Y23 2 " "Info: 345: + IC(0.000 ns) + CELL(0.086 ns) = 141.753 ns; Loc. = LAB_X52_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 141.946 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27 346 COMB LAB_X52_Y22 2 " "Info: 346: + IC(0.107 ns) + CELL(0.086 ns) = 141.946 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.032 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29 347 COMB LAB_X52_Y22 2 " "Info: 347: + IC(0.000 ns) + CELL(0.086 ns) = 142.032 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.118 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31 348 COMB LAB_X52_Y22 2 " "Info: 348: + IC(0.000 ns) + CELL(0.086 ns) = 142.118 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.204 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33 349 COMB LAB_X52_Y22 2 " "Info: 349: + IC(0.000 ns) + CELL(0.086 ns) = 142.204 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.290 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35 350 COMB LAB_X52_Y22 2 " "Info: 350: + IC(0.000 ns) + CELL(0.086 ns) = 142.290 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37 351 COMB LAB_X52_Y22 2 " "Info: 351: + IC(0.000 ns) + CELL(0.086 ns) = 142.376 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.462 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39 352 COMB LAB_X52_Y22 2 " "Info: 352: + IC(0.000 ns) + CELL(0.086 ns) = 142.462 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.548 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41 353 COMB LAB_X52_Y22 2 " "Info: 353: + IC(0.000 ns) + CELL(0.086 ns) = 142.548 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.634 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43 354 COMB LAB_X52_Y22 2 " "Info: 354: + IC(0.000 ns) + CELL(0.086 ns) = 142.634 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.720 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45 355 COMB LAB_X52_Y22 2 " "Info: 355: + IC(0.000 ns) + CELL(0.086 ns) = 142.720 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47 356 COMB LAB_X52_Y22 2 " "Info: 356: + IC(0.000 ns) + CELL(0.086 ns) = 142.806 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.892 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49 357 COMB LAB_X52_Y22 2 " "Info: 357: + IC(0.000 ns) + CELL(0.086 ns) = 142.892 ns; Loc. = LAB_X52_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.978 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51 358 COMB LAB_X52_Y22 1 " "Info: 358: + IC(0.000 ns) + CELL(0.086 ns) = 142.978 ns; Loc. = LAB_X52_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 143.484 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52 359 COMB LAB_X52_Y22 29 " "Info: 359: + IC(0.000 ns) + CELL(0.506 ns) = 143.484 ns; Loc. = LAB_X52_Y22; Fanout = 29; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.206 ns) 145.412 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~2400 360 COMB LAB_X49_Y24 3 " "Info: 360: + IC(1.722 ns) + CELL(0.206 ns) = 145.412 ns; Loc. = LAB_X49_Y24; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~2400'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2400 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.744 ns) + CELL(0.596 ns) 147.752 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[1\]~3 361 COMB LAB_X51_Y26 2 " "Info: 361: + IC(1.744 ns) + CELL(0.596 ns) = 147.752 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2400 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.838 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~5 362 COMB LAB_X51_Y26 2 " "Info: 362: + IC(0.000 ns) + CELL(0.086 ns) = 147.838 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.924 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~7 363 COMB LAB_X51_Y26 2 " "Info: 363: + IC(0.000 ns) + CELL(0.086 ns) = 147.924 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.010 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~9 364 COMB LAB_X51_Y26 2 " "Info: 364: + IC(0.000 ns) + CELL(0.086 ns) = 148.010 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.096 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~11 365 COMB LAB_X51_Y26 2 " "Info: 365: + IC(0.000 ns) + CELL(0.086 ns) = 148.096 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.182 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~13 366 COMB LAB_X51_Y26 2 " "Info: 366: + IC(0.000 ns) + CELL(0.086 ns) = 148.182 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.268 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15 367 COMB LAB_X51_Y26 2 " "Info: 367: + IC(0.000 ns) + CELL(0.086 ns) = 148.268 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.354 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17 368 COMB LAB_X51_Y26 2 " "Info: 368: + IC(0.000 ns) + CELL(0.086 ns) = 148.354 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.440 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19 369 COMB LAB_X51_Y26 2 " "Info: 369: + IC(0.000 ns) + CELL(0.086 ns) = 148.440 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.526 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21 370 COMB LAB_X51_Y26 2 " "Info: 370: + IC(0.000 ns) + CELL(0.086 ns) = 148.526 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.612 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23 371 COMB LAB_X51_Y26 2 " "Info: 371: + IC(0.000 ns) + CELL(0.086 ns) = 148.612 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.698 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25 372 COMB LAB_X51_Y26 2 " "Info: 372: + IC(0.000 ns) + CELL(0.086 ns) = 148.698 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.784 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27 373 COMB LAB_X51_Y26 2 " "Info: 373: + IC(0.000 ns) + CELL(0.086 ns) = 148.784 ns; Loc. = LAB_X51_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 148.977 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29 374 COMB LAB_X51_Y25 2 " "Info: 374: + IC(0.107 ns) + CELL(0.086 ns) = 148.977 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.063 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31 375 COMB LAB_X51_Y25 2 " "Info: 375: + IC(0.000 ns) + CELL(0.086 ns) = 149.063 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.149 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33 376 COMB LAB_X51_Y25 2 " "Info: 376: + IC(0.000 ns) + CELL(0.086 ns) = 149.149 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.235 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35 377 COMB LAB_X51_Y25 2 " "Info: 377: + IC(0.000 ns) + CELL(0.086 ns) = 149.235 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.321 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37 378 COMB LAB_X51_Y25 2 " "Info: 378: + IC(0.000 ns) + CELL(0.086 ns) = 149.321 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.407 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39 379 COMB LAB_X51_Y25 2 " "Info: 379: + IC(0.000 ns) + CELL(0.086 ns) = 149.407 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.493 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41 380 COMB LAB_X51_Y25 2 " "Info: 380: + IC(0.000 ns) + CELL(0.086 ns) = 149.493 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.579 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43 381 COMB LAB_X51_Y25 2 " "Info: 381: + IC(0.000 ns) + CELL(0.086 ns) = 149.579 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.665 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45 382 COMB LAB_X51_Y25 2 " "Info: 382: + IC(0.000 ns) + CELL(0.086 ns) = 149.665 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.751 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47 383 COMB LAB_X51_Y25 2 " "Info: 383: + IC(0.000 ns) + CELL(0.086 ns) = 149.751 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.837 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49 384 COMB LAB_X51_Y25 2 " "Info: 384: + IC(0.000 ns) + CELL(0.086 ns) = 149.837 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.923 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51 385 COMB LAB_X51_Y25 2 " "Info: 385: + IC(0.000 ns) + CELL(0.086 ns) = 149.923 ns; Loc. = LAB_X51_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 150.009 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53 386 COMB LAB_X51_Y25 1 " "Info: 386: + IC(0.000 ns) + CELL(0.086 ns) = 150.009 ns; Loc. = LAB_X51_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 150.515 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54 387 COMB LAB_X51_Y25 30 " "Info: 387: + IC(0.000 ns) + CELL(0.506 ns) = 150.515 ns; Loc. = LAB_X51_Y25; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.206 ns) 152.431 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[833\]~2426 388 COMB LAB_X49_Y24 3 " "Info: 388: + IC(1.710 ns) + CELL(0.206 ns) = 152.431 ns; Loc. = LAB_X49_Y24; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[833\]~2426'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2426 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.596 ns) 154.378 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[2\]~5 389 COMB LAB_X50_Y22 2 " "Info: 389: + IC(1.351 ns) + CELL(0.596 ns) = 154.378 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2426 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.464 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~7 390 COMB LAB_X50_Y22 2 " "Info: 390: + IC(0.000 ns) + CELL(0.086 ns) = 154.464 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.550 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~9 391 COMB LAB_X50_Y22 2 " "Info: 391: + IC(0.000 ns) + CELL(0.086 ns) = 154.550 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.636 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~11 392 COMB LAB_X50_Y22 2 " "Info: 392: + IC(0.000 ns) + CELL(0.086 ns) = 154.636 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.722 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~13 393 COMB LAB_X50_Y22 2 " "Info: 393: + IC(0.000 ns) + CELL(0.086 ns) = 154.722 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.808 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~15 394 COMB LAB_X50_Y22 2 " "Info: 394: + IC(0.000 ns) + CELL(0.086 ns) = 154.808 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.894 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~17 395 COMB LAB_X50_Y22 2 " "Info: 395: + IC(0.000 ns) + CELL(0.086 ns) = 154.894 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.980 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~19 396 COMB LAB_X50_Y22 2 " "Info: 396: + IC(0.000 ns) + CELL(0.086 ns) = 154.980 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.066 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~21 397 COMB LAB_X50_Y22 2 " "Info: 397: + IC(0.000 ns) + CELL(0.086 ns) = 155.066 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.152 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~23 398 COMB LAB_X50_Y22 2 " "Info: 398: + IC(0.000 ns) + CELL(0.086 ns) = 155.152 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.238 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~25 399 COMB LAB_X50_Y22 2 " "Info: 399: + IC(0.000 ns) + CELL(0.086 ns) = 155.238 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.324 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27 400 COMB LAB_X50_Y22 2 " "Info: 400: + IC(0.000 ns) + CELL(0.086 ns) = 155.324 ns; Loc. = LAB_X50_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 155.517 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29 401 COMB LAB_X50_Y21 2 " "Info: 401: + IC(0.107 ns) + CELL(0.086 ns) = 155.517 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.603 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31 402 COMB LAB_X50_Y21 2 " "Info: 402: + IC(0.000 ns) + CELL(0.086 ns) = 155.603 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.689 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33 403 COMB LAB_X50_Y21 2 " "Info: 403: + IC(0.000 ns) + CELL(0.086 ns) = 155.689 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.775 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35 404 COMB LAB_X50_Y21 2 " "Info: 404: + IC(0.000 ns) + CELL(0.086 ns) = 155.775 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.861 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37 405 COMB LAB_X50_Y21 2 " "Info: 405: + IC(0.000 ns) + CELL(0.086 ns) = 155.861 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.947 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39 406 COMB LAB_X50_Y21 2 " "Info: 406: + IC(0.000 ns) + CELL(0.086 ns) = 155.947 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.033 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41 407 COMB LAB_X50_Y21 2 " "Info: 407: + IC(0.000 ns) + CELL(0.086 ns) = 156.033 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.119 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43 408 COMB LAB_X50_Y21 2 " "Info: 408: + IC(0.000 ns) + CELL(0.086 ns) = 156.119 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.205 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45 409 COMB LAB_X50_Y21 2 " "Info: 409: + IC(0.000 ns) + CELL(0.086 ns) = 156.205 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.291 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47 410 COMB LAB_X50_Y21 2 " "Info: 410: + IC(0.000 ns) + CELL(0.086 ns) = 156.291 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.377 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49 411 COMB LAB_X50_Y21 2 " "Info: 411: + IC(0.000 ns) + CELL(0.086 ns) = 156.377 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.463 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51 412 COMB LAB_X50_Y21 2 " "Info: 412: + IC(0.000 ns) + CELL(0.086 ns) = 156.463 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.549 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53 413 COMB LAB_X50_Y21 2 " "Info: 413: + IC(0.000 ns) + CELL(0.086 ns) = 156.549 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.635 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55 414 COMB LAB_X50_Y21 1 " "Info: 414: + IC(0.000 ns) + CELL(0.086 ns) = 156.635 ns; Loc. = LAB_X50_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 157.141 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56 415 COMB LAB_X50_Y21 31 " "Info: 415: + IC(0.000 ns) + CELL(0.506 ns) = 157.141 ns; Loc. = LAB_X50_Y21; Fanout = 31; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 159.058 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[869\]~2450 416 COMB LAB_X53_Y22 3 " "Info: 416: + IC(1.711 ns) + CELL(0.206 ns) = 159.058 ns; Loc. = LAB_X53_Y22; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[869\]~2450'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2450 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.596 ns) 161.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~13 417 COMB LAB_X50_Y24 2 " "Info: 417: + IC(1.722 ns) + CELL(0.596 ns) = 161.376 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2450 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.462 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~15 418 COMB LAB_X50_Y24 2 " "Info: 418: + IC(0.000 ns) + CELL(0.086 ns) = 161.462 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.548 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17 419 COMB LAB_X50_Y24 2 " "Info: 419: + IC(0.000 ns) + CELL(0.086 ns) = 161.548 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.634 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19 420 COMB LAB_X50_Y24 2 " "Info: 420: + IC(0.000 ns) + CELL(0.086 ns) = 161.634 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.720 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21 421 COMB LAB_X50_Y24 2 " "Info: 421: + IC(0.000 ns) + CELL(0.086 ns) = 161.720 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23 422 COMB LAB_X50_Y24 2 " "Info: 422: + IC(0.000 ns) + CELL(0.086 ns) = 161.806 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.892 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25 423 COMB LAB_X50_Y24 2 " "Info: 423: + IC(0.000 ns) + CELL(0.086 ns) = 161.892 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.978 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27 424 COMB LAB_X50_Y24 2 " "Info: 424: + IC(0.000 ns) + CELL(0.086 ns) = 161.978 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.064 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29 425 COMB LAB_X50_Y24 2 " "Info: 425: + IC(0.000 ns) + CELL(0.086 ns) = 162.064 ns; Loc. = LAB_X50_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 162.257 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31 426 COMB LAB_X50_Y23 2 " "Info: 426: + IC(0.107 ns) + CELL(0.086 ns) = 162.257 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.343 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33 427 COMB LAB_X50_Y23 2 " "Info: 427: + IC(0.000 ns) + CELL(0.086 ns) = 162.343 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.429 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35 428 COMB LAB_X50_Y23 2 " "Info: 428: + IC(0.000 ns) + CELL(0.086 ns) = 162.429 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.515 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37 429 COMB LAB_X50_Y23 2 " "Info: 429: + IC(0.000 ns) + CELL(0.086 ns) = 162.515 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.601 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39 430 COMB LAB_X50_Y23 2 " "Info: 430: + IC(0.000 ns) + CELL(0.086 ns) = 162.601 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.687 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41 431 COMB LAB_X50_Y23 2 " "Info: 431: + IC(0.000 ns) + CELL(0.086 ns) = 162.687 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.773 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43 432 COMB LAB_X50_Y23 2 " "Info: 432: + IC(0.000 ns) + CELL(0.086 ns) = 162.773 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.859 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45 433 COMB LAB_X50_Y23 2 " "Info: 433: + IC(0.000 ns) + CELL(0.086 ns) = 162.859 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.945 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47 434 COMB LAB_X50_Y23 2 " "Info: 434: + IC(0.000 ns) + CELL(0.086 ns) = 162.945 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.031 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49 435 COMB LAB_X50_Y23 2 " "Info: 435: + IC(0.000 ns) + CELL(0.086 ns) = 163.031 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.117 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51 436 COMB LAB_X50_Y23 2 " "Info: 436: + IC(0.000 ns) + CELL(0.086 ns) = 163.117 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.203 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53 437 COMB LAB_X50_Y23 2 " "Info: 437: + IC(0.000 ns) + CELL(0.086 ns) = 163.203 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.289 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55 438 COMB LAB_X50_Y23 2 " "Info: 438: + IC(0.000 ns) + CELL(0.086 ns) = 163.289 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.375 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57 439 COMB LAB_X50_Y23 1 " "Info: 439: + IC(0.000 ns) + CELL(0.086 ns) = 163.375 ns; Loc. = LAB_X50_Y23; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 163.881 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58 440 COMB LAB_X50_Y23 32 " "Info: 440: + IC(0.000 ns) + CELL(0.506 ns) = 163.881 ns; Loc. = LAB_X50_Y23; Fanout = 32; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 165.798 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[902\]~2478 441 COMB LAB_X53_Y22 3 " "Info: 441: + IC(1.711 ns) + CELL(0.206 ns) = 165.798 ns; Loc. = LAB_X53_Y22; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[902\]~2478'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[902]~2478 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.596 ns) 168.527 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15 442 COMB LAB_X50_Y27 2 " "Info: 442: + IC(2.133 ns) + CELL(0.596 ns) = 168.527 ns; Loc. = LAB_X50_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[902]~2478 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.613 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17 443 COMB LAB_X50_Y27 2 " "Info: 443: + IC(0.000 ns) + CELL(0.086 ns) = 168.613 ns; Loc. = LAB_X50_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.699 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19 444 COMB LAB_X50_Y27 2 " "Info: 444: + IC(0.000 ns) + CELL(0.086 ns) = 168.699 ns; Loc. = LAB_X50_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.785 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21 445 COMB LAB_X50_Y27 2 " "Info: 445: + IC(0.000 ns) + CELL(0.086 ns) = 168.785 ns; Loc. = LAB_X50_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.871 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23 446 COMB LAB_X50_Y27 2 " "Info: 446: + IC(0.000 ns) + CELL(0.086 ns) = 168.871 ns; Loc. = LAB_X50_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.957 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25 447 COMB LAB_X50_Y27 2 " "Info: 447: + IC(0.000 ns) + CELL(0.086 ns) = 168.957 ns; Loc. = LAB_X50_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.043 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27 448 COMB LAB_X50_Y27 2 " "Info: 448: + IC(0.000 ns) + CELL(0.086 ns) = 169.043 ns; Loc. = LAB_X50_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.129 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29 449 COMB LAB_X50_Y27 2 " "Info: 449: + IC(0.000 ns) + CELL(0.086 ns) = 169.129 ns; Loc. = LAB_X50_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 169.322 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31 450 COMB LAB_X50_Y26 2 " "Info: 450: + IC(0.107 ns) + CELL(0.086 ns) = 169.322 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.408 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33 451 COMB LAB_X50_Y26 2 " "Info: 451: + IC(0.000 ns) + CELL(0.086 ns) = 169.408 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.494 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35 452 COMB LAB_X50_Y26 2 " "Info: 452: + IC(0.000 ns) + CELL(0.086 ns) = 169.494 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.580 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37 453 COMB LAB_X50_Y26 2 " "Info: 453: + IC(0.000 ns) + CELL(0.086 ns) = 169.580 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.666 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39 454 COMB LAB_X50_Y26 2 " "Info: 454: + IC(0.000 ns) + CELL(0.086 ns) = 169.666 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.752 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41 455 COMB LAB_X50_Y26 2 " "Info: 455: + IC(0.000 ns) + CELL(0.086 ns) = 169.752 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.838 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43 456 COMB LAB_X50_Y26 2 " "Info: 456: + IC(0.000 ns) + CELL(0.086 ns) = 169.838 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.924 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45 457 COMB LAB_X50_Y26 2 " "Info: 457: + IC(0.000 ns) + CELL(0.086 ns) = 169.924 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.010 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47 458 COMB LAB_X50_Y26 2 " "Info: 458: + IC(0.000 ns) + CELL(0.086 ns) = 170.010 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.096 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49 459 COMB LAB_X50_Y26 2 " "Info: 459: + IC(0.000 ns) + CELL(0.086 ns) = 170.096 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.182 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51 460 COMB LAB_X50_Y26 2 " "Info: 460: + IC(0.000 ns) + CELL(0.086 ns) = 170.182 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.268 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53 461 COMB LAB_X50_Y26 2 " "Info: 461: + IC(0.000 ns) + CELL(0.086 ns) = 170.268 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.354 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55 462 COMB LAB_X50_Y26 2 " "Info: 462: + IC(0.000 ns) + CELL(0.086 ns) = 170.354 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.440 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57 463 COMB LAB_X50_Y26 2 " "Info: 463: + IC(0.000 ns) + CELL(0.086 ns) = 170.440 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 170.526 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59 464 COMB LAB_X50_Y26 1 " "Info: 464: + IC(0.000 ns) + CELL(0.086 ns) = 170.526 ns; Loc. = LAB_X50_Y26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 171.032 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60 465 COMB LAB_X50_Y26 33 " "Info: 465: + IC(0.000 ns) + CELL(0.506 ns) = 171.032 ns; Loc. = LAB_X50_Y26; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.206 ns) 172.977 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[933\]~2509 466 COMB LAB_X51_Y21 3 " "Info: 466: + IC(1.739 ns) + CELL(0.206 ns) = 172.977 ns; Loc. = LAB_X51_Y21; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[933\]~2509'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[933]~2509 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.596 ns) 175.719 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13 467 COMB LAB_X49_Y28 2 " "Info: 467: + IC(2.146 ns) + CELL(0.596 ns) = 175.719 ns; Loc. = LAB_X49_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[933]~2509 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.805 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15 468 COMB LAB_X49_Y28 2 " "Info: 468: + IC(0.000 ns) + CELL(0.086 ns) = 175.805 ns; Loc. = LAB_X49_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.891 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17 469 COMB LAB_X49_Y28 2 " "Info: 469: + IC(0.000 ns) + CELL(0.086 ns) = 175.891 ns; Loc. = LAB_X49_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.977 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19 470 COMB LAB_X49_Y28 2 " "Info: 470: + IC(0.000 ns) + CELL(0.086 ns) = 175.977 ns; Loc. = LAB_X49_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.063 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21 471 COMB LAB_X49_Y28 2 " "Info: 471: + IC(0.000 ns) + CELL(0.086 ns) = 176.063 ns; Loc. = LAB_X49_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.149 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23 472 COMB LAB_X49_Y28 2 " "Info: 472: + IC(0.000 ns) + CELL(0.086 ns) = 176.149 ns; Loc. = LAB_X49_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.235 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25 473 COMB LAB_X49_Y28 2 " "Info: 473: + IC(0.000 ns) + CELL(0.086 ns) = 176.235 ns; Loc. = LAB_X49_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.321 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27 474 COMB LAB_X49_Y28 2 " "Info: 474: + IC(0.000 ns) + CELL(0.086 ns) = 176.321 ns; Loc. = LAB_X49_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.407 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29 475 COMB LAB_X49_Y28 2 " "Info: 475: + IC(0.000 ns) + CELL(0.086 ns) = 176.407 ns; Loc. = LAB_X49_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.493 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31 476 COMB LAB_X49_Y28 2 " "Info: 476: + IC(0.000 ns) + CELL(0.086 ns) = 176.493 ns; Loc. = LAB_X49_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 176.686 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33 477 COMB LAB_X49_Y27 2 " "Info: 477: + IC(0.107 ns) + CELL(0.086 ns) = 176.686 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.772 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35 478 COMB LAB_X49_Y27 2 " "Info: 478: + IC(0.000 ns) + CELL(0.086 ns) = 176.772 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.858 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37 479 COMB LAB_X49_Y27 2 " "Info: 479: + IC(0.000 ns) + CELL(0.086 ns) = 176.858 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.944 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39 480 COMB LAB_X49_Y27 2 " "Info: 480: + IC(0.000 ns) + CELL(0.086 ns) = 176.944 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.030 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41 481 COMB LAB_X49_Y27 2 " "Info: 481: + IC(0.000 ns) + CELL(0.086 ns) = 177.030 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.116 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43 482 COMB LAB_X49_Y27 2 " "Info: 482: + IC(0.000 ns) + CELL(0.086 ns) = 177.116 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.202 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45 483 COMB LAB_X49_Y27 2 " "Info: 483: + IC(0.000 ns) + CELL(0.086 ns) = 177.202 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.288 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47 484 COMB LAB_X49_Y27 2 " "Info: 484: + IC(0.000 ns) + CELL(0.086 ns) = 177.288 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.374 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49 485 COMB LAB_X49_Y27 2 " "Info: 485: + IC(0.000 ns) + CELL(0.086 ns) = 177.374 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.460 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51 486 COMB LAB_X49_Y27 2 " "Info: 486: + IC(0.000 ns) + CELL(0.086 ns) = 177.460 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.546 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53 487 COMB LAB_X49_Y27 2 " "Info: 487: + IC(0.000 ns) + CELL(0.086 ns) = 177.546 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.632 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55 488 COMB LAB_X49_Y27 2 " "Info: 488: + IC(0.000 ns) + CELL(0.086 ns) = 177.632 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.718 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57 489 COMB LAB_X49_Y27 2 " "Info: 489: + IC(0.000 ns) + CELL(0.086 ns) = 177.718 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.804 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59 490 COMB LAB_X49_Y27 2 " "Info: 490: + IC(0.000 ns) + CELL(0.086 ns) = 177.804 ns; Loc. = LAB_X49_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 177.890 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61 491 COMB LAB_X49_Y27 1 " "Info: 491: + IC(0.000 ns) + CELL(0.086 ns) = 177.890 ns; Loc. = LAB_X49_Y27; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 178.396 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62 492 COMB LAB_X49_Y27 34 " "Info: 492: + IC(0.000 ns) + CELL(0.506 ns) = 178.396 ns; Loc. = LAB_X49_Y27; Fanout = 34; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.158 ns) + CELL(0.206 ns) 180.760 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[968\]~2537 493 COMB LAB_X53_Y22 1 " "Info: 493: + IC(2.158 ns) + CELL(0.206 ns) = 180.760 ns; Loc. = LAB_X53_Y22; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[968\]~2537'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2537 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.596 ns) 183.503 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~19 494 COMB LAB_X50_Y30 1 " "Info: 494: + IC(2.147 ns) + CELL(0.596 ns) = 183.503 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2537 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.589 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~21 495 COMB LAB_X50_Y30 1 " "Info: 495: + IC(0.000 ns) + CELL(0.086 ns) = 183.589 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.675 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~23 496 COMB LAB_X50_Y30 1 " "Info: 496: + IC(0.000 ns) + CELL(0.086 ns) = 183.675 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.761 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25 497 COMB LAB_X50_Y30 1 " "Info: 497: + IC(0.000 ns) + CELL(0.086 ns) = 183.761 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.847 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27 498 COMB LAB_X50_Y30 1 " "Info: 498: + IC(0.000 ns) + CELL(0.086 ns) = 183.847 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.933 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29 499 COMB LAB_X50_Y30 1 " "Info: 499: + IC(0.000 ns) + CELL(0.086 ns) = 183.933 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.019 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31 500 COMB LAB_X50_Y30 1 " "Info: 500: + IC(0.000 ns) + CELL(0.086 ns) = 184.019 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.105 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33 501 COMB LAB_X50_Y30 1 " "Info: 501: + IC(0.000 ns) + CELL(0.086 ns) = 184.105 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.191 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35 502 COMB LAB_X50_Y30 1 " "Info: 502: + IC(0.000 ns) + CELL(0.086 ns) = 184.191 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.277 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37 503 COMB LAB_X50_Y30 1 " "Info: 503: + IC(0.000 ns) + CELL(0.086 ns) = 184.277 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.363 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39 504 COMB LAB_X50_Y30 1 " "Info: 504: + IC(0.000 ns) + CELL(0.086 ns) = 184.363 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.449 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41 505 COMB LAB_X50_Y30 1 " "Info: 505: + IC(0.000 ns) + CELL(0.086 ns) = 184.449 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.535 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43 506 COMB LAB_X50_Y30 1 " "Info: 506: + IC(0.000 ns) + CELL(0.086 ns) = 184.535 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.621 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45 507 COMB LAB_X50_Y30 1 " "Info: 507: + IC(0.000 ns) + CELL(0.086 ns) = 184.621 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.707 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47 508 COMB LAB_X50_Y30 1 " "Info: 508: + IC(0.000 ns) + CELL(0.086 ns) = 184.707 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 184.900 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49 509 COMB LAB_X50_Y29 1 " "Info: 509: + IC(0.107 ns) + CELL(0.086 ns) = 184.900 ns; Loc. = LAB_X50_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.986 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51 510 COMB LAB_X50_Y29 1 " "Info: 510: + IC(0.000 ns) + CELL(0.086 ns) = 184.986 ns; Loc. = LAB_X50_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.072 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53 511 COMB LAB_X50_Y29 1 " "Info: 511: + IC(0.000 ns) + CELL(0.086 ns) = 185.072 ns; Loc. = LAB_X50_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.158 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55 512 COMB LAB_X50_Y29 1 " "Info: 512: + IC(0.000 ns) + CELL(0.086 ns) = 185.158 ns; Loc. = LAB_X50_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.244 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57 513 COMB LAB_X50_Y29 1 " "Info: 513: + IC(0.000 ns) + CELL(0.086 ns) = 185.244 ns; Loc. = LAB_X50_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.330 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59 514 COMB LAB_X50_Y29 1 " "Info: 514: + IC(0.000 ns) + CELL(0.086 ns) = 185.330 ns; Loc. = LAB_X50_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.416 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61 515 COMB LAB_X50_Y29 1 " "Info: 515: + IC(0.000 ns) + CELL(0.086 ns) = 185.416 ns; Loc. = LAB_X50_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 185.502 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63 516 COMB LAB_X50_Y29 1 " "Info: 516: + IC(0.000 ns) + CELL(0.086 ns) = 185.502 ns; Loc. = LAB_X50_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 186.008 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64 517 COMB LAB_X50_Y29 3 " "Info: 517: + IC(0.000 ns) + CELL(0.506 ns) = 186.008 ns; Loc. = LAB_X50_Y29; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.621 ns) 188.721 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94 518 COMB LAB_X56_Y25 2 " "Info: 518: + IC(2.092 ns) + CELL(0.621 ns) = 188.721 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.807 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96 519 COMB LAB_X56_Y25 2 " "Info: 519: + IC(0.000 ns) + CELL(0.086 ns) = 188.807 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.893 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98 520 COMB LAB_X56_Y25 2 " "Info: 520: + IC(0.000 ns) + CELL(0.086 ns) = 188.893 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.979 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100 521 COMB LAB_X56_Y25 2 " "Info: 521: + IC(0.000 ns) + CELL(0.086 ns) = 188.979 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.065 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102 522 COMB LAB_X56_Y25 2 " "Info: 522: + IC(0.000 ns) + CELL(0.086 ns) = 189.065 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.151 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104 523 COMB LAB_X56_Y25 2 " "Info: 523: + IC(0.000 ns) + CELL(0.086 ns) = 189.151 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.237 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106 524 COMB LAB_X56_Y25 2 " "Info: 524: + IC(0.000 ns) + CELL(0.086 ns) = 189.237 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.323 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108 525 COMB LAB_X56_Y25 2 " "Info: 525: + IC(0.000 ns) + CELL(0.086 ns) = 189.323 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.409 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110 526 COMB LAB_X56_Y25 2 " "Info: 526: + IC(0.000 ns) + CELL(0.086 ns) = 189.409 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112 527 COMB LAB_X56_Y25 2 " "Info: 527: + IC(0.000 ns) + CELL(0.086 ns) = 189.495 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114 528 COMB LAB_X56_Y25 2 " "Info: 528: + IC(0.000 ns) + CELL(0.086 ns) = 189.581 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.667 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116 529 COMB LAB_X56_Y25 2 " "Info: 529: + IC(0.000 ns) + CELL(0.086 ns) = 189.667 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.753 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118 530 COMB LAB_X56_Y25 2 " "Info: 530: + IC(0.000 ns) + CELL(0.086 ns) = 189.753 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.839 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120 531 COMB LAB_X56_Y25 2 " "Info: 531: + IC(0.000 ns) + CELL(0.086 ns) = 189.839 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.925 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122 532 COMB LAB_X56_Y25 2 " "Info: 532: + IC(0.000 ns) + CELL(0.086 ns) = 189.925 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.011 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124 533 COMB LAB_X56_Y25 2 " "Info: 533: + IC(0.000 ns) + CELL(0.086 ns) = 190.011 ns; Loc. = LAB_X56_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 190.204 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~126 534 COMB LAB_X56_Y24 2 " "Info: 534: + IC(0.107 ns) + CELL(0.086 ns) = 190.204 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.290 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~128 535 COMB LAB_X56_Y24 2 " "Info: 535: + IC(0.000 ns) + CELL(0.086 ns) = 190.290 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~128'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~130 536 COMB LAB_X56_Y24 2 " "Info: 536: + IC(0.000 ns) + CELL(0.086 ns) = 190.376 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~130'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.462 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~132 537 COMB LAB_X56_Y24 2 " "Info: 537: + IC(0.000 ns) + CELL(0.086 ns) = 190.462 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~132'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.548 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~134 538 COMB LAB_X56_Y24 2 " "Info: 538: + IC(0.000 ns) + CELL(0.086 ns) = 190.548 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~134'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.634 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~136 539 COMB LAB_X56_Y24 2 " "Info: 539: + IC(0.000 ns) + CELL(0.086 ns) = 190.634 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~136'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.720 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~138 540 COMB LAB_X56_Y24 2 " "Info: 540: + IC(0.000 ns) + CELL(0.086 ns) = 190.720 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~138'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~140 541 COMB LAB_X56_Y24 2 " "Info: 541: + IC(0.000 ns) + CELL(0.086 ns) = 190.806 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~140'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.892 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~142 542 COMB LAB_X56_Y24 2 " "Info: 542: + IC(0.000 ns) + CELL(0.086 ns) = 190.892 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~142'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.978 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~144 543 COMB LAB_X56_Y24 2 " "Info: 543: + IC(0.000 ns) + CELL(0.086 ns) = 190.978 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~144'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.064 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~146 544 COMB LAB_X56_Y24 2 " "Info: 544: + IC(0.000 ns) + CELL(0.086 ns) = 191.064 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~146'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.150 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~148 545 COMB LAB_X56_Y24 2 " "Info: 545: + IC(0.000 ns) + CELL(0.086 ns) = 191.150 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~148'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.236 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~150 546 COMB LAB_X56_Y24 2 " "Info: 546: + IC(0.000 ns) + CELL(0.086 ns) = 191.236 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~150'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.322 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~152 547 COMB LAB_X56_Y24 2 " "Info: 547: + IC(0.000 ns) + CELL(0.086 ns) = 191.322 ns; Loc. = LAB_X56_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~152'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.408 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~154 548 COMB LAB_X56_Y24 1 " "Info: 548: + IC(0.000 ns) + CELL(0.086 ns) = 191.408 ns; Loc. = LAB_X56_Y24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~154'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 191.914 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~155 549 COMB LAB_X56_Y24 1 " "Info: 549: + IC(0.000 ns) + CELL(0.506 ns) = 191.914 ns; Loc. = LAB_X56_Y24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~155'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(0.651 ns) 194.227 ns vga:Inst_vga\|lasth~32 550 COMB LAB_X44_Y24 1 " "Info: 550: + IC(1.662 ns) + CELL(0.651 ns) = 194.227 ns; Loc. = LAB_X44_Y24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lasth~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 vga:Inst_vga|lasth~32 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 195.039 ns vga:Inst_vga\|lasth\[31\] 551 REG LAB_X44_Y24 2 " "Info: 551: + IC(0.188 ns) + CELL(0.624 ns) = 195.039 ns; Loc. = LAB_X44_Y24; Fanout = 2; REG Node = 'vga:Inst_vga\|lasth\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lasth~32 vga:Inst_vga|lasth[31] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "84.395 ns ( 43.27 % ) " "Info: Total cell delay = 84.395 ns ( 43.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "110.644 ns ( 56.73 % ) " "Info: Total interconnect delay = 110.644 ns ( 56.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "195.039 ns" { vga:Inst_vga|cnt[31] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[0]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2052 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2055 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2059 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~2063 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2070 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[192]~2077 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2085 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2094 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[288]~2104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2111 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~2123 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2153 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[448]~2169 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~2181 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~2194 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[545]~2219 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~2232 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~2253 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[647]~2273 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2300 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[707]~2322 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~2348 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[776]~2366 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2400 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2426 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2450 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[902]~2478 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[933]~2509 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2537 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~126 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~128 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~130 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~132 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~134 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~136 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~140 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~142 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~144 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~146 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~148 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~150 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~152 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~154 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~155 vga:Inst_vga|lasth~32 vga:Inst_vga|lasth[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X36_Y26 X47_Y38 " "Info: Peak interconnect usage is 27% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "23 " "Warning: Found 23 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_SIOD 0 " "Info: Pin \"OV7670_SIOD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_SIOC 0 " "Info: Pin \"OV7670_SIOC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_RESET 0 " "Info: Pin \"OV7670_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_PWDN 0 " "Info: Pin \"OV7670_PWDN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_XCLK 0 " "Info: Pin \"OV7670_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Info: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[0\] 0 " "Info: Pin \"vga_red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[1\] 0 " "Info: Pin \"vga_red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[2\] 0 " "Info: Pin \"vga_red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[0\] 0 " "Info: Pin \"vga_green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[1\] 0 " "Info: Pin \"vga_green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[2\] 0 " "Info: Pin \"vga_green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue\[1\] 0 " "Info: Pin \"vga_blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue\[2\] 0 " "Info: Pin \"vga_blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Info: Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Info: Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OV7670_RESET VCC " "Info: Pin OV7670_RESET has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_RESET } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_RESET" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OV7670_PWDN GND " "Info: Pin OV7670_PWDN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_PWDN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_PWDN" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PWDN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Info: Pin LED\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[2\] GND " "Info: Pin LED\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Info: Pin LED\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[4\] GND " "Info: Pin LED\[4\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[5\] GND " "Info: Pin LED\[5\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[6\] GND " "Info: Pin LED\[6\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[7\] GND " "Info: Pin LED\[7\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|process_0~1 " "Info: Following pins have the same output enable: ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|process_0~1" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OV7670_SIOD 3.3-V LVTTL " "Info: Type bi-directional pin OV7670_SIOD uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_SIOD } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_SIOD" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_SIOD } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/vhdl/red_packet_robot/camera/ov7670_top.fit.smsg " "Info: Generated suppressed messages file D:/code/vhdl/red_packet_robot/camera/ov7670_top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Info: Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 22:49:31 2017 " "Info: Processing ended: Tue May 30 22:49:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
