
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/mcf_46B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3434385 heartbeat IPC: 2.91173 cumulative IPC: 2.91173 (Simulation time: 0 hr 0 min 48 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3434385 (Simulation time: 0 hr 0 min 48 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 106934763 heartbeat IPC: 0.096618 cumulative IPC: 0.096618 (Simulation time: 0 hr 4 min 14 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 208821739 heartbeat IPC: 0.098148 cumulative IPC: 0.097377 (Simulation time: 0 hr 7 min 37 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 312238731 heartbeat IPC: 0.0966959 cumulative IPC: 0.0971489 (Simulation time: 0 hr 10 min 56 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 413648219 heartbeat IPC: 0.0986101 cumulative IPC: 0.0975101 (Simulation time: 0 hr 14 min 8 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 521058439 heartbeat IPC: 0.093101 cumulative IPC: 0.0965952 (Simulation time: 0 hr 17 min 36 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 629722898 heartbeat IPC: 0.0920264 cumulative IPC: 0.0958025 (Simulation time: 0 hr 21 min 9 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 735567829 heartbeat IPC: 0.0944778 cumulative IPC: 0.095611 (Simulation time: 0 hr 24 min 35 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 842131614 heartbeat IPC: 0.0938405 cumulative IPC: 0.095386 (Simulation time: 0 hr 28 min 2 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 950452394 heartbeat IPC: 0.0923184 cumulative IPC: 0.0950352 (Simulation time: 0 hr 31 min 36 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 1050802986 heartbeat IPC: 0.0996506 cumulative IPC: 0.0954774 (Simulation time: 0 hr 34 min 52 sec) 
Finished CPU 0 instructions: 100000001 cycles: 1047368601 cumulative IPC: 0.0954774 (Simulation time: 0 hr 34 min 52 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0954774 instructions: 100000001 cycles: 1047368601
cpu0_DTLB TOTAL     ACCESS:   23834439  HIT:   14565962  MISS:    9268477
cpu0_DTLB LOAD      ACCESS:   20103422  HIT:   11362692  MISS:    8740730
cpu0_DTLB RFO       ACCESS:    3731017  HIT:    3203270  MISS:     527747
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.6416 cycles
cpu0_ITLB TOTAL     ACCESS:   12718408  HIT:   12718408  MISS:          0
cpu0_ITLB LOAD      ACCESS:   12718408  HIT:   12718408  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    9268477  HIT:    7944914  MISS:    1323563
cpu0_STLB LOAD      ACCESS:    8740730  HIT:    7428271  MISS:    1312459
cpu0_STLB RFO       ACCESS:     527747  HIT:     516643  MISS:      11104
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 18.4279 cycles
cpu0_L1D TOTAL     ACCESS:   28037042  HIT:   16259729  MISS:   11777313
cpu0_L1D LOAD      ACCESS:   21738577  HIT:   10435436  MISS:   11303141
cpu0_L1D RFO       ACCESS:    4979253  HIT:    4680385  MISS:     298868
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    1319212  HIT:    1143908  MISS:     175304
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 242.752 cycles
cpu0_L2C TOTAL     ACCESS:   14261596  HIT:    5814226  MISS:    8447370
cpu0_L2C LOAD      ACCESS:   11302689  HIT:    3070243  MISS:    8232446
cpu0_L2C RFO       ACCESS:     298855  HIT:     121314  MISS:     177541
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2484748  HIT:    2484152  MISS:        596
cpu0_L2C TRANSLATION ACCESS:     175304  HIT:     138517  MISS:      36787
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 323.002 cycles
LLC TOTAL     ACCESS:   10354723  HIT:    4168642  MISS:    6186081
LLC LOAD      ACCESS:    8232445  HIT:    2896443  MISS:    5336002
LLC RFO       ACCESS:     177541  HIT:     104669  MISS:      72872
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1907950  HIT:    1142019  MISS:     765931
LLC TRANSLATION ACCESS:      36787  HIT:      25511  MISS:      11276
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 412.399 cycles
Insertion Distribution: 
	LOAD 315902 0 162532 5379191 
	RFO 17749 0 9011 54176 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 836313 
	 2 0 218 11373 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      10014  ROW_BUFFER_MISS:    5409144
 DBUS AVG_CONGESTED_CYCLE:    3.94104
 WQ ROW_BUFFER_HIT:      33423  ROW_BUFFER_MISS:    1015570  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.442% MPKI: 39.3219 Average ROB Occupancy at Mispredict: 19.0004
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 39.3219
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

