Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Thu Jun 19 16:46:10 2025
| Host              : DESKTOP-OUATK8P running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file radon_kria_acc_wrapper_timing_summary_routed.rpt -pb radon_kria_acc_wrapper_timing_summary_routed.pb -rpx radon_kria_acc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : radon_kria_acc_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
DPIR-2   Warning   Asynchronous driver check     88          
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.406        0.000                      0                 5511        0.016        0.000                      0                 5511        3.500        0.000                       0                  1867  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.406        0.000                      0                 5315        0.016        0.000                      0                 5315        3.500        0.000                       0                  1867  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.899        0.000                      0                  196        0.233        0.000                      0                  196  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[41]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 3.048ns (69.708%)  route 1.325ns (30.292%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 1.584ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.696     2.963    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s00_axi_aclk
    SLICE_X24Y129        FDPE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.078 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/Q
                         net (fo=31, routed)          0.676     3.754    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23]
    DSP48E2_X7Y52        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.258     4.012 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     4.012    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X7Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.114     4.126 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     4.126    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X7Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[29])
                                                      0.700     4.826 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     4.826    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.067     4.893 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     4.893    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.727     5.620 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     5.620    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     5.766 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_OUTPUT_INST/P[29]
                         net (fo=19, routed)          0.648     6.415    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/C[41]
    DSP48E2_X7Y53        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[41]_C_DATA[41])
                                                      0.135     6.550 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA_INST/C_DATA[41]
                         net (fo=2, routed)           0.000     6.550    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA.C_DATA<41>
    DSP48E2_X7Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[41]_ALU_OUT[41])
                                                      0.786     7.336 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU_INST/ALU_OUT[41]
                         net (fo=1, routed)           0.000     7.336    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU.ALU_OUT<41>
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/CLK
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.221    12.888    
                         clock uncertainty           -0.160    12.727    
    DSP48E2_X7Y53        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[41])
                                                      0.014    12.741    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[42]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 3.048ns (69.708%)  route 1.325ns (30.292%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 1.584ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.696     2.963    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s00_axi_aclk
    SLICE_X24Y129        FDPE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.078 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/Q
                         net (fo=31, routed)          0.676     3.754    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23]
    DSP48E2_X7Y52        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.258     4.012 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     4.012    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X7Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.114     4.126 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     4.126    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X7Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[29])
                                                      0.700     4.826 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     4.826    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.067     4.893 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     4.893    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.727     5.620 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     5.620    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     5.766 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_OUTPUT_INST/P[29]
                         net (fo=19, routed)          0.648     6.415    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/C[41]
    DSP48E2_X7Y53        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[41]_C_DATA[41])
                                                      0.135     6.550 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA_INST/C_DATA[41]
                         net (fo=2, routed)           0.000     6.550    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA.C_DATA<41>
    DSP48E2_X7Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[41]_ALU_OUT[42])
                                                      0.786     7.336 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU_INST/ALU_OUT[42]
                         net (fo=1, routed)           0.000     7.336    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU.ALU_OUT<42>
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/CLK
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.221    12.888    
                         clock uncertainty           -0.160    12.727    
    DSP48E2_X7Y53        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[42])
                                                      0.014    12.741    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[43]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 3.048ns (69.708%)  route 1.325ns (30.292%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 1.584ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.696     2.963    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s00_axi_aclk
    SLICE_X24Y129        FDPE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.078 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/Q
                         net (fo=31, routed)          0.676     3.754    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23]
    DSP48E2_X7Y52        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.258     4.012 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     4.012    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X7Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.114     4.126 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     4.126    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X7Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[29])
                                                      0.700     4.826 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     4.826    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.067     4.893 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     4.893    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.727     5.620 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     5.620    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     5.766 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_OUTPUT_INST/P[29]
                         net (fo=19, routed)          0.648     6.415    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/C[41]
    DSP48E2_X7Y53        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[41]_C_DATA[41])
                                                      0.135     6.550 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA_INST/C_DATA[41]
                         net (fo=2, routed)           0.000     6.550    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA.C_DATA<41>
    DSP48E2_X7Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[41]_ALU_OUT[43])
                                                      0.786     7.336 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU_INST/ALU_OUT[43]
                         net (fo=1, routed)           0.000     7.336    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU.ALU_OUT<43>
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/CLK
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.221    12.888    
                         clock uncertainty           -0.160    12.727    
    DSP48E2_X7Y53        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[43])
                                                      0.014    12.741    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[44]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 3.048ns (69.708%)  route 1.325ns (30.292%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 1.584ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.696     2.963    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s00_axi_aclk
    SLICE_X24Y129        FDPE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.078 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/Q
                         net (fo=31, routed)          0.676     3.754    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23]
    DSP48E2_X7Y52        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.258     4.012 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     4.012    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X7Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.114     4.126 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     4.126    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X7Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[29])
                                                      0.700     4.826 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     4.826    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.067     4.893 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     4.893    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.727     5.620 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     5.620    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     5.766 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_OUTPUT_INST/P[29]
                         net (fo=19, routed)          0.648     6.415    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/C[41]
    DSP48E2_X7Y53        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[41]_C_DATA[41])
                                                      0.135     6.550 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA_INST/C_DATA[41]
                         net (fo=2, routed)           0.000     6.550    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA.C_DATA<41>
    DSP48E2_X7Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[41]_ALU_OUT[44])
                                                      0.786     7.336 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU_INST/ALU_OUT[44]
                         net (fo=1, routed)           0.000     7.336    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/CLK
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.221    12.888    
                         clock uncertainty           -0.160    12.727    
    DSP48E2_X7Y53        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[44])
                                                      0.014    12.741    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[45]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 3.048ns (69.708%)  route 1.325ns (30.292%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 1.584ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.696     2.963    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s00_axi_aclk
    SLICE_X24Y129        FDPE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.078 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/Q
                         net (fo=31, routed)          0.676     3.754    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23]
    DSP48E2_X7Y52        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.258     4.012 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     4.012    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X7Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.114     4.126 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     4.126    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X7Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[29])
                                                      0.700     4.826 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     4.826    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.067     4.893 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     4.893    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.727     5.620 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     5.620    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     5.766 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_OUTPUT_INST/P[29]
                         net (fo=19, routed)          0.648     6.415    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/C[41]
    DSP48E2_X7Y53        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[41]_C_DATA[41])
                                                      0.135     6.550 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA_INST/C_DATA[41]
                         net (fo=2, routed)           0.000     6.550    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA.C_DATA<41>
    DSP48E2_X7Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[41]_ALU_OUT[45])
                                                      0.786     7.336 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     7.336    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU.ALU_OUT<45>
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/CLK
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.221    12.888    
                         clock uncertainty           -0.160    12.727    
    DSP48E2_X7Y53        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[45])
                                                      0.014    12.741    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[46]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 3.048ns (69.708%)  route 1.325ns (30.292%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 1.584ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.696     2.963    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s00_axi_aclk
    SLICE_X24Y129        FDPE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.078 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/Q
                         net (fo=31, routed)          0.676     3.754    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23]
    DSP48E2_X7Y52        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.258     4.012 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     4.012    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X7Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.114     4.126 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     4.126    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X7Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[29])
                                                      0.700     4.826 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     4.826    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.067     4.893 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     4.893    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.727     5.620 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     5.620    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     5.766 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_OUTPUT_INST/P[29]
                         net (fo=19, routed)          0.648     6.415    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/C[41]
    DSP48E2_X7Y53        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[41]_C_DATA[41])
                                                      0.135     6.550 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA_INST/C_DATA[41]
                         net (fo=2, routed)           0.000     6.550    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA.C_DATA<41>
    DSP48E2_X7Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[41]_ALU_OUT[46])
                                                      0.786     7.336 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU_INST/ALU_OUT[46]
                         net (fo=1, routed)           0.000     7.336    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU.ALU_OUT<46>
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/CLK
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.221    12.888    
                         clock uncertainty           -0.160    12.727    
    DSP48E2_X7Y53        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[46])
                                                      0.014    12.741    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 3.048ns (69.708%)  route 1.325ns (30.292%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 1.584ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.696     2.963    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s00_axi_aclk
    SLICE_X24Y129        FDPE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.078 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/Q
                         net (fo=31, routed)          0.676     3.754    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23]
    DSP48E2_X7Y52        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.258     4.012 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     4.012    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X7Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.114     4.126 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     4.126    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X7Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[29])
                                                      0.700     4.826 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     4.826    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.067     4.893 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     4.893    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.727     5.620 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     5.620    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     5.766 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_OUTPUT_INST/P[29]
                         net (fo=19, routed)          0.648     6.415    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/C[41]
    DSP48E2_X7Y53        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[41]_C_DATA[41])
                                                      0.135     6.550 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA_INST/C_DATA[41]
                         net (fo=2, routed)           0.000     6.550    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA.C_DATA<41>
    DSP48E2_X7Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[41]_ALU_OUT[47])
                                                      0.786     7.336 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.336    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[47]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/CLK
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.221    12.888    
                         clock uncertainty           -0.160    12.727    
    DSP48E2_X7Y53        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[47])
                                                      0.014    12.741    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[40]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 3.048ns (69.755%)  route 1.322ns (30.245%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 1.584ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.696     2.963    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s00_axi_aclk
    SLICE_X24Y129        FDPE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.078 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/Q
                         net (fo=31, routed)          0.676     3.754    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23]
    DSP48E2_X7Y52        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.258     4.012 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     4.012    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X7Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.114     4.126 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     4.126    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X7Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[29])
                                                      0.700     4.826 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     4.826    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.067     4.893 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     4.893    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.727     5.620 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     5.620    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     5.766 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_OUTPUT_INST/P[29]
                         net (fo=19, routed)          0.645     6.412    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/C[40]
    DSP48E2_X7Y53        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[40]_C_DATA[40])
                                                      0.135     6.547 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA_INST/C_DATA[40]
                         net (fo=2, routed)           0.000     6.547    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA.C_DATA<40>
    DSP48E2_X7Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[40]_ALU_OUT[40])
                                                      0.786     7.333 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU_INST/ALU_OUT[40]
                         net (fo=1, routed)           0.000     7.333    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU.ALU_OUT<40>
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/CLK
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.221    12.888    
                         clock uncertainty           -0.160    12.727    
    DSP48E2_X7Y53        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[40])
                                                      0.014    12.741    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[34]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 3.048ns (72.604%)  route 1.150ns (27.396%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 1.584ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.696     2.963    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s00_axi_aclk
    SLICE_X24Y129        FDPE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.078 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/Q
                         net (fo=31, routed)          0.676     3.754    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23]
    DSP48E2_X7Y52        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.258     4.012 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     4.012    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X7Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.114     4.126 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     4.126    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X7Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[29])
                                                      0.700     4.826 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     4.826    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.067     4.893 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     4.893    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.727     5.620 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     5.620    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     5.766 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_OUTPUT_INST/P[29]
                         net (fo=19, routed)          0.474     6.240    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/C[34]
    DSP48E2_X7Y53        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[34]_C_DATA[34])
                                                      0.135     6.375 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     6.375    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA.C_DATA<34>
    DSP48E2_X7Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.786     7.161 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     7.161    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU.ALU_OUT<34>
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[34]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/CLK
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.221    12.888    
                         clock uncertainty           -0.160    12.727    
    DSP48E2_X7Y53        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[34])
                                                      0.014    12.741    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[35]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 3.048ns (72.604%)  route 1.150ns (27.396%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.696ns (routing 1.584ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.696     2.963    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s00_axi_aclk
    SLICE_X24Y129        FDPE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.078 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/s_fp_reg[15]/Q
                         net (fo=31, routed)          0.676     3.754    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/A[23]
    DSP48E2_X7Y52        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.258     4.012 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     4.012    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X7Y52        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.114     4.126 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     4.126    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X7Y52        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[29])
                                                      0.700     4.826 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     4.826    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y52        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.067     4.893 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     4.893    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.727     5.620 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     5.620    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     5.766 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1/DSP_OUTPUT_INST/P[29]
                         net (fo=19, routed)          0.474     6.240    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/C[34]
    DSP48E2_X7Y53        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[34]_C_DATA[34])
                                                      0.135     6.375 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     6.375    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_C_DATA.C_DATA<34>
    DSP48E2_X7Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[35])
                                                      0.786     7.161 r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     7.161    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_ALU.ALU_OUT<35>
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/ALU_OUT[35]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/CLK
    DSP48E2_X7Y53        DSP_OUTPUT                                   r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.221    12.888    
                         clock uncertainty           -0.160    12.727    
    DSP48E2_X7Y53        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[35])
                                                      0.014    12.741    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/y_fp1__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  5.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.112ns (48.696%)  route 0.118ns (51.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.584ns (routing 1.450ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.865ns (routing 1.584ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.584     2.800    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y89          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.912 r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.118     3.030    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[9]
    SLICE_X5Y89          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.865     3.132    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X5Y89          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism             -0.221     2.911    
    SLICE_X5Y89          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.014    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.014    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.162ns (63.282%)  route 0.094ns (36.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.586ns (routing 1.450ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.890ns (routing 1.584ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.586     2.802    radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/slowest_sync_clk
    SLICE_X7Y114         FDSE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.917 r  radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.083     3.000    radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en
    SLICE_X6Y114         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.047     3.047 r  radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.011     3.058    radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.890     3.157    radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/slowest_sync_clk
    SLICE_X6Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.221     2.936    
    SLICE_X6Y114         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.039    radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.450%)  route 0.110ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.601ns (routing 1.450ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.861ns (routing 1.584ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.601     2.817    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X2Y115         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.929 r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.110     3.039    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[5]
    SLICE_X4Y114         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.861     3.128    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X4Y114         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -0.221     2.907    
    SLICE_X4Y114         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     3.009    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.084ns (56.514%)  route 0.065ns (43.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.580ns (routing 0.886ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.971ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.580     1.731    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X2Y113         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.815 r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/Q
                         net (fo=2, routed)           0.065     1.879    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIA0
    SLICE_X2Y115         RAMD32                                       r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.769     1.956    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X2Y115         RAMD32                                       r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.167     1.789    
    SLICE_X2Y115         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.059     1.848    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.115ns (42.409%)  route 0.156ns (57.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.581ns (routing 1.450ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.887ns (routing 1.584ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.581     2.797    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X7Y104         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.912 r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/Q
                         net (fo=8, routed)           0.156     3.068    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[20]
    SLICE_X3Y104         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.887     3.154    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X3Y104         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[84]/C
                         clock pessimism             -0.221     2.933    
    SLICE_X3Y104         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.036    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[84]
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.112ns (43.340%)  route 0.146ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.590ns (routing 1.450ns, distribution 1.140ns)
  Clock Net Delay (Destination): 2.881ns (routing 1.584ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.590     2.806    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X6Y104         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.918 r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/Q
                         net (fo=8, routed)           0.146     3.065    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[29]
    SLICE_X3Y104         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.881     3.148    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X3Y104         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[29]/C
                         clock pessimism             -0.221     2.927    
    SLICE_X3Y104         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     3.029    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.111ns (48.684%)  route 0.117ns (51.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.601ns (routing 1.450ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.861ns (routing 1.584ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.601     2.817    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X2Y114         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.928 r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.117     3.045    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[25]
    SLICE_X4Y114         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.861     3.128    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X4Y114         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                         clock pessimism             -0.221     2.907    
    SLICE_X4Y114         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.009    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.150ns (54.744%)  route 0.124ns (45.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.587ns (routing 1.450ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.890ns (routing 1.584ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.587     2.803    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X1Y110         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.918 r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[4]/Q
                         net (fo=1, routed)           0.086     3.004    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg_n_0_[4]
    SLICE_X2Y110         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     3.039 r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr[4]_i_1__0/O
                         net (fo=1, routed)           0.038     3.077    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pre_mi_addr[4]
    SLICE_X2Y110         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.890     3.157    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X2Y110         FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[4]/C
                         clock pessimism             -0.221     2.936    
    SLICE_X2Y110         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.037    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.085ns (62.500%)  route 0.051ns (37.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.571ns (routing 0.886ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.971ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.571     1.722    radon_kria_acc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y98          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.807 r  radon_kria_acc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.051     1.858    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y98          SRLC32E                                      r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.758     1.945    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y98          SRLC32E                                      r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.168     1.777    
    SLICE_X8Y98          SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.039     1.816    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.167ns (60.072%)  route 0.111ns (39.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.586ns (routing 1.450ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.890ns (routing 1.584ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.586     2.802    radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/slowest_sync_clk
    SLICE_X7Y114         FDSE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.917 r  radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.082     2.999    radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en
    SLICE_X6Y114         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     3.051 r  radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.029     3.080    radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/pr_dec0__0
    SLICE_X6Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.890     3.157    radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/slowest_sync_clk
    SLICE_X6Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.221     2.936    
    SLICE_X6Y114         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.037    radon_kria_acc_i/rst_ps8_0_99M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y20  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/phantom_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y21  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/phantom_inst/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y22  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/phantom_inst/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y23  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/phantom_inst/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y27  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/proj_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y28  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/proj_inst/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y26  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/proj_inst/mem_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y24  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/proj_inst/mem_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y29  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/proj_inst/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y115  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.114ns (4.425%)  route 2.462ns (95.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.584ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.450ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.839     3.106    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y102         FDRE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     3.220 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=111, routed)         2.462     5.682    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/mem_reg_bram_1[0]
    SLICE_X24Y134        FDCE                                         f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.434    12.650    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/s00_axi_aclk
    SLICE_X24Y134        FDCE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[0]/C
                         clock pessimism              0.185    12.835    
                         clock uncertainty           -0.160    12.675    
    SLICE_X24Y134        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.582    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.114ns (4.425%)  route 2.462ns (95.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.584ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.450ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.839     3.106    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y102         FDRE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     3.220 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=111, routed)         2.462     5.682    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/mem_reg_bram_1[0]
    SLICE_X24Y134        FDCE                                         f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.434    12.650    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/s00_axi_aclk
    SLICE_X24Y134        FDCE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[1]/C
                         clock pessimism              0.185    12.835    
                         clock uncertainty           -0.160    12.675    
    SLICE_X24Y134        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.582    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.114ns (4.425%)  route 2.462ns (95.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.584ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.450ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.839     3.106    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y102         FDRE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     3.220 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=111, routed)         2.462     5.682    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/mem_reg_bram_1[0]
    SLICE_X24Y134        FDCE                                         f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.434    12.650    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/s00_axi_aclk
    SLICE_X24Y134        FDCE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[2]/C
                         clock pessimism              0.185    12.835    
                         clock uncertainty           -0.160    12.675    
    SLICE_X24Y134        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    12.582    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.114ns (4.425%)  route 2.462ns (95.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.584ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.450ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.839     3.106    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y102         FDRE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     3.220 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=111, routed)         2.462     5.682    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/mem_reg_bram_1[0]
    SLICE_X24Y134        FDCE                                         f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.434    12.650    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/s00_axi_aclk
    SLICE_X24Y134        FDCE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[3]/C
                         clock pessimism              0.185    12.835    
                         clock uncertainty           -0.160    12.675    
    SLICE_X24Y134        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    12.582    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.114ns (4.425%)  route 2.462ns (95.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.584ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.450ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.839     3.106    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y102         FDRE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     3.220 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=111, routed)         2.462     5.682    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/mem_reg_bram_1[0]
    SLICE_X24Y134        FDCE                                         f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.434    12.650    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/s00_axi_aclk
    SLICE_X24Y134        FDCE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[4]/C
                         clock pessimism              0.185    12.835    
                         clock uncertainty           -0.160    12.675    
    SLICE_X24Y134        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    12.582    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.114ns (4.608%)  route 2.360ns (95.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.584ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.839     3.106    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y102         FDRE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     3.220 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=111, routed)         2.360     5.580    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/mem_reg_bram_1[0]
    SLICE_X25Y134        FDCE                                         f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/s00_axi_aclk
    SLICE_X25Y134        FDCE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/state_reg[2]/C
                         clock pessimism              0.185    12.851    
                         clock uncertainty           -0.160    12.691    
    SLICE_X25Y134        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    12.598    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.114ns (4.614%)  route 2.357ns (95.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.584ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.839     3.106    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y102         FDRE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     3.220 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=111, routed)         2.357     5.577    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/mem_reg_bram_1[0]
    SLICE_X25Y134        FDCE                                         f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/s00_axi_aclk
    SLICE_X25Y134        FDCE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[5]/C
                         clock pessimism              0.185    12.851    
                         clock uncertainty           -0.160    12.691    
    SLICE_X25Y134        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.598    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.114ns (4.614%)  route 2.357ns (95.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.584ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.839     3.106    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y102         FDRE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     3.220 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=111, routed)         2.357     5.577    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/mem_reg_bram_1[0]
    SLICE_X25Y134        FDCE                                         f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/s00_axi_aclk
    SLICE_X25Y134        FDCE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[6]/C
                         clock pessimism              0.185    12.851    
                         clock uncertainty           -0.160    12.691    
    SLICE_X25Y134        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    12.598    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.114ns (4.614%)  route 2.357ns (95.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.584ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.450ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.839     3.106    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y102         FDRE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     3.220 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=111, routed)         2.357     5.577    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/mem_reg_bram_1[0]
    SLICE_X25Y134        FDCE                                         f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.450    12.666    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/s00_axi_aclk
    SLICE_X25Y134        FDCE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[7]/C
                         clock pessimism              0.185    12.851    
                         clock uncertainty           -0.160    12.691    
    SLICE_X25Y134        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    12.598    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/sample_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/acc_sum_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.114ns (4.642%)  route 2.342ns (95.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.584ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.441ns (routing 1.450ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.839     3.106    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y102         FDRE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     3.220 f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=111, routed)         2.342     5.562    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/mem_reg_bram_1[0]
    SLICE_X26Y134        FDCE                                         f  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/acc_sum_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.441    12.657    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/s00_axi_aclk
    SLICE_X26Y134        FDCE                                         r  radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/acc_sum_reg[15]/C
                         clock pessimism              0.185    12.842    
                         clock uncertainty           -0.160    12.682    
    SLICE_X26Y134        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    12.589    radon_kria_acc_i/radon_kria_ip_0/inst/radon_kria_ip_v1_0_S00_AXI_inst/radon_inst/sampler_inst/acc_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                  7.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.120ns (44.078%)  route 0.152ns (55.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.577ns (routing 0.886ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.971ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.577     1.728    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y83          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.810 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     1.870    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y83          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     1.908 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     2.000    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y83          FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.735     1.922    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y83          FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.137     1.785    
    SLICE_X3Y83          FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.018     1.767    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.120ns (44.078%)  route 0.152ns (55.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.577ns (routing 0.886ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.971ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.577     1.728    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y83          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.810 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     1.870    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y83          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     1.908 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     2.000    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y83          FDCE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.735     1.922    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y83          FDCE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.137     1.785    
    SLICE_X3Y83          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     1.767    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.120ns (44.078%)  route 0.152ns (55.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.577ns (routing 0.886ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.971ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.577     1.728    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y83          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.810 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     1.870    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y83          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     1.908 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     2.000    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y83          FDCE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.735     1.922    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y83          FDCE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.137     1.785    
    SLICE_X3Y83          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     1.767    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.120ns (44.078%)  route 0.152ns (55.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.577ns (routing 0.886ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.971ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.577     1.728    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y83          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.810 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     1.870    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y83          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     1.908 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     2.000    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y83          FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.731     1.918    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y83          FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.137     1.781    
    SLICE_X3Y83          FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.018     1.763    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.120ns (44.078%)  route 0.152ns (55.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.577ns (routing 0.886ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.971ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.577     1.728    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y83          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.810 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     1.870    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y83          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     1.908 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     2.000    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y83          FDCE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.731     1.918    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y83          FDCE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.137     1.781    
    SLICE_X3Y83          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     1.763    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.120ns (44.078%)  route 0.152ns (55.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.577ns (routing 0.886ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.971ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.577     1.728    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y83          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.810 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     1.870    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y83          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     1.908 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     2.000    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y83          FDCE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.731     1.918    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y83          FDCE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.137     1.781    
    SLICE_X3Y83          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     1.763    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.120ns (44.078%)  route 0.152ns (55.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.577ns (routing 0.886ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.971ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.577     1.728    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y83          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.810 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     1.870    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y83          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     1.908 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     2.000    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y83          FDCE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.731     1.918    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y83          FDCE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.137     1.781    
    SLICE_X3Y83          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.763    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.120ns (44.078%)  route 0.152ns (55.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.577ns (routing 0.886ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.971ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.577     1.728    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y83          FDRE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.810 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     1.870    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y83          LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     1.908 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.092     2.000    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y83          FDCE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.731     1.918    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y83          FDCE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.137     1.781    
    SLICE_X3Y83          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     1.763    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.122ns (43.108%)  route 0.161ns (56.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.584ns (routing 0.886ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.971ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.584     1.735    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y119         FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.820 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.070     1.890    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y119         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     1.927 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.091     2.018    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y118         FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.742     1.929    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y118         FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.167     1.762    
    SLICE_X3Y118         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.744    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.122ns (43.108%)  route 0.161ns (56.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.584ns (routing 0.886ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.971ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.584     1.735    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y119         FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.820 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.070     1.890    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y119         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     1.927 f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.091     2.018    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y118         FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.742     1.929    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y118         FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.167     1.762    
    SLICE_X3Y118         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.744    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.274    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.870ns  (logic 0.228ns (12.193%)  route 1.642ns (87.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.632ns (routing 1.450ns, distribution 1.182ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.405     1.405    radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y132         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.633 r  radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.237     1.870    radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y132         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.632     2.848    radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y132         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.106ns (14.344%)  route 0.633ns (85.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.765ns (routing 0.971ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.567     0.567    radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y132         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.106     0.673 r  radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.066     0.739    radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y132         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.765     1.952    radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y132         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.227ns  (logic 0.113ns (9.208%)  route 1.114ns (90.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.859ns (routing 1.584ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.591ns (routing 1.450ns, distribution 1.141ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.859     3.126    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.239 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         1.114     4.353    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y119         FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.591     2.807    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y119         FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.227ns  (logic 0.113ns (9.208%)  route 1.114ns (90.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.859ns (routing 1.584ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.591ns (routing 1.450ns, distribution 1.141ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.859     3.126    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.239 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         1.114     4.353    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y119         FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.591     2.807    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y119         FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.177ns  (logic 0.113ns (9.597%)  route 1.064ns (90.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.859ns (routing 1.584ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.585ns (routing 1.450ns, distribution 1.135ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.859     3.126    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.239 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         1.064     4.303    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y83          FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.585     2.801    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y83          FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.177ns  (logic 0.113ns (9.597%)  route 1.064ns (90.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.859ns (routing 1.584ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.585ns (routing 1.450ns, distribution 1.135ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.859     3.126    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.239 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         1.064     4.303    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y83          FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.585     2.801    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y83          FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.952ns  (logic 0.113ns (11.868%)  route 0.839ns (88.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.859ns (routing 1.584ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.582ns (routing 1.450ns, distribution 1.132ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.859     3.126    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.239 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         0.839     4.078    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y88          FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.582     2.798    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y88          FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.952ns  (logic 0.113ns (11.868%)  route 0.839ns (88.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.859ns (routing 1.584ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.582ns (routing 1.450ns, distribution 1.132ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.859     3.126    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.239 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         0.839     4.078    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y88          FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        2.582     2.798    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y88          FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.082ns (21.987%)  route 0.291ns (78.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.886ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.971ns, distribution 0.755ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.578     1.729    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.811 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         0.291     2.101    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y88          FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.726     1.913    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y88          FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.082ns (21.987%)  route 0.291ns (78.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.886ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.971ns, distribution 0.755ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.578     1.729    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.811 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         0.291     2.101    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y88          FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.726     1.913    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y88          FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.082ns (18.289%)  route 0.366ns (81.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.886ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.971ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.578     1.729    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.811 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         0.366     2.177    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y83          FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.729     1.916    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y83          FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.082ns (18.289%)  route 0.366ns (81.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.886ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.971ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.578     1.729    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.811 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         0.366     2.177    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y83          FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.729     1.916    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y83          FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.082ns (13.209%)  route 0.539ns (86.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.886ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.971ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.578     1.729    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.811 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         0.539     2.349    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y119         FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.732     1.919    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y119         FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.082ns (13.209%)  route 0.539ns (86.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.886ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.971ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.578     1.729    radon_kria_acc_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y114         FDRE                                         r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.811 r  radon_kria_acc_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=485, routed)         0.539     2.349    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y119         FDPE                                         f  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    radon_kria_acc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  radon_kria_acc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1889, routed)        1.732     1.919    radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y119         FDPE                                         r  radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





