{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720105693688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720105693700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 17:08:13 2024 " "Processing started: Thu Jul 04 17:08:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720105693700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720105693700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720105693700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720105695057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720105695057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vending_machine_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vending_machine-Behavioral " "Found design unit 1: vending_machine-Behavioral" {  } { { "Vending_Machine_Controller.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/Vending_Machine_Controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720105708337 ""} { "Info" "ISGN_ENTITY_NAME" "1 vending_machine " "Found entity 1: vending_machine" {  } { { "Vending_Machine_Controller.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/Vending_Machine_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720105708337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720105708337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevator_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevator-Behavioral " "Found design unit 1: elevator-Behavioral" {  } { { "Elevator_Controller.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/Elevator_Controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720105708342 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Found entity 1: elevator" {  } { { "Elevator_Controller.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/Elevator_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720105708342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720105708342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light-Behavioral " "Found design unit 1: traffic_light-Behavioral" {  } { { "traffic_light.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720105708346 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "traffic_light.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720105708346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720105708346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_testbench-behavior " "Found design unit 1: traffic_light_testbench-behavior" {  } { { "traffic_light_testbench.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720105708351 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_testbench " "Found entity 1: traffic_light_testbench" {  } { { "traffic_light_testbench.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720105708351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720105708351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_pedes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_pedes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_pedes-Behavioral " "Found design unit 1: traffic_light_pedes-Behavioral" {  } { { "traffic_light_pedes.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light_pedes.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720105708356 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_pedes " "Found entity 1: traffic_light_pedes" {  } { { "traffic_light_pedes.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light_pedes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720105708356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720105708356 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "walk traffic_light_pedes.vhd(71) " "VHDL error at traffic_light_pedes.vhd(71): object \"walk\" is used but not declared" {  } { { "traffic_light_pedes.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light_pedes.vhd" 71 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1720105708357 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720105708468 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 04 17:08:28 2024 " "Processing ended: Thu Jul 04 17:08:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720105708468 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720105708468 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720105708468 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720105708468 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720105709073 ""}
