0.6
2019.1
May 24 2019
15:06:07
C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.sim/sim_2/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sim_2/new/_adderTB.v,1678847476,verilog,,,,_adderTB,,,,,,,,
C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sources_1/ip/ila_0_1/sim/ila_0.v,1683020179,verilog,,C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sources_1/new/adder.v,,ila_0,,,,,,,,
C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sources_1/new/adder.v,1683788932,verilog,,C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sources_1/new/adder_.v,,adder,,,,,,,,
C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sources_1/new/adder_.v,1678845746,verilog,,C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sim_2/new/_adderTB.v,,adder_,,,,,,,,
