{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711595803476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 22:16:43 2024 " "Processing started: Wed Mar 27 22:16:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711595803476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711595803476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711595803477 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711595803676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711595805562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711595805563 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1711595805621 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1711595805621 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711595811325 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811864 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811864 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811864 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|datac " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811864 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|combout " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811864 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|datac " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811864 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|combout " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811864 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811864 ""}  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711595811864 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:8:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:8:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:11:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:11:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:11:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:11:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:14:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:14:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:14:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:14:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:17:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:17:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:17:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:17:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:20:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:20:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:20:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:20:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:23:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:23:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:23:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:23:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:26:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:26:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:26:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:26:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:29:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:29:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:29:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:29:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|dataa " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:5:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:5:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:5:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:5:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:8:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:8:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811898 ""}  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2.vhd" 27 -1 0 } } { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/org2.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711595811898 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_MUX_BRANCH\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout " "Node \"G_FETCHLOGIC\|G_MUX_BRANCH\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|dataa " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_MUX_BRANCH\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datad " "Node \"G_FETCHLOGIC\|G_MUX_BRANCH\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711595811919 ""}  } { { "../../proj/src/TopLevel/mux2t1_dataflow.vhd" "" { Text "/home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd" 24 -1 0 } } { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/TopLevel/andg2.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711595811919 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711595812814 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711595812864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711595849664 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711595849664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.371 " "Worst-case setup slack is -24.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595849666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595849666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.371         -387592.460 iCLK  " "  -24.371         -387592.460 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595849666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595849666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595850215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595850215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 iCLK  " "    0.402               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595850215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595850215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711595850231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711595850247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595850314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595850314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595850314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595850314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -24.371 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -24.371" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854944 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595854944 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -24.371 (VIOLATED) " "Path #1: Setup slack is -24.371 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q " "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q " "To Node      : MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.091      3.091  R        clock network delay " "     3.091      3.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.232     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q " "     3.323      0.232     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:9:REG\|s_Q\|q " "     3.323      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:9:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.692      1.369 FF    IC  s_IMemAddr\[9\]~4\|datad " "     4.692      1.369 FF    IC  s_IMemAddr\[9\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.817      0.125 FF  CELL  s_IMemAddr\[9\]~4\|combout " "     4.817      0.125 FF  CELL  s_IMemAddr\[9\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.815      2.998 FF    IC  IMem\|ram~45332\|dataa " "     7.815      2.998 FF    IC  IMem\|ram~45332\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.239      0.424 FF  CELL  IMem\|ram~45332\|combout " "     8.239      0.424 FF  CELL  IMem\|ram~45332\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.506      0.267 FF    IC  IMem\|ram~45333\|datab " "     8.506      0.267 FF    IC  IMem\|ram~45333\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.931      0.425 FF  CELL  IMem\|ram~45333\|combout " "     8.931      0.425 FF  CELL  IMem\|ram~45333\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.628      1.697 FF    IC  IMem\|ram~45336\|datad " "    10.628      1.697 FF    IC  IMem\|ram~45336\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.753      0.125 FF  CELL  IMem\|ram~45336\|combout " "    10.753      0.125 FF  CELL  IMem\|ram~45336\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.980      0.227 FF    IC  IMem\|ram~45339\|datad " "    10.980      0.227 FF    IC  IMem\|ram~45339\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.105      0.125 FF  CELL  IMem\|ram~45339\|combout " "    11.105      0.125 FF  CELL  IMem\|ram~45339\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.332      0.227 FF    IC  IMem\|ram~45340\|datad " "    11.332      0.227 FF    IC  IMem\|ram~45340\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.457      0.125 FF  CELL  IMem\|ram~45340\|combout " "    11.457      0.125 FF  CELL  IMem\|ram~45340\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.219      1.762 FF    IC  IMem\|ram~45383\|datac " "    13.219      1.762 FF    IC  IMem\|ram~45383\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.500      0.281 FF  CELL  IMem\|ram~45383\|combout " "    13.500      0.281 FF  CELL  IMem\|ram~45383\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.767      0.267 FF    IC  IMem\|ram~45426\|datab " "    13.767      0.267 FF    IC  IMem\|ram~45426\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.171      0.404 FF  CELL  IMem\|ram~45426\|combout " "    14.171      0.404 FF  CELL  IMem\|ram~45426\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.406      0.235 FF    IC  IMem\|ram~45597\|datac " "    14.406      0.235 FF    IC  IMem\|ram~45597\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.687      0.281 FF  CELL  IMem\|ram~45597\|combout " "    14.687      0.281 FF  CELL  IMem\|ram~45597\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.912      0.225 FF    IC  IMem\|ram~45768\|datad " "    14.912      0.225 FF    IC  IMem\|ram~45768\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.062      0.150 FR  CELL  IMem\|ram~45768\|combout " "    15.062      0.150 FR  CELL  IMem\|ram~45768\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.753      0.691 RR    IC  G_REG\|mux2\|mx_out\[10\]~20\|datad " "    15.753      0.691 RR    IC  G_REG\|mux2\|mx_out\[10\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.908      0.155 RR  CELL  G_REG\|mux2\|mx_out\[10\]~20\|combout " "    15.908      0.155 RR  CELL  G_REG\|mux2\|mx_out\[10\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.680      0.772 RR    IC  G_REG\|mux2\|mx_out\[2\]~548\|datad " "    16.680      0.772 RR    IC  G_REG\|mux2\|mx_out\[2\]~548\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.835      0.155 RR  CELL  G_REG\|mux2\|mx_out\[2\]~548\|combout " "    16.835      0.155 RR  CELL  G_REG\|mux2\|mx_out\[2\]~548\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.671      2.836 RR    IC  G_REG\|mux2\|mx_out\[2\]~549\|datad " "    19.671      2.836 RR    IC  G_REG\|mux2\|mx_out\[2\]~549\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.826      0.155 RR  CELL  G_REG\|mux2\|mx_out\[2\]~549\|combout " "    19.826      0.155 RR  CELL  G_REG\|mux2\|mx_out\[2\]~549\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.033      0.207 RR    IC  G_REG\|mux2\|mx_out\[2\]~553\|datad " "    20.033      0.207 RR    IC  G_REG\|mux2\|mx_out\[2\]~553\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.188      0.155 RR  CELL  G_REG\|mux2\|mx_out\[2\]~553\|combout " "    20.188      0.155 RR  CELL  G_REG\|mux2\|mx_out\[2\]~553\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.390      0.202 RR    IC  G_REG\|mux2\|mx_out\[2\]~556\|datad " "    20.390      0.202 RR    IC  G_REG\|mux2\|mx_out\[2\]~556\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.545      0.155 RR  CELL  G_REG\|mux2\|mx_out\[2\]~556\|combout " "    20.545      0.155 RR  CELL  G_REG\|mux2\|mx_out\[2\]~556\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.514      0.969 RR    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datad " "    21.514      0.969 RR    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.669      0.155 RR  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout " "    21.669      0.155 RR  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.129      0.460 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad " "    22.129      0.460 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.284      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout " "    22.284      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.512      0.228 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datad " "    22.512      0.228 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.667      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout " "    22.667      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.894      0.227 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad " "    22.894      0.227 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.049      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout " "    23.049      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.277      0.228 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad " "    23.277      0.228 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.432      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout " "    23.432      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.660      0.228 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datad " "    23.660      0.228 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.815      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout " "    23.815      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.029      0.214 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datad " "    24.029      0.214 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.184      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout " "    24.184      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.881      0.697 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|datad " "    24.881      0.697 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.036      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|combout " "    25.036      0.155 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.240      0.204 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~116\|datad " "    25.240      0.204 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~116\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.395      0.155 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~116\|combout " "    25.395      0.155 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~116\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.598      0.203 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~117\|datad " "    25.598      0.203 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~117\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.753      0.155 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~117\|combout " "    25.753      0.155 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~117\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.440      0.687 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~119\|datac " "    26.440      0.687 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~119\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.727      0.287 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~119\|combout " "    26.727      0.287 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~119\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.930      0.203 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~230\|datad " "    26.930      0.203 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~230\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.085      0.155 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~230\|combout " "    27.085      0.155 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~230\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.262      2.177 RR    IC  DMem\|ram~37013\|dataa " "    29.262      2.177 RR    IC  DMem\|ram~37013\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.659      0.397 RR  CELL  DMem\|ram~37013\|combout " "    29.659      0.397 RR  CELL  DMem\|ram~37013\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.492     10.833 RR    IC  DMem\|ram~37014\|datac " "    40.492     10.833 RR    IC  DMem\|ram~37014\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.779      0.287 RR  CELL  DMem\|ram~37014\|combout " "    40.779      0.287 RR  CELL  DMem\|ram~37014\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.983      0.204 RR    IC  DMem\|ram~37015\|datad " "    40.983      0.204 RR    IC  DMem\|ram~37015\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.138      0.155 RR  CELL  DMem\|ram~37015\|combout " "    41.138      0.155 RR  CELL  DMem\|ram~37015\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.341      0.203 RR    IC  DMem\|ram~37026\|datad " "    41.341      0.203 RR    IC  DMem\|ram~37026\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.496      0.155 RR  CELL  DMem\|ram~37026\|combout " "    41.496      0.155 RR  CELL  DMem\|ram~37026\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.209      0.713 RR    IC  DMem\|ram~37027\|datac " "    42.209      0.713 RR    IC  DMem\|ram~37027\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.496      0.287 RR  CELL  DMem\|ram~37027\|combout " "    42.496      0.287 RR  CELL  DMem\|ram~37027\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.703      0.207 RR    IC  DMem\|ram~37070\|datad " "    42.703      0.207 RR    IC  DMem\|ram~37070\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.842      0.139 RF  CELL  DMem\|ram~37070\|combout " "    42.842      0.139 RF  CELL  DMem\|ram~37070\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.117      0.275 FF    IC  DMem\|ram~37582\|dataa " "    43.117      0.275 FF    IC  DMem\|ram~37582\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.541      0.424 FF  CELL  DMem\|ram~37582\|combout " "    43.541      0.424 FF  CELL  DMem\|ram~37582\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.950      0.409 FF    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datad " "    43.950      0.409 FF    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.075      0.125 FF  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout " "    44.075      0.125 FF  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.302      0.227 FF    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datad " "    44.302      0.227 FF    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.427      0.125 FF  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout " "    44.427      0.125 FF  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.406      2.979 FF    IC  G_REG\|\\regi:21:REG\|\\G_NBit_Reg:20:REG\|s_Q\|asdata " "    47.406      2.979 FF    IC  G_REG\|\\regi:21:REG\|\\G_NBit_Reg:20:REG\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.807      0.401 FF  CELL  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q " "    47.807      0.401 FF  CELL  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.430      3.430  R        clock network delay " "    23.430      3.430  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.438      0.008           clock pessimism removed " "    23.438      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.418     -0.020           clock uncertainty " "    23.418     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.436      0.018     uTsu  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q " "    23.436      0.018     uTsu  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    47.807 " "Data Arrival Time  :    47.807" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.436 " "Data Required Time :    23.436" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -24.371 (VIOLATED) " "Slack              :   -24.371 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595854946 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595854946 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595855532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.402  " "Path #1: Hold slack is 0.402 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.988      2.988  R        clock network delay " "     2.988      2.988  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.220      0.232     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "     3.220      0.232     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.220      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|q " "     3.220      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.220      0.000 FF    IC  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datac " "     3.220      0.000 FF    IC  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.581      0.361 FF  CELL  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout " "     3.581      0.361 FF  CELL  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.581      0.000 FF    IC  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|d " "     3.581      0.000 FF    IC  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.657      0.076 FF  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "     3.657      0.076 FF  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.101      3.101  R        clock network delay " "     3.101      3.101  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.069     -0.032           clock pessimism removed " "     3.069     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.069      0.000           clock uncertainty " "     3.069      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.255      0.186      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "     3.255      0.186      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.657 " "Data Arrival Time  :     3.657" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.255 " "Data Required Time :     3.255" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.402  " "Slack              :     0.402 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595855532 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595855532 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711595855534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711595855717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711595864637 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711595869740 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711595869740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.142 " "Worst-case setup slack is -21.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595869743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595869743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.142         -305024.376 iCLK  " "  -21.142         -305024.376 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595869743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595869743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595870265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595870265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 iCLK  " "    0.354               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595870265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595870265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711595870269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711595870274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595870342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595870342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595870342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595870342 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.142 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874764 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595874764 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -21.142 (VIOLATED) " "Path #1: Setup slack is -21.142 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q " "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q " "To Node      : MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.805      2.805  R        clock network delay " "     2.805      2.805  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.018      0.213     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q " "     3.018      0.213     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:9:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.018      0.000 RR  CELL  PC_REG\|REG\|\\G_NBit_Reg:9:REG\|s_Q\|q " "     3.018      0.000 RR  CELL  PC_REG\|REG\|\\G_NBit_Reg:9:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.274      1.256 RR    IC  s_IMemAddr\[9\]~4\|datad " "     4.274      1.256 RR    IC  s_IMemAddr\[9\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.418      0.144 RR  CELL  s_IMemAddr\[9\]~4\|combout " "     4.418      0.144 RR  CELL  s_IMemAddr\[9\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.141      2.723 RR    IC  IMem\|ram~45332\|dataa " "     7.141      2.723 RR    IC  IMem\|ram~45332\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.521      0.380 RR  CELL  IMem\|ram~45332\|combout " "     7.521      0.380 RR  CELL  IMem\|ram~45332\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.737      0.216 RR    IC  IMem\|ram~45333\|datab " "     7.737      0.216 RR    IC  IMem\|ram~45333\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.101      0.364 RR  CELL  IMem\|ram~45333\|combout " "     8.101      0.364 RR  CELL  IMem\|ram~45333\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.656      1.555 RR    IC  IMem\|ram~45336\|datad " "     9.656      1.555 RR    IC  IMem\|ram~45336\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.800      0.144 RR  CELL  IMem\|ram~45336\|combout " "     9.800      0.144 RR  CELL  IMem\|ram~45336\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.987      0.187 RR    IC  IMem\|ram~45339\|datad " "     9.987      0.187 RR    IC  IMem\|ram~45339\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.131      0.144 RR  CELL  IMem\|ram~45339\|combout " "    10.131      0.144 RR  CELL  IMem\|ram~45339\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.318      0.187 RR    IC  IMem\|ram~45340\|datad " "    10.318      0.187 RR    IC  IMem\|ram~45340\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.462      0.144 RR  CELL  IMem\|ram~45340\|combout " "    10.462      0.144 RR  CELL  IMem\|ram~45340\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.068      1.606 RR    IC  IMem\|ram~45383\|datac " "    12.068      1.606 RR    IC  IMem\|ram~45383\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.333      0.265 RR  CELL  IMem\|ram~45383\|combout " "    12.333      0.265 RR  CELL  IMem\|ram~45383\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.549      0.216 RR    IC  IMem\|ram~45426\|datab " "    12.549      0.216 RR    IC  IMem\|ram~45426\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.930      0.381 RR  CELL  IMem\|ram~45426\|combout " "    12.930      0.381 RR  CELL  IMem\|ram~45426\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.117      0.187 RR    IC  IMem\|ram~45597\|datac " "    13.117      0.187 RR    IC  IMem\|ram~45597\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.382      0.265 RR  CELL  IMem\|ram~45597\|combout " "    13.382      0.265 RR  CELL  IMem\|ram~45597\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.569      0.187 RR    IC  IMem\|ram~45768\|datad " "    13.569      0.187 RR    IC  IMem\|ram~45768\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.713      0.144 RR  CELL  IMem\|ram~45768\|combout " "    13.713      0.144 RR  CELL  IMem\|ram~45768\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.359      0.646 RR    IC  G_REG\|mux2\|mx_out\[10\]~20\|datad " "    14.359      0.646 RR    IC  G_REG\|mux2\|mx_out\[10\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.503      0.144 RR  CELL  G_REG\|mux2\|mx_out\[10\]~20\|combout " "    14.503      0.144 RR  CELL  G_REG\|mux2\|mx_out\[10\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.226      0.723 RR    IC  G_REG\|mux2\|mx_out\[2\]~548\|datad " "    15.226      0.723 RR    IC  G_REG\|mux2\|mx_out\[2\]~548\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.370      0.144 RR  CELL  G_REG\|mux2\|mx_out\[2\]~548\|combout " "    15.370      0.144 RR  CELL  G_REG\|mux2\|mx_out\[2\]~548\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.058      2.688 RR    IC  G_REG\|mux2\|mx_out\[2\]~549\|datad " "    18.058      2.688 RR    IC  G_REG\|mux2\|mx_out\[2\]~549\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.202      0.144 RR  CELL  G_REG\|mux2\|mx_out\[2\]~549\|combout " "    18.202      0.144 RR  CELL  G_REG\|mux2\|mx_out\[2\]~549\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.393      0.191 RR    IC  G_REG\|mux2\|mx_out\[2\]~553\|datad " "    18.393      0.191 RR    IC  G_REG\|mux2\|mx_out\[2\]~553\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.537      0.144 RR  CELL  G_REG\|mux2\|mx_out\[2\]~553\|combout " "    18.537      0.144 RR  CELL  G_REG\|mux2\|mx_out\[2\]~553\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.723      0.186 RR    IC  G_REG\|mux2\|mx_out\[2\]~556\|datad " "    18.723      0.186 RR    IC  G_REG\|mux2\|mx_out\[2\]~556\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.867      0.144 RR  CELL  G_REG\|mux2\|mx_out\[2\]~556\|combout " "    18.867      0.144 RR  CELL  G_REG\|mux2\|mx_out\[2\]~556\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.779      0.912 RR    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datad " "    19.779      0.912 RR    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:2:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.923      0.144 RR  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout " "    19.923      0.144 RR  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:2:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.354      0.431 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad " "    20.354      0.431 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.498      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout " "    20.498      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.708      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datad " "    20.708      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.852      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout " "    20.852      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.062      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad " "    21.062      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.206      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout " "    21.206      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.416      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad " "    21.416      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.560      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout " "    21.560      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.770      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datad " "    21.770      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.914      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout " "    21.914      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.111      0.197 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datad " "    22.111      0.197 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.255      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout " "    22.255      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.913      0.658 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|datad " "    22.913      0.658 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.057      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|combout " "    23.057      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.244      0.187 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~116\|datad " "    23.244      0.187 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~116\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.388      0.144 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~116\|combout " "    23.388      0.144 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~116\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.575      0.187 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~117\|datad " "    23.575      0.187 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~117\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.719      0.144 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~117\|combout " "    23.719      0.144 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~117\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.370      0.651 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~119\|datac " "    24.370      0.651 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~119\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.635      0.265 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~119\|combout " "    24.635      0.265 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~119\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.822      0.187 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~230\|datad " "    24.822      0.187 RR    IC  G_ALU\|G_SELECT\|o_result\[8\]~230\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.966      0.144 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~230\|combout " "    24.966      0.144 RR  CELL  G_ALU\|G_SELECT\|o_result\[8\]~230\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.999      2.033 RR    IC  DMem\|ram~37013\|dataa " "    26.999      2.033 RR    IC  DMem\|ram~37013\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.357      0.358 RR  CELL  DMem\|ram~37013\|combout " "    27.357      0.358 RR  CELL  DMem\|ram~37013\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.496     10.139 RR    IC  DMem\|ram~37014\|datac " "    37.496     10.139 RR    IC  DMem\|ram~37014\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.761      0.265 RR  CELL  DMem\|ram~37014\|combout " "    37.761      0.265 RR  CELL  DMem\|ram~37014\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.949      0.188 RR    IC  DMem\|ram~37015\|datad " "    37.949      0.188 RR    IC  DMem\|ram~37015\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.093      0.144 RR  CELL  DMem\|ram~37015\|combout " "    38.093      0.144 RR  CELL  DMem\|ram~37015\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.280      0.187 RR    IC  DMem\|ram~37026\|datad " "    38.280      0.187 RR    IC  DMem\|ram~37026\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.424      0.144 RR  CELL  DMem\|ram~37026\|combout " "    38.424      0.144 RR  CELL  DMem\|ram~37026\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.097      0.673 RR    IC  DMem\|ram~37027\|datac " "    39.097      0.673 RR    IC  DMem\|ram~37027\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.362      0.265 RR  CELL  DMem\|ram~37027\|combout " "    39.362      0.265 RR  CELL  DMem\|ram~37027\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.553      0.191 RR    IC  DMem\|ram~37070\|datad " "    39.553      0.191 RR    IC  DMem\|ram~37070\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.697      0.144 RR  CELL  DMem\|ram~37070\|combout " "    39.697      0.144 RR  CELL  DMem\|ram~37070\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.915      0.218 RR    IC  DMem\|ram~37582\|dataa " "    39.915      0.218 RR    IC  DMem\|ram~37582\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.273      0.358 RR  CELL  DMem\|ram~37582\|combout " "    40.273      0.358 RR  CELL  DMem\|ram~37582\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.646      0.373 RR    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datad " "    40.646      0.373 RR    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.790      0.144 RR  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout " "    40.790      0.144 RR  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.978      0.188 RR    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datad " "    40.978      0.188 RR    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.122      0.144 RR  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout " "    41.122      0.144 RR  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.897      2.775 RR    IC  G_REG\|\\regi:21:REG\|\\G_NBit_Reg:20:REG\|s_Q\|asdata " "    43.897      2.775 RR    IC  G_REG\|\\regi:21:REG\|\\G_NBit_Reg:20:REG\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.267      0.370 RR  CELL  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q " "    44.267      0.370 RR  CELL  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.119      3.119  R        clock network delay " "    23.119      3.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.126      0.007           clock pessimism removed " "    23.126      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.106     -0.020           clock uncertainty " "    23.106     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.125      0.019     uTsu  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q " "    23.125      0.019     uTsu  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    44.267 " "Data Arrival Time  :    44.267" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.125 " "Data Required Time :    23.125" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -21.142 (VIOLATED) " "Slack              :   -21.142 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595874766 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595874766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595875362 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.354  " "Path #1: Hold slack is 0.354 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.710      2.710  R        clock network delay " "     2.710      2.710  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.213     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "     2.923      0.213     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|q " "     2.923      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.000 FF    IC  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datac " "     2.923      0.000 FF    IC  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.319 FF  CELL  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout " "     3.242      0.319 FF  CELL  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.000 FF    IC  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|d " "     3.242      0.000 FF    IC  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.307      0.065 FF  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "     3.307      0.065 FF  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.810      2.810  R        clock network delay " "     2.810      2.810  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.782     -0.028           clock pessimism removed " "     2.782     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.782      0.000           clock uncertainty " "     2.782      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.953      0.171      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "     2.953      0.171      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.307 " "Data Arrival Time  :     3.307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.953 " "Data Required Time :     2.953" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.354  " "Slack              :     0.354 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595875362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595875362 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711595875364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711595878333 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711595878333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.410 " "Worst-case setup slack is -3.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595878336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595878336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.410            -233.216 iCLK  " "   -3.410            -233.216 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595878336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595878336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595878850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595878850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 iCLK  " "    0.182               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595878850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595878850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711595878856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711595878862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595878929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595878929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595878929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595878929 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.410 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.410" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595883456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.410 (VIOLATED) " "Path #1: Setup slack is -3.410 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:2:REG\|s_Q " "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:2:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q " "To Node      : MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      1.650  R        clock network delay " "     1.650      1.650  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.105     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:2:REG\|s_Q " "     1.755      0.105     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:2:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:2:REG\|s_Q\|q " "     1.755      0.000 FF  CELL  PC_REG\|REG\|\\G_NBit_Reg:2:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.920      0.165 FF    IC  s_IMemAddr\[2\]~2\|datad " "     1.920      0.165 FF    IC  s_IMemAddr\[2\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.983      0.063 FF  CELL  s_IMemAddr\[2\]~2\|combout " "     1.983      0.063 FF  CELL  s_IMemAddr\[2\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      1.458 FF    IC  IMem\|ram~34219\|dataa " "     3.441      1.458 FF    IC  IMem\|ram~34219\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.205 FR  CELL  IMem\|ram~34219\|combout " "     3.646      0.205 FR  CELL  IMem\|ram~34219\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.736      0.090 RR    IC  IMem\|ram~34220\|datad " "     3.736      0.090 RR    IC  IMem\|ram~34220\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.802      0.066 RF  CELL  IMem\|ram~34220\|combout " "     3.802      0.066 RF  CELL  IMem\|ram~34220\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.553      0.751 FF    IC  IMem\|ram~34223\|datac " "     4.553      0.751 FF    IC  IMem\|ram~34223\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.686      0.133 FF  CELL  IMem\|ram~34223\|combout " "     4.686      0.133 FF  CELL  IMem\|ram~34223\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.795      0.109 FF    IC  IMem\|ram~34226\|datad " "     4.795      0.109 FF    IC  IMem\|ram~34226\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.858      0.063 FF  CELL  IMem\|ram~34226\|combout " "     4.858      0.063 FF  CELL  IMem\|ram~34226\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.103      1.245 FF    IC  IMem\|ram~34258\|datac " "     6.103      1.245 FF    IC  IMem\|ram~34258\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.236      0.133 FF  CELL  IMem\|ram~34258\|combout " "     6.236      0.133 FF  CELL  IMem\|ram~34258\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.367      0.131 FF    IC  IMem\|ram~34301\|datab " "     6.367      0.131 FF    IC  IMem\|ram~34301\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.574      0.207 FF  CELL  IMem\|ram~34301\|combout " "     6.574      0.207 FF  CELL  IMem\|ram~34301\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.708      0.134 FF    IC  IMem\|ram~34344\|dataa " "     6.708      0.134 FF    IC  IMem\|ram~34344\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.901      0.193 FF  CELL  IMem\|ram~34344\|combout " "     6.901      0.193 FF  CELL  IMem\|ram~34344\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.698      1.797 FF    IC  IMem\|ram~34856\|dataa " "     8.698      1.797 FF    IC  IMem\|ram~34856\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.891      0.193 FF  CELL  IMem\|ram~34856\|combout " "     8.891      0.193 FF  CELL  IMem\|ram~34856\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.053      0.162 FF    IC  G_CTL\|o_memWrite~0\|datab " "     9.053      0.162 FF    IC  G_CTL\|o_memWrite~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.246      0.193 FF  CELL  G_CTL\|o_memWrite~0\|combout " "     9.246      0.193 FF  CELL  G_CTL\|o_memWrite~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.413      0.167 FF    IC  G_CTL\|o_ALUSrc~1\|dataa " "     9.413      0.167 FF    IC  G_CTL\|o_ALUSrc~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.617      0.204 FF  CELL  G_CTL\|o_ALUSrc~1\|combout " "     9.617      0.204 FF  CELL  G_CTL\|o_ALUSrc~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.196      1.579 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:3:MUXI\|o_O~0\|dataa " "    11.196      1.579 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:3:MUXI\|o_O~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.400      0.204 FF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:3:MUXI\|o_O~0\|combout " "    11.400      0.204 FF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:3:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.845      0.445 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datac " "    11.845      0.445 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.978      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout " "    11.978      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.098      0.120 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad " "    12.098      0.120 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.161      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout " "    12.161      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.282      0.121 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad " "    12.282      0.121 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.345      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout " "    12.345      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.466      0.121 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datad " "    12.466      0.121 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.529      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout " "    12.529      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.645      0.116 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datad " "    12.645      0.116 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.708      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout " "    12.708      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.064      0.356 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|datad " "    13.064      0.356 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.127      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|combout " "    13.127      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|XOR2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.234      0.107 FF    IC  G_ALU\|G_SELECT\|o_result\[8\]~116\|datad " "    13.234      0.107 FF    IC  G_ALU\|G_SELECT\|o_result\[8\]~116\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.297      0.063 FF  CELL  G_ALU\|G_SELECT\|o_result\[8\]~116\|combout " "    13.297      0.063 FF  CELL  G_ALU\|G_SELECT\|o_result\[8\]~116\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.403      0.106 FF    IC  G_ALU\|G_SELECT\|o_result\[8\]~117\|datad " "    13.403      0.106 FF    IC  G_ALU\|G_SELECT\|o_result\[8\]~117\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.466      0.063 FF  CELL  G_ALU\|G_SELECT\|o_result\[8\]~117\|combout " "    13.466      0.063 FF  CELL  G_ALU\|G_SELECT\|o_result\[8\]~117\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.838      0.372 FF    IC  G_ALU\|G_SELECT\|o_result\[8\]~119\|datac " "    13.838      0.372 FF    IC  G_ALU\|G_SELECT\|o_result\[8\]~119\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.971      0.133 FF  CELL  G_ALU\|G_SELECT\|o_result\[8\]~119\|combout " "    13.971      0.133 FF  CELL  G_ALU\|G_SELECT\|o_result\[8\]~119\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.077      0.106 FF    IC  G_ALU\|G_SELECT\|o_result\[8\]~230\|datad " "    14.077      0.106 FF    IC  G_ALU\|G_SELECT\|o_result\[8\]~230\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.140      0.063 FF  CELL  G_ALU\|G_SELECT\|o_result\[8\]~230\|combout " "    14.140      0.063 FF  CELL  G_ALU\|G_SELECT\|o_result\[8\]~230\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.397      1.257 FF    IC  DMem\|ram~37013\|dataa " "    15.397      1.257 FF    IC  DMem\|ram~37013\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.601      0.204 FF  CELL  DMem\|ram~37013\|combout " "    15.601      0.204 FF  CELL  DMem\|ram~37013\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.426      5.825 FF    IC  DMem\|ram~37014\|datac " "    21.426      5.825 FF    IC  DMem\|ram~37014\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.559      0.133 FF  CELL  DMem\|ram~37014\|combout " "    21.559      0.133 FF  CELL  DMem\|ram~37014\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.668      0.109 FF    IC  DMem\|ram~37015\|datad " "    21.668      0.109 FF    IC  DMem\|ram~37015\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.731      0.063 FF  CELL  DMem\|ram~37015\|combout " "    21.731      0.063 FF  CELL  DMem\|ram~37015\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.837      0.106 FF    IC  DMem\|ram~37026\|datad " "    21.837      0.106 FF    IC  DMem\|ram~37026\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.900      0.063 FF  CELL  DMem\|ram~37026\|combout " "    21.900      0.063 FF  CELL  DMem\|ram~37026\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.283      0.383 FF    IC  DMem\|ram~37027\|datac " "    22.283      0.383 FF    IC  DMem\|ram~37027\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.416      0.133 FF  CELL  DMem\|ram~37027\|combout " "    22.416      0.133 FF  CELL  DMem\|ram~37027\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.527      0.111 FF    IC  DMem\|ram~37070\|datad " "    22.527      0.111 FF    IC  DMem\|ram~37070\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.590      0.063 FF  CELL  DMem\|ram~37070\|combout " "    22.590      0.063 FF  CELL  DMem\|ram~37070\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.725      0.135 FF    IC  DMem\|ram~37582\|dataa " "    22.725      0.135 FF    IC  DMem\|ram~37582\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.929      0.204 FF  CELL  DMem\|ram~37582\|combout " "    22.929      0.204 FF  CELL  DMem\|ram~37582\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.139      0.210 FF    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datad " "    23.139      0.210 FF    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.202      0.063 FF  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout " "    23.202      0.063 FF  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.310      0.108 FF    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datad " "    23.310      0.108 FF    IC  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.373      0.063 FF  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout " "    23.373      0.063 FF  CELL  G_MUX_JAL\|\\G_NBit_MUX:20:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.040      1.667 FF    IC  G_REG\|\\regi:21:REG\|\\G_NBit_Reg:20:REG\|s_Q\|asdata " "    25.040      1.667 FF    IC  G_REG\|\\regi:21:REG\|\\G_NBit_Reg:20:REG\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.215      0.175 FF  CELL  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q " "    25.215      0.175 FF  CELL  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.813      1.813  R        clock network delay " "    21.813      1.813  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.818      0.005           clock pessimism removed " "    21.818      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.798     -0.020           clock uncertainty " "    21.798     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.805      0.007     uTsu  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q " "    21.805      0.007     uTsu  MIPSregister:G_REG\|Nbit_reg:\\regi:21:REG\|dffg:\\G_NBit_Reg:20:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.215 " "Data Arrival Time  :    25.215" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.805 " "Data Required Time :    21.805" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.410 (VIOLATED) " "Slack              :    -3.410 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595883458 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595883458 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595884226 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.182  " "Path #1: Hold slack is 0.182 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "From Node    : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "To Node      : pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.589      1.589  R        clock network delay " "     1.589      1.589  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.105     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "     1.694      0.105     uTco  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.000 RR  CELL  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|q " "     1.694      0.000 RR  CELL  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.000 RR    IC  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datac " "     1.694      0.000 RR    IC  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.865      0.171 RR  CELL  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout " "     1.865      0.171 RR  CELL  G_FETCHLOGIC\|G_MUX_JR\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.865      0.000 RR    IC  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|d " "     1.865      0.000 RR    IC  PC_REG\|REG\|\\G_NBit_Reg:3:REG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.896      0.031 RR  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "     1.896      0.031 RR  CELL  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      1.650  R        clock network delay " "     1.650      1.650  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.630     -0.020           clock pessimism removed " "     1.630     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.630      0.000           clock uncertainty " "     1.630      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.714      0.084      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q " "     1.714      0.084      uTh  pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:3:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.896 " "Data Arrival Time  :     1.896" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.714 " "Data Required Time :     1.714" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.182  " "Slack              :     0.182 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595884226 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595884226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711595935468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711595987883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 61 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2867 " "Peak virtual memory: 2867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711595990998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 22:19:50 2024 " "Processing ended: Wed Mar 27 22:19:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711595990998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:07 " "Elapsed time: 00:03:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711595990998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:40 " "Total CPU time (on all processors): 00:03:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711595990998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711595990998 ""}
