
Projekt_warsztaty_KoNaR_2023.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afe4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  0800b178  0800b178  0001b178  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b58c  0800b58c  000201d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b58c  0800b58c  0001b58c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b594  0800b594  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b594  0800b594  0001b594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b598  0800b598  0001b598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  0800b59c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000878  200001d0  0800b76c  000201d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a48  0800b76c  00020a48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ccc8  00000000  00000000  00020243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003847  00000000  00000000  0003cf0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018d0  00000000  00000000  00040758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001366  00000000  00000000  00042028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000047ef  00000000  00000000  0004338e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d191  00000000  00000000  00047b7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010070d  00000000  00000000  00064d0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007ad0  00000000  00000000  0016541c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  0016ceec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d0 	.word	0x200001d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b15c 	.word	0x0800b15c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	0800b15c 	.word	0x0800b15c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <HAL_TIM_PeriodElapsedCallback>:

static volatile uint8_t flag_tim_11hz = 0;
static volatile uint8_t flag_acc = 0;
static volatile uint8_t flag_button = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	if(htim==&htim3){
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4a09      	ldr	r2, [pc, #36]	; (8000f74 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d102      	bne.n	8000f5a <HAL_TIM_PeriodElapsedCallback+0x16>
		flag_tim_11hz = 1;
 8000f54:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000f56:	2201      	movs	r2, #1
 8000f58:	701a      	strb	r2, [r3, #0]
	}
	if(htim==&htim2){		// Aktywowany 26Hz
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a07      	ldr	r2, [pc, #28]	; (8000f7c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d104      	bne.n	8000f6c <HAL_TIM_PeriodElapsedCallback+0x28>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000f62:	2120      	movs	r1, #32
 8000f64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f68:	f001 fac4 	bl	80024f4 <HAL_GPIO_TogglePin>
	}
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	2000028c 	.word	0x2000028c
 8000f78:	20000418 	.word	0x20000418
 8000f7c:	20000240 	.word	0x20000240

08000f80 <MPU6050_Init>:

void MPU6050_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af04      	add	r7, sp, #16
    uint8_t check, reg;
    HAL_I2C_Mem_Read(&hi2c1,MPU6050_ADDR,WHO_AM_I_REG,1,&check,1,HAL_MAX_DELAY);
 8000f86:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8a:	9302      	str	r3, [sp, #8]
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	9301      	str	r3, [sp, #4]
 8000f90:	1dfb      	adds	r3, r7, #7
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	2301      	movs	r3, #1
 8000f96:	2275      	movs	r2, #117	; 0x75
 8000f98:	21d0      	movs	r1, #208	; 0xd0
 8000f9a:	4823      	ldr	r0, [pc, #140]	; (8001028 <MPU6050_Init+0xa8>)
 8000f9c:	f001 fc8c 	bl	80028b8 <HAL_I2C_Mem_Read>
    if(check == 0b01101000)
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	2b68      	cmp	r3, #104	; 0x68
 8000fa4:	d13b      	bne.n	800101e <MPU6050_Init+0x9e>
    {
    	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

        reg = 0x07;
 8000fa6:	2307      	movs	r3, #7
 8000fa8:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR,SMPLRT_DIV_REG,1,&reg,1,HAL_MAX_DELAY);
 8000faa:	f04f 33ff 	mov.w	r3, #4294967295
 8000fae:	9302      	str	r3, [sp, #8]
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	9301      	str	r3, [sp, #4]
 8000fb4:	1dbb      	adds	r3, r7, #6
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	2301      	movs	r3, #1
 8000fba:	2219      	movs	r2, #25
 8000fbc:	21d0      	movs	r1, #208	; 0xd0
 8000fbe:	481a      	ldr	r0, [pc, #104]	; (8001028 <MPU6050_Init+0xa8>)
 8000fc0:	f001 fb66 	bl	8002690 <HAL_I2C_Mem_Write>

        reg = 0x00;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR,ACCEL_CONFIG_REG,1,&reg,1,HAL_MAX_DELAY);
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fcc:	9302      	str	r3, [sp, #8]
 8000fce:	2301      	movs	r3, #1
 8000fd0:	9301      	str	r3, [sp, #4]
 8000fd2:	1dbb      	adds	r3, r7, #6
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	221c      	movs	r2, #28
 8000fda:	21d0      	movs	r1, #208	; 0xd0
 8000fdc:	4812      	ldr	r0, [pc, #72]	; (8001028 <MPU6050_Init+0xa8>)
 8000fde:	f001 fb57 	bl	8002690 <HAL_I2C_Mem_Write>

        reg = 0x00;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR,GYRO_CONFIG_REG,1,&reg,1,HAL_MAX_DELAY);
 8000fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fea:	9302      	str	r3, [sp, #8]
 8000fec:	2301      	movs	r3, #1
 8000fee:	9301      	str	r3, [sp, #4]
 8000ff0:	1dbb      	adds	r3, r7, #6
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	221b      	movs	r2, #27
 8000ff8:	21d0      	movs	r1, #208	; 0xd0
 8000ffa:	480b      	ldr	r0, [pc, #44]	; (8001028 <MPU6050_Init+0xa8>)
 8000ffc:	f001 fb48 	bl	8002690 <HAL_I2C_Mem_Write>

        reg = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR,PWR_MGMT_1_REG,1,&reg,1,HAL_MAX_DELAY);
 8001004:	f04f 33ff 	mov.w	r3, #4294967295
 8001008:	9302      	str	r3, [sp, #8]
 800100a:	2301      	movs	r3, #1
 800100c:	9301      	str	r3, [sp, #4]
 800100e:	1dbb      	adds	r3, r7, #6
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	2301      	movs	r3, #1
 8001014:	226b      	movs	r2, #107	; 0x6b
 8001016:	21d0      	movs	r1, #208	; 0xd0
 8001018:	4803      	ldr	r0, [pc, #12]	; (8001028 <MPU6050_Init+0xa8>)
 800101a:	f001 fb39 	bl	8002690 <HAL_I2C_Mem_Write>

    }
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	200001ec 	.word	0x200001ec

0800102c <MPU6050_Read_Accel>:

void MPU6050_Read_Accel(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
    Accel_X_RAW = (int16_t)(buffer_a[0] << 8 | buffer_a[1]);
 8001030:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <MPU6050_Read_Accel+0xa4>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	021b      	lsls	r3, r3, #8
 8001036:	b21a      	sxth	r2, r3
 8001038:	4b25      	ldr	r3, [pc, #148]	; (80010d0 <MPU6050_Read_Accel+0xa4>)
 800103a:	785b      	ldrb	r3, [r3, #1]
 800103c:	b21b      	sxth	r3, r3
 800103e:	4313      	orrs	r3, r2
 8001040:	b21a      	sxth	r2, r3
 8001042:	4b24      	ldr	r3, [pc, #144]	; (80010d4 <MPU6050_Read_Accel+0xa8>)
 8001044:	801a      	strh	r2, [r3, #0]
    Accel_Y_RAW = (int16_t)(buffer_a[2] << 8 | buffer_a[3]);
 8001046:	4b22      	ldr	r3, [pc, #136]	; (80010d0 <MPU6050_Read_Accel+0xa4>)
 8001048:	789b      	ldrb	r3, [r3, #2]
 800104a:	021b      	lsls	r3, r3, #8
 800104c:	b21a      	sxth	r2, r3
 800104e:	4b20      	ldr	r3, [pc, #128]	; (80010d0 <MPU6050_Read_Accel+0xa4>)
 8001050:	78db      	ldrb	r3, [r3, #3]
 8001052:	b21b      	sxth	r3, r3
 8001054:	4313      	orrs	r3, r2
 8001056:	b21a      	sxth	r2, r3
 8001058:	4b1f      	ldr	r3, [pc, #124]	; (80010d8 <MPU6050_Read_Accel+0xac>)
 800105a:	801a      	strh	r2, [r3, #0]
    Accel_Z_RAW = (int16_t)(buffer_a[4] << 8 | buffer_a[5]);
 800105c:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <MPU6050_Read_Accel+0xa4>)
 800105e:	791b      	ldrb	r3, [r3, #4]
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	b21a      	sxth	r2, r3
 8001064:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <MPU6050_Read_Accel+0xa4>)
 8001066:	795b      	ldrb	r3, [r3, #5]
 8001068:	b21b      	sxth	r3, r3
 800106a:	4313      	orrs	r3, r2
 800106c:	b21a      	sxth	r2, r3
 800106e:	4b1b      	ldr	r3, [pc, #108]	; (80010dc <MPU6050_Read_Accel+0xb0>)
 8001070:	801a      	strh	r2, [r3, #0]

    Ax = Accel_X_RAW / 16384.f;		// Zamiana raw value na g
 8001072:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <MPU6050_Read_Accel+0xa8>)
 8001074:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001078:	ee07 3a90 	vmov	s15, r3
 800107c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001080:	eddf 6a17 	vldr	s13, [pc, #92]	; 80010e0 <MPU6050_Read_Accel+0xb4>
 8001084:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001088:	4b16      	ldr	r3, [pc, #88]	; (80010e4 <MPU6050_Read_Accel+0xb8>)
 800108a:	edc3 7a00 	vstr	s15, [r3]
    Ay = Accel_Y_RAW / 16384.f;
 800108e:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <MPU6050_Read_Accel+0xac>)
 8001090:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001094:	ee07 3a90 	vmov	s15, r3
 8001098:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800109c:	eddf 6a10 	vldr	s13, [pc, #64]	; 80010e0 <MPU6050_Read_Accel+0xb4>
 80010a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010a4:	4b10      	ldr	r3, [pc, #64]	; (80010e8 <MPU6050_Read_Accel+0xbc>)
 80010a6:	edc3 7a00 	vstr	s15, [r3]
    Az = Accel_Z_RAW / 16384.f;
 80010aa:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <MPU6050_Read_Accel+0xb0>)
 80010ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010b8:	eddf 6a09 	vldr	s13, [pc, #36]	; 80010e0 <MPU6050_Read_Accel+0xb4>
 80010bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c0:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <MPU6050_Read_Accel+0xc0>)
 80010c2:	edc3 7a00 	vstr	s15, [r3]
}
 80010c6:	bf00      	nop
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	20000388 	.word	0x20000388
 80010d4:	20000360 	.word	0x20000360
 80010d8:	20000362 	.word	0x20000362
 80010dc:	20000364 	.word	0x20000364
 80010e0:	46800000 	.word	0x46800000
 80010e4:	20000368 	.word	0x20000368
 80010e8:	2000036c 	.word	0x2000036c
 80010ec:	20000370 	.word	0x20000370

080010f0 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
    Gyro_X_RAW = (int16_t)(buffer_g[0] << 8 | buffer_g[1]);
 80010f4:	4b32      	ldr	r3, [pc, #200]	; (80011c0 <MPU6050_Read_Gyro+0xd0>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	021b      	lsls	r3, r3, #8
 80010fa:	b21a      	sxth	r2, r3
 80010fc:	4b30      	ldr	r3, [pc, #192]	; (80011c0 <MPU6050_Read_Gyro+0xd0>)
 80010fe:	785b      	ldrb	r3, [r3, #1]
 8001100:	b21b      	sxth	r3, r3
 8001102:	4313      	orrs	r3, r2
 8001104:	b21a      	sxth	r2, r3
 8001106:	4b2f      	ldr	r3, [pc, #188]	; (80011c4 <MPU6050_Read_Gyro+0xd4>)
 8001108:	801a      	strh	r2, [r3, #0]
    Gyro_Y_RAW = (int16_t)(buffer_g[2] << 8 | buffer_g[3]);
 800110a:	4b2d      	ldr	r3, [pc, #180]	; (80011c0 <MPU6050_Read_Gyro+0xd0>)
 800110c:	789b      	ldrb	r3, [r3, #2]
 800110e:	021b      	lsls	r3, r3, #8
 8001110:	b21a      	sxth	r2, r3
 8001112:	4b2b      	ldr	r3, [pc, #172]	; (80011c0 <MPU6050_Read_Gyro+0xd0>)
 8001114:	78db      	ldrb	r3, [r3, #3]
 8001116:	b21b      	sxth	r3, r3
 8001118:	4313      	orrs	r3, r2
 800111a:	b21a      	sxth	r2, r3
 800111c:	4b2a      	ldr	r3, [pc, #168]	; (80011c8 <MPU6050_Read_Gyro+0xd8>)
 800111e:	801a      	strh	r2, [r3, #0]
    Gyro_Z_RAW = (int16_t)(buffer_g[4] << 8 | buffer_g[5]);
 8001120:	4b27      	ldr	r3, [pc, #156]	; (80011c0 <MPU6050_Read_Gyro+0xd0>)
 8001122:	791b      	ldrb	r3, [r3, #4]
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	b21a      	sxth	r2, r3
 8001128:	4b25      	ldr	r3, [pc, #148]	; (80011c0 <MPU6050_Read_Gyro+0xd0>)
 800112a:	795b      	ldrb	r3, [r3, #5]
 800112c:	b21b      	sxth	r3, r3
 800112e:	4313      	orrs	r3, r2
 8001130:	b21a      	sxth	r2, r3
 8001132:	4b26      	ldr	r3, [pc, #152]	; (80011cc <MPU6050_Read_Gyro+0xdc>)
 8001134:	801a      	strh	r2, [r3, #0]

	Gx = Gyro_X_RAW/131.0;		// Zamiana raw value na /s
 8001136:	4b23      	ldr	r3, [pc, #140]	; (80011c4 <MPU6050_Read_Gyro+0xd4>)
 8001138:	f9b3 3000 	ldrsh.w	r3, [r3]
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff f9f1 	bl	8000524 <__aeabi_i2d>
 8001142:	a31d      	add	r3, pc, #116	; (adr r3, 80011b8 <MPU6050_Read_Gyro+0xc8>)
 8001144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001148:	f7ff fb80 	bl	800084c <__aeabi_ddiv>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4610      	mov	r0, r2
 8001152:	4619      	mov	r1, r3
 8001154:	f7ff fd28 	bl	8000ba8 <__aeabi_d2f>
 8001158:	4603      	mov	r3, r0
 800115a:	4a1d      	ldr	r2, [pc, #116]	; (80011d0 <MPU6050_Read_Gyro+0xe0>)
 800115c:	6013      	str	r3, [r2, #0]
	Gy = Gyro_Y_RAW/131.0;
 800115e:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <MPU6050_Read_Gyro+0xd8>)
 8001160:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff f9dd 	bl	8000524 <__aeabi_i2d>
 800116a:	a313      	add	r3, pc, #76	; (adr r3, 80011b8 <MPU6050_Read_Gyro+0xc8>)
 800116c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001170:	f7ff fb6c 	bl	800084c <__aeabi_ddiv>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4610      	mov	r0, r2
 800117a:	4619      	mov	r1, r3
 800117c:	f7ff fd14 	bl	8000ba8 <__aeabi_d2f>
 8001180:	4603      	mov	r3, r0
 8001182:	4a14      	ldr	r2, [pc, #80]	; (80011d4 <MPU6050_Read_Gyro+0xe4>)
 8001184:	6013      	str	r3, [r2, #0]
	Gz = Gyro_Z_RAW/131.0;
 8001186:	4b11      	ldr	r3, [pc, #68]	; (80011cc <MPU6050_Read_Gyro+0xdc>)
 8001188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff f9c9 	bl	8000524 <__aeabi_i2d>
 8001192:	a309      	add	r3, pc, #36	; (adr r3, 80011b8 <MPU6050_Read_Gyro+0xc8>)
 8001194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001198:	f7ff fb58 	bl	800084c <__aeabi_ddiv>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	4610      	mov	r0, r2
 80011a2:	4619      	mov	r1, r3
 80011a4:	f7ff fd00 	bl	8000ba8 <__aeabi_d2f>
 80011a8:	4603      	mov	r3, r0
 80011aa:	4a0b      	ldr	r2, [pc, #44]	; (80011d8 <MPU6050_Read_Gyro+0xe8>)
 80011ac:	6013      	str	r3, [r2, #0]
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	f3af 8000 	nop.w
 80011b8:	00000000 	.word	0x00000000
 80011bc:	40606000 	.word	0x40606000
 80011c0:	20000390 	.word	0x20000390
 80011c4:	20000374 	.word	0x20000374
 80011c8:	20000376 	.word	0x20000376
 80011cc:	20000378 	.word	0x20000378
 80011d0:	2000037c 	.word	0x2000037c
 80011d4:	20000380 	.word	0x20000380
 80011d8:	20000384 	.word	0x20000384

080011dc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==B1_INTERRUPT_Pin) {
 80011e6:	88fb      	ldrh	r3, [r7, #6]
 80011e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011ec:	d102      	bne.n	80011f4 <HAL_GPIO_EXTI_Callback+0x18>
		flag_button = 1;
 80011ee:	4b04      	ldr	r3, [pc, #16]	; (8001200 <HAL_GPIO_EXTI_Callback+0x24>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	701a      	strb	r2, [r3, #0]
	}
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	2000041a 	.word	0x2000041a

08001204 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af02      	add	r7, sp, #8
 800120a:	6078      	str	r0, [r7, #4]

	if(hi2c->Instance==I2C1) {
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a15      	ldr	r2, [pc, #84]	; (8001268 <HAL_I2C_MemRxCpltCallback+0x64>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d123      	bne.n	800125e <HAL_I2C_MemRxCpltCallback+0x5a>
		if(flag_acc){
 8001216:	4b15      	ldr	r3, [pc, #84]	; (800126c <HAL_I2C_MemRxCpltCallback+0x68>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	b2db      	uxtb	r3, r3
 800121c:	2b00      	cmp	r3, #0
 800121e:	d00f      	beq.n	8001240 <HAL_I2C_MemRxCpltCallback+0x3c>
			MPU6050_Read_Accel();
 8001220:	f7ff ff04 	bl	800102c <MPU6050_Read_Accel>
			HAL_I2C_Mem_Read_IT(&hi2c1,MPU6050_ADDR,GYRO_XOUT_H_REG,1,buffer_g,6);
 8001224:	2306      	movs	r3, #6
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	4b11      	ldr	r3, [pc, #68]	; (8001270 <HAL_I2C_MemRxCpltCallback+0x6c>)
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2301      	movs	r3, #1
 800122e:	2243      	movs	r2, #67	; 0x43
 8001230:	21d0      	movs	r1, #208	; 0xd0
 8001232:	4810      	ldr	r0, [pc, #64]	; (8001274 <HAL_I2C_MemRxCpltCallback+0x70>)
 8001234:	f001 fc5a 	bl	8002aec <HAL_I2C_Mem_Read_IT>
			flag_acc = 0;
 8001238:	4b0c      	ldr	r3, [pc, #48]	; (800126c <HAL_I2C_MemRxCpltCallback+0x68>)
 800123a:	2200      	movs	r2, #0
 800123c:	701a      	strb	r2, [r3, #0]
			MPU6050_Read_Gyro();
			HAL_I2C_Mem_Read_IT(&hi2c1,MPU6050_ADDR,ACCEL_XOUT_H_REG,1,buffer_a,6);
			flag_acc = 1;
		}
	}
}
 800123e:	e00e      	b.n	800125e <HAL_I2C_MemRxCpltCallback+0x5a>
			MPU6050_Read_Gyro();
 8001240:	f7ff ff56 	bl	80010f0 <MPU6050_Read_Gyro>
			HAL_I2C_Mem_Read_IT(&hi2c1,MPU6050_ADDR,ACCEL_XOUT_H_REG,1,buffer_a,6);
 8001244:	2306      	movs	r3, #6
 8001246:	9301      	str	r3, [sp, #4]
 8001248:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <HAL_I2C_MemRxCpltCallback+0x74>)
 800124a:	9300      	str	r3, [sp, #0]
 800124c:	2301      	movs	r3, #1
 800124e:	223b      	movs	r2, #59	; 0x3b
 8001250:	21d0      	movs	r1, #208	; 0xd0
 8001252:	4808      	ldr	r0, [pc, #32]	; (8001274 <HAL_I2C_MemRxCpltCallback+0x70>)
 8001254:	f001 fc4a 	bl	8002aec <HAL_I2C_Mem_Read_IT>
			flag_acc = 1;
 8001258:	4b04      	ldr	r3, [pc, #16]	; (800126c <HAL_I2C_MemRxCpltCallback+0x68>)
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40005400 	.word	0x40005400
 800126c:	20000419 	.word	0x20000419
 8001270:	20000390 	.word	0x20000390
 8001274:	200001ec 	.word	0x200001ec
 8001278:	20000388 	.word	0x20000388

0800127c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800127c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001280:	b090      	sub	sp, #64	; 0x40
 8001282:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001284:	f000 fda6 	bl	8001dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001288:	f000 f8ac 	bl	80013e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800128c:	f000 fa1c 	bl	80016c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001290:	f000 f9ea 	bl	8001668 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001294:	f000 f8f8 	bl	8001488 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001298:	f000 f98e 	bl	80015b8 <MX_TIM3_Init>
  MX_TIM2_Init();
 800129c:	f000 f934 	bl	8001508 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80012a0:	4840      	ldr	r0, [pc, #256]	; (80013a4 <main+0x128>)
 80012a2:	f004 fe8d 	bl	8005fc0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80012a6:	4840      	ldr	r0, [pc, #256]	; (80013a8 <main+0x12c>)
 80012a8:	f004 fe8a 	bl	8005fc0 <HAL_TIM_Base_Start_IT>
  HAL_NVIC_DisableIRQ(INTERRUPT_EXTI_IRQn);
 80012ac:	2028      	movs	r0, #40	; 0x28
 80012ae:	f000 fec3 	bl	8002038 <HAL_NVIC_DisableIRQ>
  MPU6050_Init();
 80012b2:	f7ff fe65 	bl	8000f80 <MPU6050_Init>
  HAL_NVIC_EnableIRQ(INTERRUPT_EXTI_IRQn);
 80012b6:	2028      	movs	r0, #40	; 0x28
 80012b8:	f000 feb0 	bl	800201c <HAL_NVIC_EnableIRQ>

  // dummy read
  HAL_I2C_Mem_Read_IT(&hi2c1,MPU6050_ADDR,GYRO_XOUT_H_REG,1,buffer_g,6);
 80012bc:	2306      	movs	r3, #6
 80012be:	9301      	str	r3, [sp, #4]
 80012c0:	4b3a      	ldr	r3, [pc, #232]	; (80013ac <main+0x130>)
 80012c2:	9300      	str	r3, [sp, #0]
 80012c4:	2301      	movs	r3, #1
 80012c6:	2243      	movs	r2, #67	; 0x43
 80012c8:	21d0      	movs	r1, #208	; 0xd0
 80012ca:	4839      	ldr	r0, [pc, #228]	; (80013b0 <main+0x134>)
 80012cc:	f001 fc0e 	bl	8002aec <HAL_I2C_Mem_Read_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Nie uyem RTOSa poniewa uwaam e do tak prostego programu skomplikowa
	  if(flag_tim_11hz){
 80012d0:	4b38      	ldr	r3, [pc, #224]	; (80013b4 <main+0x138>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d04b      	beq.n	8001372 <main+0xf6>
		  flag_tim_11hz = 0;
 80012da:	4b36      	ldr	r3, [pc, #216]	; (80013b4 <main+0x138>)
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
		  snprintf((char *)string_out, sizeof(string_out), "Accel x: %.3fg y: %.3fg z: %.3fg   Gyro x: %.3f/s y: %.3f/s z: %.3f/s\n\r", Ax, Ay, Az, Gx, Gy, Gz);
 80012e0:	4b35      	ldr	r3, [pc, #212]	; (80013b8 <main+0x13c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff f92f 	bl	8000548 <__aeabi_f2d>
 80012ea:	4604      	mov	r4, r0
 80012ec:	460d      	mov	r5, r1
 80012ee:	4b33      	ldr	r3, [pc, #204]	; (80013bc <main+0x140>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f928 	bl	8000548 <__aeabi_f2d>
 80012f8:	4680      	mov	r8, r0
 80012fa:	4689      	mov	r9, r1
 80012fc:	4b30      	ldr	r3, [pc, #192]	; (80013c0 <main+0x144>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff f921 	bl	8000548 <__aeabi_f2d>
 8001306:	4682      	mov	sl, r0
 8001308:	468b      	mov	fp, r1
 800130a:	4b2e      	ldr	r3, [pc, #184]	; (80013c4 <main+0x148>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff f91a 	bl	8000548 <__aeabi_f2d>
 8001314:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001318:	4b2b      	ldr	r3, [pc, #172]	; (80013c8 <main+0x14c>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff f913 	bl	8000548 <__aeabi_f2d>
 8001322:	e9c7 0100 	strd	r0, r1, [r7]
 8001326:	4b29      	ldr	r3, [pc, #164]	; (80013cc <main+0x150>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f90c 	bl	8000548 <__aeabi_f2d>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8001338:	ed97 7b00 	vldr	d7, [r7]
 800133c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001340:	ed97 7b02 	vldr	d7, [r7, #8]
 8001344:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001348:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800134c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001350:	e9cd 4500 	strd	r4, r5, [sp]
 8001354:	4a1e      	ldr	r2, [pc, #120]	; (80013d0 <main+0x154>)
 8001356:	2180      	movs	r1, #128	; 0x80
 8001358:	481e      	ldr	r0, [pc, #120]	; (80013d4 <main+0x158>)
 800135a:	f007 fd8f 	bl	8008e7c <sniprintf>
		  HAL_UART_Transmit_IT(&huart2,string_out, strlen((char *) string_out));
 800135e:	481d      	ldr	r0, [pc, #116]	; (80013d4 <main+0x158>)
 8001360:	f7fe ff86 	bl	8000270 <strlen>
 8001364:	4603      	mov	r3, r0
 8001366:	b29b      	uxth	r3, r3
 8001368:	461a      	mov	r2, r3
 800136a:	491a      	ldr	r1, [pc, #104]	; (80013d4 <main+0x158>)
 800136c:	481a      	ldr	r0, [pc, #104]	; (80013d8 <main+0x15c>)
 800136e:	f005 fcf7 	bl	8006d60 <HAL_UART_Transmit_IT>
	  }
	  if(flag_button){
 8001372:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <main+0x160>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	b2db      	uxtb	r3, r3
 8001378:	2b00      	cmp	r3, #0
 800137a:	d0a9      	beq.n	80012d0 <main+0x54>
	  	  flag_button = 0;
 800137c:	4b17      	ldr	r3, [pc, #92]	; (80013dc <main+0x160>)
 800137e:	2200      	movs	r2, #0
 8001380:	701a      	strb	r2, [r3, #0]
	  	  snprintf((char *)string_out, sizeof(string_out), "PRZYCISK!\n\r");
 8001382:	4a17      	ldr	r2, [pc, #92]	; (80013e0 <main+0x164>)
 8001384:	2180      	movs	r1, #128	; 0x80
 8001386:	4813      	ldr	r0, [pc, #76]	; (80013d4 <main+0x158>)
 8001388:	f007 fd78 	bl	8008e7c <sniprintf>
	  	  HAL_UART_Transmit_IT(&huart2,string_out, strlen((char *) string_out));
 800138c:	4811      	ldr	r0, [pc, #68]	; (80013d4 <main+0x158>)
 800138e:	f7fe ff6f 	bl	8000270 <strlen>
 8001392:	4603      	mov	r3, r0
 8001394:	b29b      	uxth	r3, r3
 8001396:	461a      	mov	r2, r3
 8001398:	490e      	ldr	r1, [pc, #56]	; (80013d4 <main+0x158>)
 800139a:	480f      	ldr	r0, [pc, #60]	; (80013d8 <main+0x15c>)
 800139c:	f005 fce0 	bl	8006d60 <HAL_UART_Transmit_IT>
	  if(flag_tim_11hz){
 80013a0:	e796      	b.n	80012d0 <main+0x54>
 80013a2:	bf00      	nop
 80013a4:	20000240 	.word	0x20000240
 80013a8:	2000028c 	.word	0x2000028c
 80013ac:	20000390 	.word	0x20000390
 80013b0:	200001ec 	.word	0x200001ec
 80013b4:	20000418 	.word	0x20000418
 80013b8:	20000368 	.word	0x20000368
 80013bc:	2000036c 	.word	0x2000036c
 80013c0:	20000370 	.word	0x20000370
 80013c4:	2000037c 	.word	0x2000037c
 80013c8:	20000380 	.word	0x20000380
 80013cc:	20000384 	.word	0x20000384
 80013d0:	0800b178 	.word	0x0800b178
 80013d4:	20000398 	.word	0x20000398
 80013d8:	200002d8 	.word	0x200002d8
 80013dc:	2000041a 	.word	0x2000041a
 80013e0:	0800b1c8 	.word	0x0800b1c8

080013e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b096      	sub	sp, #88	; 0x58
 80013e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	2244      	movs	r2, #68	; 0x44
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f007 fdb9 	bl	8008f6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f8:	463b      	mov	r3, r7
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
 8001404:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001406:	f44f 7000 	mov.w	r0, #512	; 0x200
 800140a:	f003 fa33 	bl	8004874 <HAL_PWREx_ControlVoltageScaling>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001414:	f000 f9d6 	bl	80017c4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001418:	2302      	movs	r3, #2
 800141a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800141c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001420:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001422:	2310      	movs	r3, #16
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001426:	2302      	movs	r3, #2
 8001428:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800142a:	2302      	movs	r3, #2
 800142c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800142e:	2301      	movs	r3, #1
 8001430:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001432:	230a      	movs	r3, #10
 8001434:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001436:	2307      	movs	r3, #7
 8001438:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800143a:	2302      	movs	r3, #2
 800143c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800143e:	2302      	movs	r3, #2
 8001440:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001442:	f107 0314 	add.w	r3, r7, #20
 8001446:	4618      	mov	r0, r3
 8001448:	f003 fa6a 	bl	8004920 <HAL_RCC_OscConfig>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001452:	f000 f9b7 	bl	80017c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001456:	230f      	movs	r3, #15
 8001458:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800145a:	2303      	movs	r3, #3
 800145c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800145e:	2300      	movs	r3, #0
 8001460:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001466:	2300      	movs	r3, #0
 8001468:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800146a:	463b      	mov	r3, r7
 800146c:	2104      	movs	r1, #4
 800146e:	4618      	mov	r0, r3
 8001470:	f003 fe32 	bl	80050d8 <HAL_RCC_ClockConfig>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800147a:	f000 f9a3 	bl	80017c4 <Error_Handler>
  }
}
 800147e:	bf00      	nop
 8001480:	3758      	adds	r7, #88	; 0x58
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800148c:	4b1b      	ldr	r3, [pc, #108]	; (80014fc <MX_I2C1_Init+0x74>)
 800148e:	4a1c      	ldr	r2, [pc, #112]	; (8001500 <MX_I2C1_Init+0x78>)
 8001490:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8001492:	4b1a      	ldr	r3, [pc, #104]	; (80014fc <MX_I2C1_Init+0x74>)
 8001494:	4a1b      	ldr	r2, [pc, #108]	; (8001504 <MX_I2C1_Init+0x7c>)
 8001496:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <MX_I2C1_Init+0x74>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800149e:	4b17      	ldr	r3, [pc, #92]	; (80014fc <MX_I2C1_Init+0x74>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014a4:	4b15      	ldr	r3, [pc, #84]	; (80014fc <MX_I2C1_Init+0x74>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014aa:	4b14      	ldr	r3, [pc, #80]	; (80014fc <MX_I2C1_Init+0x74>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <MX_I2C1_Init+0x74>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014b6:	4b11      	ldr	r3, [pc, #68]	; (80014fc <MX_I2C1_Init+0x74>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014bc:	4b0f      	ldr	r3, [pc, #60]	; (80014fc <MX_I2C1_Init+0x74>)
 80014be:	2200      	movs	r2, #0
 80014c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014c2:	480e      	ldr	r0, [pc, #56]	; (80014fc <MX_I2C1_Init+0x74>)
 80014c4:	f001 f848 	bl	8002558 <HAL_I2C_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80014ce:	f000 f979 	bl	80017c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014d2:	2100      	movs	r1, #0
 80014d4:	4809      	ldr	r0, [pc, #36]	; (80014fc <MX_I2C1_Init+0x74>)
 80014d6:	f003 f927 	bl	8004728 <HAL_I2CEx_ConfigAnalogFilter>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014e0:	f000 f970 	bl	80017c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014e4:	2100      	movs	r1, #0
 80014e6:	4805      	ldr	r0, [pc, #20]	; (80014fc <MX_I2C1_Init+0x74>)
 80014e8:	f003 f969 	bl	80047be <HAL_I2CEx_ConfigDigitalFilter>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80014f2:	f000 f967 	bl	80017c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	200001ec 	.word	0x200001ec
 8001500:	40005400 	.word	0x40005400
 8001504:	10909cec 	.word	0x10909cec

08001508 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08a      	sub	sp, #40	; 0x28
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800150e:	f107 031c 	add.w	r3, r7, #28
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800151a:	463b      	mov	r3, r7
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
 8001528:	615a      	str	r2, [r3, #20]
 800152a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800152c:	4b21      	ldr	r3, [pc, #132]	; (80015b4 <MX_TIM2_Init+0xac>)
 800152e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001532:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8001534:	4b1f      	ldr	r3, [pc, #124]	; (80015b4 <MX_TIM2_Init+0xac>)
 8001536:	f240 321f 	movw	r2, #799	; 0x31f
 800153a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153c:	4b1d      	ldr	r3, [pc, #116]	; (80015b4 <MX_TIM2_Init+0xac>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3845;
 8001542:	4b1c      	ldr	r3, [pc, #112]	; (80015b4 <MX_TIM2_Init+0xac>)
 8001544:	f640 7205 	movw	r2, #3845	; 0xf05
 8001548:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800154a:	4b1a      	ldr	r3, [pc, #104]	; (80015b4 <MX_TIM2_Init+0xac>)
 800154c:	2200      	movs	r2, #0
 800154e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001550:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <MX_TIM2_Init+0xac>)
 8001552:	2200      	movs	r2, #0
 8001554:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001556:	4817      	ldr	r0, [pc, #92]	; (80015b4 <MX_TIM2_Init+0xac>)
 8001558:	f004 fda2 	bl	80060a0 <HAL_TIM_OC_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8001562:	f000 f92f 	bl	80017c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156a:	2300      	movs	r3, #0
 800156c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800156e:	f107 031c 	add.w	r3, r7, #28
 8001572:	4619      	mov	r1, r3
 8001574:	480f      	ldr	r0, [pc, #60]	; (80015b4 <MX_TIM2_Init+0xac>)
 8001576:	f005 faff 	bl	8006b78 <HAL_TIMEx_MasterConfigSynchronization>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8001580:	f000 f920 	bl	80017c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001584:	2300      	movs	r3, #0
 8001586:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800158c:	2300      	movs	r3, #0
 800158e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001594:	463b      	mov	r3, r7
 8001596:	2200      	movs	r2, #0
 8001598:	4619      	mov	r1, r3
 800159a:	4806      	ldr	r0, [pc, #24]	; (80015b4 <MX_TIM2_Init+0xac>)
 800159c:	f004 feda 	bl	8006354 <HAL_TIM_OC_ConfigChannel>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80015a6:	f000 f90d 	bl	80017c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	3728      	adds	r7, #40	; 0x28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000240 	.word	0x20000240

080015b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08a      	sub	sp, #40	; 0x28
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015be:	f107 031c 	add.w	r3, r7, #28
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015ca:	463b      	mov	r3, r7
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
 80015d8:	615a      	str	r2, [r3, #20]
 80015da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015dc:	4b20      	ldr	r3, [pc, #128]	; (8001660 <MX_TIM3_Init+0xa8>)
 80015de:	4a21      	ldr	r2, [pc, #132]	; (8001664 <MX_TIM3_Init+0xac>)
 80015e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 799;
 80015e2:	4b1f      	ldr	r3, [pc, #124]	; (8001660 <MX_TIM3_Init+0xa8>)
 80015e4:	f240 321f 	movw	r2, #799	; 0x31f
 80015e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ea:	4b1d      	ldr	r3, [pc, #116]	; (8001660 <MX_TIM3_Init+0xa8>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9089;
 80015f0:	4b1b      	ldr	r3, [pc, #108]	; (8001660 <MX_TIM3_Init+0xa8>)
 80015f2:	f242 3281 	movw	r2, #9089	; 0x2381
 80015f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f8:	4b19      	ldr	r3, [pc, #100]	; (8001660 <MX_TIM3_Init+0xa8>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015fe:	4b18      	ldr	r3, [pc, #96]	; (8001660 <MX_TIM3_Init+0xa8>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001604:	4816      	ldr	r0, [pc, #88]	; (8001660 <MX_TIM3_Init+0xa8>)
 8001606:	f004 fd4b 	bl	80060a0 <HAL_TIM_OC_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8001610:	f000 f8d8 	bl	80017c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001614:	2300      	movs	r3, #0
 8001616:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001618:	2300      	movs	r3, #0
 800161a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800161c:	f107 031c 	add.w	r3, r7, #28
 8001620:	4619      	mov	r1, r3
 8001622:	480f      	ldr	r0, [pc, #60]	; (8001660 <MX_TIM3_Init+0xa8>)
 8001624:	f005 faa8 	bl	8006b78 <HAL_TIMEx_MasterConfigSynchronization>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800162e:	f000 f8c9 	bl	80017c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001632:	2300      	movs	r3, #0
 8001634:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800163a:	2300      	movs	r3, #0
 800163c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001642:	463b      	mov	r3, r7
 8001644:	2200      	movs	r2, #0
 8001646:	4619      	mov	r1, r3
 8001648:	4805      	ldr	r0, [pc, #20]	; (8001660 <MX_TIM3_Init+0xa8>)
 800164a:	f004 fe83 	bl	8006354 <HAL_TIM_OC_ConfigChannel>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001654:	f000 f8b6 	bl	80017c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001658:	bf00      	nop
 800165a:	3728      	adds	r7, #40	; 0x28
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	2000028c 	.word	0x2000028c
 8001664:	40000400 	.word	0x40000400

08001668 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800166c:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 800166e:	4a15      	ldr	r2, [pc, #84]	; (80016c4 <MX_USART2_UART_Init+0x5c>)
 8001670:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001672:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 8001674:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001678:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800167a:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001680:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001686:	4b0e      	ldr	r3, [pc, #56]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800168c:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 800168e:	220c      	movs	r2, #12
 8001690:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001692:	4b0b      	ldr	r3, [pc, #44]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001698:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 800169a:	2200      	movs	r2, #0
 800169c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800169e:	4b08      	ldr	r3, [pc, #32]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016a4:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016aa:	4805      	ldr	r0, [pc, #20]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 80016ac:	f005 fb0a 	bl	8006cc4 <HAL_UART_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80016b6:	f000 f885 	bl	80017c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200002d8 	.word	0x200002d8
 80016c4:	40004400 	.word	0x40004400

080016c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08a      	sub	sp, #40	; 0x28
 80016cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
 80016dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016de:	4b36      	ldr	r3, [pc, #216]	; (80017b8 <MX_GPIO_Init+0xf0>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e2:	4a35      	ldr	r2, [pc, #212]	; (80017b8 <MX_GPIO_Init+0xf0>)
 80016e4:	f043 0304 	orr.w	r3, r3, #4
 80016e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ea:	4b33      	ldr	r3, [pc, #204]	; (80017b8 <MX_GPIO_Init+0xf0>)
 80016ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016f6:	4b30      	ldr	r3, [pc, #192]	; (80017b8 <MX_GPIO_Init+0xf0>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fa:	4a2f      	ldr	r2, [pc, #188]	; (80017b8 <MX_GPIO_Init+0xf0>)
 80016fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001700:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001702:	4b2d      	ldr	r3, [pc, #180]	; (80017b8 <MX_GPIO_Init+0xf0>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800170e:	4b2a      	ldr	r3, [pc, #168]	; (80017b8 <MX_GPIO_Init+0xf0>)
 8001710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001712:	4a29      	ldr	r2, [pc, #164]	; (80017b8 <MX_GPIO_Init+0xf0>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	64d3      	str	r3, [r2, #76]	; 0x4c
 800171a:	4b27      	ldr	r3, [pc, #156]	; (80017b8 <MX_GPIO_Init+0xf0>)
 800171c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001726:	4b24      	ldr	r3, [pc, #144]	; (80017b8 <MX_GPIO_Init+0xf0>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172a:	4a23      	ldr	r2, [pc, #140]	; (80017b8 <MX_GPIO_Init+0xf0>)
 800172c:	f043 0302 	orr.w	r3, r3, #2
 8001730:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001732:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <MX_GPIO_Init+0xf0>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	2120      	movs	r1, #32
 8001742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001746:	f000 febd 	bl	80024c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_INTERRUPT_Pin */
  GPIO_InitStruct.Pin = B1_INTERRUPT_Pin;
 800174a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800174e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001750:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 800175a:	f107 0314 	add.w	r3, r7, #20
 800175e:	4619      	mov	r1, r3
 8001760:	4816      	ldr	r0, [pc, #88]	; (80017bc <MX_GPIO_Init+0xf4>)
 8001762:	f000 fd05 	bl	8002170 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001766:	2320      	movs	r3, #32
 8001768:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176a:	2301      	movs	r3, #1
 800176c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001772:	2300      	movs	r3, #0
 8001774:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	4619      	mov	r1, r3
 800177c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001780:	f000 fcf6 	bl	8002170 <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERRUPT_Pin */
  GPIO_InitStruct.Pin = INTERRUPT_Pin;
 8001784:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800178a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800178e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	4809      	ldr	r0, [pc, #36]	; (80017c0 <MX_GPIO_Init+0xf8>)
 800179c:	f000 fce8 	bl	8002170 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017a0:	2200      	movs	r2, #0
 80017a2:	2100      	movs	r1, #0
 80017a4:	2028      	movs	r0, #40	; 0x28
 80017a6:	f000 fc1d 	bl	8001fe4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017aa:	2028      	movs	r0, #40	; 0x28
 80017ac:	f000 fc36 	bl	800201c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017b0:	bf00      	nop
 80017b2:	3728      	adds	r7, #40	; 0x28
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40021000 	.word	0x40021000
 80017bc:	48000800 	.word	0x48000800
 80017c0:	48000400 	.word	0x48000400

080017c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017c8:	b672      	cpsid	i
}
 80017ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017cc:	e7fe      	b.n	80017cc <Error_Handler+0x8>
	...

080017d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d6:	4b11      	ldr	r3, [pc, #68]	; (800181c <HAL_MspInit+0x4c>)
 80017d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017da:	4a10      	ldr	r2, [pc, #64]	; (800181c <HAL_MspInit+0x4c>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6613      	str	r3, [r2, #96]	; 0x60
 80017e2:	4b0e      	ldr	r3, [pc, #56]	; (800181c <HAL_MspInit+0x4c>)
 80017e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	607b      	str	r3, [r7, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ee:	4b0b      	ldr	r3, [pc, #44]	; (800181c <HAL_MspInit+0x4c>)
 80017f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f2:	4a0a      	ldr	r2, [pc, #40]	; (800181c <HAL_MspInit+0x4c>)
 80017f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f8:	6593      	str	r3, [r2, #88]	; 0x58
 80017fa:	4b08      	ldr	r3, [pc, #32]	; (800181c <HAL_MspInit+0x4c>)
 80017fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001802:	603b      	str	r3, [r7, #0]
 8001804:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001806:	2200      	movs	r2, #0
 8001808:	210f      	movs	r1, #15
 800180a:	f06f 0001 	mvn.w	r0, #1
 800180e:	f000 fbe9 	bl	8001fe4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40021000 	.word	0x40021000

08001820 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b0ac      	sub	sp, #176	; 0xb0
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	2288      	movs	r2, #136	; 0x88
 800183e:	2100      	movs	r1, #0
 8001840:	4618      	mov	r0, r3
 8001842:	f007 fb92 	bl	8008f6a <memset>
  if(hi2c->Instance==I2C1)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a25      	ldr	r2, [pc, #148]	; (80018e0 <HAL_I2C_MspInit+0xc0>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d143      	bne.n	80018d8 <HAL_I2C_MspInit+0xb8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001850:	2340      	movs	r3, #64	; 0x40
 8001852:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001854:	2300      	movs	r3, #0
 8001856:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	4618      	mov	r0, r3
 800185e:	f003 fe91 	bl	8005584 <HAL_RCCEx_PeriphCLKConfig>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001868:	f7ff ffac 	bl	80017c4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800186c:	4b1d      	ldr	r3, [pc, #116]	; (80018e4 <HAL_I2C_MspInit+0xc4>)
 800186e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001870:	4a1c      	ldr	r2, [pc, #112]	; (80018e4 <HAL_I2C_MspInit+0xc4>)
 8001872:	f043 0302 	orr.w	r3, r3, #2
 8001876:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001878:	4b1a      	ldr	r3, [pc, #104]	; (80018e4 <HAL_I2C_MspInit+0xc4>)
 800187a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001884:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001888:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800188c:	2312      	movs	r3, #18
 800188e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	2300      	movs	r3, #0
 8001894:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001898:	2303      	movs	r3, #3
 800189a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800189e:	2304      	movs	r3, #4
 80018a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018a8:	4619      	mov	r1, r3
 80018aa:	480f      	ldr	r0, [pc, #60]	; (80018e8 <HAL_I2C_MspInit+0xc8>)
 80018ac:	f000 fc60 	bl	8002170 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018b0:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <HAL_I2C_MspInit+0xc4>)
 80018b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b4:	4a0b      	ldr	r2, [pc, #44]	; (80018e4 <HAL_I2C_MspInit+0xc4>)
 80018b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018ba:	6593      	str	r3, [r2, #88]	; 0x58
 80018bc:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <HAL_I2C_MspInit+0xc4>)
 80018be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80018c8:	2200      	movs	r2, #0
 80018ca:	2105      	movs	r1, #5
 80018cc:	201f      	movs	r0, #31
 80018ce:	f000 fb89 	bl	8001fe4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80018d2:	201f      	movs	r0, #31
 80018d4:	f000 fba2 	bl	800201c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018d8:	bf00      	nop
 80018da:	37b0      	adds	r7, #176	; 0xb0
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40005400 	.word	0x40005400
 80018e4:	40021000 	.word	0x40021000
 80018e8:	48000400 	.word	0x48000400

080018ec <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018fc:	d114      	bne.n	8001928 <HAL_TIM_OC_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018fe:	4b19      	ldr	r3, [pc, #100]	; (8001964 <HAL_TIM_OC_MspInit+0x78>)
 8001900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001902:	4a18      	ldr	r2, [pc, #96]	; (8001964 <HAL_TIM_OC_MspInit+0x78>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6593      	str	r3, [r2, #88]	; 0x58
 800190a:	4b16      	ldr	r3, [pc, #88]	; (8001964 <HAL_TIM_OC_MspInit+0x78>)
 800190c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2105      	movs	r1, #5
 800191a:	201c      	movs	r0, #28
 800191c:	f000 fb62 	bl	8001fe4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001920:	201c      	movs	r0, #28
 8001922:	f000 fb7b 	bl	800201c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001926:	e018      	b.n	800195a <HAL_TIM_OC_MspInit+0x6e>
  else if(htim_oc->Instance==TIM3)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a0e      	ldr	r2, [pc, #56]	; (8001968 <HAL_TIM_OC_MspInit+0x7c>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d113      	bne.n	800195a <HAL_TIM_OC_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001932:	4b0c      	ldr	r3, [pc, #48]	; (8001964 <HAL_TIM_OC_MspInit+0x78>)
 8001934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001936:	4a0b      	ldr	r2, [pc, #44]	; (8001964 <HAL_TIM_OC_MspInit+0x78>)
 8001938:	f043 0302 	orr.w	r3, r3, #2
 800193c:	6593      	str	r3, [r2, #88]	; 0x58
 800193e:	4b09      	ldr	r3, [pc, #36]	; (8001964 <HAL_TIM_OC_MspInit+0x78>)
 8001940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	60bb      	str	r3, [r7, #8]
 8001948:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800194a:	2200      	movs	r2, #0
 800194c:	2105      	movs	r1, #5
 800194e:	201d      	movs	r0, #29
 8001950:	f000 fb48 	bl	8001fe4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001954:	201d      	movs	r0, #29
 8001956:	f000 fb61 	bl	800201c <HAL_NVIC_EnableIRQ>
}
 800195a:	bf00      	nop
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40021000 	.word	0x40021000
 8001968:	40000400 	.word	0x40000400

0800196c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b0ac      	sub	sp, #176	; 0xb0
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001974:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	609a      	str	r2, [r3, #8]
 8001980:	60da      	str	r2, [r3, #12]
 8001982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	2288      	movs	r2, #136	; 0x88
 800198a:	2100      	movs	r1, #0
 800198c:	4618      	mov	r0, r3
 800198e:	f007 faec 	bl	8008f6a <memset>
  if(huart->Instance==USART2)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a25      	ldr	r2, [pc, #148]	; (8001a2c <HAL_UART_MspInit+0xc0>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d143      	bne.n	8001a24 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800199c:	2302      	movs	r3, #2
 800199e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019a0:	2300      	movs	r3, #0
 80019a2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	4618      	mov	r0, r3
 80019aa:	f003 fdeb 	bl	8005584 <HAL_RCCEx_PeriphCLKConfig>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019b4:	f7ff ff06 	bl	80017c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019b8:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <HAL_UART_MspInit+0xc4>)
 80019ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019bc:	4a1c      	ldr	r2, [pc, #112]	; (8001a30 <HAL_UART_MspInit+0xc4>)
 80019be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019c2:	6593      	str	r3, [r2, #88]	; 0x58
 80019c4:	4b1a      	ldr	r3, [pc, #104]	; (8001a30 <HAL_UART_MspInit+0xc4>)
 80019c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019cc:	613b      	str	r3, [r7, #16]
 80019ce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d0:	4b17      	ldr	r3, [pc, #92]	; (8001a30 <HAL_UART_MspInit+0xc4>)
 80019d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d4:	4a16      	ldr	r2, [pc, #88]	; (8001a30 <HAL_UART_MspInit+0xc4>)
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019dc:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <HAL_UART_MspInit+0xc4>)
 80019de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019e8:	230c      	movs	r3, #12
 80019ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fa:	2303      	movs	r3, #3
 80019fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a00:	2307      	movs	r3, #7
 8001a02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a06:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a10:	f000 fbae 	bl	8002170 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001a14:	2200      	movs	r2, #0
 8001a16:	2105      	movs	r1, #5
 8001a18:	2026      	movs	r0, #38	; 0x26
 8001a1a:	f000 fae3 	bl	8001fe4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a1e:	2026      	movs	r0, #38	; 0x26
 8001a20:	f000 fafc 	bl	800201c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a24:	bf00      	nop
 8001a26:	37b0      	adds	r7, #176	; 0xb0
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40004400 	.word	0x40004400
 8001a30:	40021000 	.word	0x40021000

08001a34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08e      	sub	sp, #56	; 0x38
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a42:	4b34      	ldr	r3, [pc, #208]	; (8001b14 <HAL_InitTick+0xe0>)
 8001a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a46:	4a33      	ldr	r2, [pc, #204]	; (8001b14 <HAL_InitTick+0xe0>)
 8001a48:	f043 0310 	orr.w	r3, r3, #16
 8001a4c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a4e:	4b31      	ldr	r3, [pc, #196]	; (8001b14 <HAL_InitTick+0xe0>)
 8001a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a52:	f003 0310 	and.w	r3, r3, #16
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a5a:	f107 0210 	add.w	r2, r7, #16
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4611      	mov	r1, r2
 8001a64:	4618      	mov	r0, r3
 8001a66:	f003 fcfb 	bl	8005460 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a6a:	6a3b      	ldr	r3, [r7, #32]
 8001a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d103      	bne.n	8001a7c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a74:	f003 fcc8 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 8001a78:	6378      	str	r0, [r7, #52]	; 0x34
 8001a7a:	e004      	b.n	8001a86 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a7c:	f003 fcc4 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 8001a80:	4603      	mov	r3, r0
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a88:	4a23      	ldr	r2, [pc, #140]	; (8001b18 <HAL_InitTick+0xe4>)
 8001a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8e:	0c9b      	lsrs	r3, r3, #18
 8001a90:	3b01      	subs	r3, #1
 8001a92:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001a94:	4b21      	ldr	r3, [pc, #132]	; (8001b1c <HAL_InitTick+0xe8>)
 8001a96:	4a22      	ldr	r2, [pc, #136]	; (8001b20 <HAL_InitTick+0xec>)
 8001a98:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001a9a:	4b20      	ldr	r3, [pc, #128]	; (8001b1c <HAL_InitTick+0xe8>)
 8001a9c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001aa0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001aa2:	4a1e      	ldr	r2, [pc, #120]	; (8001b1c <HAL_InitTick+0xe8>)
 8001aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aa6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001aa8:	4b1c      	ldr	r3, [pc, #112]	; (8001b1c <HAL_InitTick+0xe8>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aae:	4b1b      	ldr	r3, [pc, #108]	; (8001b1c <HAL_InitTick+0xe8>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab4:	4b19      	ldr	r3, [pc, #100]	; (8001b1c <HAL_InitTick+0xe8>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001aba:	4818      	ldr	r0, [pc, #96]	; (8001b1c <HAL_InitTick+0xe8>)
 8001abc:	f004 fa1e 	bl	8005efc <HAL_TIM_Base_Init>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001ac6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d11b      	bne.n	8001b06 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001ace:	4813      	ldr	r0, [pc, #76]	; (8001b1c <HAL_InitTick+0xe8>)
 8001ad0:	f004 fa76 	bl	8005fc0 <HAL_TIM_Base_Start_IT>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001ada:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d111      	bne.n	8001b06 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001ae2:	2036      	movs	r0, #54	; 0x36
 8001ae4:	f000 fa9a 	bl	800201c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2b0f      	cmp	r3, #15
 8001aec:	d808      	bhi.n	8001b00 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001aee:	2200      	movs	r2, #0
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	2036      	movs	r0, #54	; 0x36
 8001af4:	f000 fa76 	bl	8001fe4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001af8:	4a0a      	ldr	r2, [pc, #40]	; (8001b24 <HAL_InitTick+0xf0>)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	e002      	b.n	8001b06 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001b06:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3738      	adds	r7, #56	; 0x38
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40021000 	.word	0x40021000
 8001b18:	431bde83 	.word	0x431bde83
 8001b1c:	2000041c 	.word	0x2000041c
 8001b20:	40001000 	.word	0x40001000
 8001b24:	20000004 	.word	0x20000004

08001b28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b2c:	e7fe      	b.n	8001b2c <NMI_Handler+0x4>

08001b2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b32:	e7fe      	b.n	8001b32 <HardFault_Handler+0x4>

08001b34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b38:	e7fe      	b.n	8001b38 <MemManage_Handler+0x4>

08001b3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b3e:	e7fe      	b.n	8001b3e <BusFault_Handler+0x4>

08001b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b44:	e7fe      	b.n	8001b44 <UsageFault_Handler+0x4>

08001b46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b58:	4802      	ldr	r0, [pc, #8]	; (8001b64 <TIM2_IRQHandler+0x10>)
 8001b5a:	f004 faf8 	bl	800614e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000240 	.word	0x20000240

08001b68 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b6c:	4802      	ldr	r0, [pc, #8]	; (8001b78 <TIM3_IRQHandler+0x10>)
 8001b6e:	f004 faee 	bl	800614e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	2000028c 	.word	0x2000028c

08001b7c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001b80:	4802      	ldr	r0, [pc, #8]	; (8001b8c <I2C1_EV_IRQHandler+0x10>)
 8001b82:	f001 f839 	bl	8002bf8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200001ec 	.word	0x200001ec

08001b90 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b94:	4802      	ldr	r0, [pc, #8]	; (8001ba0 <USART2_IRQHandler+0x10>)
 8001b96:	f005 f941 	bl	8006e1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200002d8 	.word	0x200002d8

08001ba4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INTERRUPT_Pin);
 8001ba8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001bac:	f000 fcbc 	bl	8002528 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_INTERRUPT_Pin);
 8001bb0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001bb4:	f000 fcb8 	bl	8002528 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001bc0:	4802      	ldr	r0, [pc, #8]	; (8001bcc <TIM6_DAC_IRQHandler+0x10>)
 8001bc2:	f004 fac4 	bl	800614e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	2000041c 	.word	0x2000041c

08001bd0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  return 1;
 8001bd4:	2301      	movs	r3, #1
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <_kill>:

int _kill(int pid, int sig)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bea:	f007 fa11 	bl	8009010 <__errno>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2216      	movs	r2, #22
 8001bf2:	601a      	str	r2, [r3, #0]
  return -1;
 8001bf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <_exit>:

void _exit (int status)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c08:	f04f 31ff 	mov.w	r1, #4294967295
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7ff ffe7 	bl	8001be0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c12:	e7fe      	b.n	8001c12 <_exit+0x12>

08001c14 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	e00a      	b.n	8001c3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c26:	f3af 8000 	nop.w
 8001c2a:	4601      	mov	r1, r0
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	1c5a      	adds	r2, r3, #1
 8001c30:	60ba      	str	r2, [r7, #8]
 8001c32:	b2ca      	uxtb	r2, r1
 8001c34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	617b      	str	r3, [r7, #20]
 8001c3c:	697a      	ldr	r2, [r7, #20]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	dbf0      	blt.n	8001c26 <_read+0x12>
  }

  return len;
 8001c44:	687b      	ldr	r3, [r7, #4]
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3718      	adds	r7, #24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b086      	sub	sp, #24
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	60f8      	str	r0, [r7, #12]
 8001c56:	60b9      	str	r1, [r7, #8]
 8001c58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]
 8001c5e:	e009      	b.n	8001c74 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	1c5a      	adds	r2, r3, #1
 8001c64:	60ba      	str	r2, [r7, #8]
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	3301      	adds	r3, #1
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	697a      	ldr	r2, [r7, #20]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	dbf1      	blt.n	8001c60 <_write+0x12>
  }
  return len;
 8001c7c:	687b      	ldr	r3, [r7, #4]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <_close>:

int _close(int file)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b083      	sub	sp, #12
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b083      	sub	sp, #12
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
 8001ca6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cae:	605a      	str	r2, [r3, #4]
  return 0;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <_isatty>:

int _isatty(int file)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b083      	sub	sp, #12
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cc6:	2301      	movs	r3, #1
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3714      	adds	r7, #20
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
	...

08001cf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cf8:	4a14      	ldr	r2, [pc, #80]	; (8001d4c <_sbrk+0x5c>)
 8001cfa:	4b15      	ldr	r3, [pc, #84]	; (8001d50 <_sbrk+0x60>)
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d04:	4b13      	ldr	r3, [pc, #76]	; (8001d54 <_sbrk+0x64>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d102      	bne.n	8001d12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d0c:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <_sbrk+0x64>)
 8001d0e:	4a12      	ldr	r2, [pc, #72]	; (8001d58 <_sbrk+0x68>)
 8001d10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d12:	4b10      	ldr	r3, [pc, #64]	; (8001d54 <_sbrk+0x64>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4413      	add	r3, r2
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d207      	bcs.n	8001d30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d20:	f007 f976 	bl	8009010 <__errno>
 8001d24:	4603      	mov	r3, r0
 8001d26:	220c      	movs	r2, #12
 8001d28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d2e:	e009      	b.n	8001d44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d30:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <_sbrk+0x64>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d36:	4b07      	ldr	r3, [pc, #28]	; (8001d54 <_sbrk+0x64>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	4a05      	ldr	r2, [pc, #20]	; (8001d54 <_sbrk+0x64>)
 8001d40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d42:	68fb      	ldr	r3, [r7, #12]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20018000 	.word	0x20018000
 8001d50:	00000400 	.word	0x00000400
 8001d54:	20000468 	.word	0x20000468
 8001d58:	20000a48 	.word	0x20000a48

08001d5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d60:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <SystemInit+0x20>)
 8001d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d66:	4a05      	ldr	r2, [pc, #20]	; (8001d7c <SystemInit+0x20>)
 8001d68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	e000ed00 	.word	0xe000ed00

08001d80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001db8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d84:	f7ff ffea 	bl	8001d5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d88:	480c      	ldr	r0, [pc, #48]	; (8001dbc <LoopForever+0x6>)
  ldr r1, =_edata
 8001d8a:	490d      	ldr	r1, [pc, #52]	; (8001dc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d8c:	4a0d      	ldr	r2, [pc, #52]	; (8001dc4 <LoopForever+0xe>)
  movs r3, #0
 8001d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d90:	e002      	b.n	8001d98 <LoopCopyDataInit>

08001d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d96:	3304      	adds	r3, #4

08001d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d9c:	d3f9      	bcc.n	8001d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d9e:	4a0a      	ldr	r2, [pc, #40]	; (8001dc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001da0:	4c0a      	ldr	r4, [pc, #40]	; (8001dcc <LoopForever+0x16>)
  movs r3, #0
 8001da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da4:	e001      	b.n	8001daa <LoopFillZerobss>

08001da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da8:	3204      	adds	r2, #4

08001daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dac:	d3fb      	bcc.n	8001da6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dae:	f007 f935 	bl	800901c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001db2:	f7ff fa63 	bl	800127c <main>

08001db6 <LoopForever>:

LoopForever:
    b LoopForever
 8001db6:	e7fe      	b.n	8001db6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001db8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc0:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8001dc4:	0800b59c 	.word	0x0800b59c
  ldr r2, =_sbss
 8001dc8:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8001dcc:	20000a48 	.word	0x20000a48

08001dd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dd0:	e7fe      	b.n	8001dd0 <ADC1_2_IRQHandler>
	...

08001dd4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dde:	4b0c      	ldr	r3, [pc, #48]	; (8001e10 <HAL_Init+0x3c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a0b      	ldr	r2, [pc, #44]	; (8001e10 <HAL_Init+0x3c>)
 8001de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dea:	2003      	movs	r0, #3
 8001dec:	f000 f8ef 	bl	8001fce <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001df0:	200f      	movs	r0, #15
 8001df2:	f7ff fe1f 	bl	8001a34 <HAL_InitTick>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	71fb      	strb	r3, [r7, #7]
 8001e00:	e001      	b.n	8001e06 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e02:	f7ff fce5 	bl	80017d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e06:	79fb      	ldrb	r3, [r7, #7]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40022000 	.word	0x40022000

08001e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  return uwTick;
 8001e18:	4b03      	ldr	r3, [pc, #12]	; (8001e28 <HAL_GetTick+0x14>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	2000046c 	.word	0x2000046c

08001e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e3c:	4b0c      	ldr	r3, [pc, #48]	; (8001e70 <__NVIC_SetPriorityGrouping+0x44>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e42:	68ba      	ldr	r2, [r7, #8]
 8001e44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e48:	4013      	ands	r3, r2
 8001e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e5e:	4a04      	ldr	r2, [pc, #16]	; (8001e70 <__NVIC_SetPriorityGrouping+0x44>)
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	60d3      	str	r3, [r2, #12]
}
 8001e64:	bf00      	nop
 8001e66:	3714      	adds	r7, #20
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	e000ed00 	.word	0xe000ed00

08001e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e78:	4b04      	ldr	r3, [pc, #16]	; (8001e8c <__NVIC_GetPriorityGrouping+0x18>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	0a1b      	lsrs	r3, r3, #8
 8001e7e:	f003 0307 	and.w	r3, r3, #7
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr
 8001e8c:	e000ed00 	.word	0xe000ed00

08001e90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	4603      	mov	r3, r0
 8001e98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	db0b      	blt.n	8001eba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	f003 021f 	and.w	r2, r3, #31
 8001ea8:	4907      	ldr	r1, [pc, #28]	; (8001ec8 <__NVIC_EnableIRQ+0x38>)
 8001eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eae:	095b      	lsrs	r3, r3, #5
 8001eb0:	2001      	movs	r0, #1
 8001eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001eba:	bf00      	nop
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	e000e100 	.word	0xe000e100

08001ecc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	db12      	blt.n	8001f04 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	f003 021f 	and.w	r2, r3, #31
 8001ee4:	490a      	ldr	r1, [pc, #40]	; (8001f10 <__NVIC_DisableIRQ+0x44>)
 8001ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eea:	095b      	lsrs	r3, r3, #5
 8001eec:	2001      	movs	r0, #1
 8001eee:	fa00 f202 	lsl.w	r2, r0, r2
 8001ef2:	3320      	adds	r3, #32
 8001ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001ef8:	f3bf 8f4f 	dsb	sy
}
 8001efc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001efe:	f3bf 8f6f 	isb	sy
}
 8001f02:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	e000e100 	.word	0xe000e100

08001f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	6039      	str	r1, [r7, #0]
 8001f1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	db0a      	blt.n	8001f3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	b2da      	uxtb	r2, r3
 8001f2c:	490c      	ldr	r1, [pc, #48]	; (8001f60 <__NVIC_SetPriority+0x4c>)
 8001f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f32:	0112      	lsls	r2, r2, #4
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	440b      	add	r3, r1
 8001f38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f3c:	e00a      	b.n	8001f54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	b2da      	uxtb	r2, r3
 8001f42:	4908      	ldr	r1, [pc, #32]	; (8001f64 <__NVIC_SetPriority+0x50>)
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	3b04      	subs	r3, #4
 8001f4c:	0112      	lsls	r2, r2, #4
 8001f4e:	b2d2      	uxtb	r2, r2
 8001f50:	440b      	add	r3, r1
 8001f52:	761a      	strb	r2, [r3, #24]
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	e000e100 	.word	0xe000e100
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b089      	sub	sp, #36	; 0x24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	f1c3 0307 	rsb	r3, r3, #7
 8001f82:	2b04      	cmp	r3, #4
 8001f84:	bf28      	it	cs
 8001f86:	2304      	movcs	r3, #4
 8001f88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	3304      	adds	r3, #4
 8001f8e:	2b06      	cmp	r3, #6
 8001f90:	d902      	bls.n	8001f98 <NVIC_EncodePriority+0x30>
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	3b03      	subs	r3, #3
 8001f96:	e000      	b.n	8001f9a <NVIC_EncodePriority+0x32>
 8001f98:	2300      	movs	r3, #0
 8001f9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	43da      	mvns	r2, r3
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	401a      	ands	r2, r3
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fba:	43d9      	mvns	r1, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc0:	4313      	orrs	r3, r2
         );
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3724      	adds	r7, #36	; 0x24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr

08001fce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7ff ff28 	bl	8001e2c <__NVIC_SetPriorityGrouping>
}
 8001fdc:	bf00      	nop
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
 8001ff0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ff6:	f7ff ff3d 	bl	8001e74 <__NVIC_GetPriorityGrouping>
 8001ffa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	68b9      	ldr	r1, [r7, #8]
 8002000:	6978      	ldr	r0, [r7, #20]
 8002002:	f7ff ffb1 	bl	8001f68 <NVIC_EncodePriority>
 8002006:	4602      	mov	r2, r0
 8002008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800200c:	4611      	mov	r1, r2
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff ff80 	bl	8001f14 <__NVIC_SetPriority>
}
 8002014:	bf00      	nop
 8002016:	3718      	adds	r7, #24
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	4618      	mov	r0, r3
 800202c:	f7ff ff30 	bl	8001e90 <__NVIC_EnableIRQ>
}
 8002030:	bf00      	nop
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff ff40 	bl	8001ecc <__NVIC_DisableIRQ>
}
 800204c:	bf00      	nop
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800205c:	2300      	movs	r3, #0
 800205e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002066:	b2db      	uxtb	r3, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d008      	beq.n	800207e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2204      	movs	r2, #4
 8002070:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e022      	b.n	80020c4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f022 020e 	bic.w	r2, r2, #14
 800208c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f022 0201 	bic.w	r2, r2, #1
 800209c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a2:	f003 021c 	and.w	r2, r3, #28
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	2101      	movs	r1, #1
 80020ac:	fa01 f202 	lsl.w	r2, r1, r2
 80020b0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3714      	adds	r7, #20
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020d8:	2300      	movs	r3, #0
 80020da:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d005      	beq.n	80020f4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2204      	movs	r2, #4
 80020ec:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	73fb      	strb	r3, [r7, #15]
 80020f2:	e029      	b.n	8002148 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f022 020e 	bic.w	r2, r2, #14
 8002102:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f022 0201 	bic.w	r2, r2, #1
 8002112:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002118:	f003 021c 	and.w	r2, r3, #28
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002120:	2101      	movs	r1, #1
 8002122:	fa01 f202 	lsl.w	r2, r1, r2
 8002126:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800213c:	2b00      	cmp	r3, #0
 800213e:	d003      	beq.n	8002148 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	4798      	blx	r3
    }
  }
  return status;
 8002148:	7bfb      	ldrb	r3, [r7, #15]
}
 800214a:	4618      	mov	r0, r3
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002152:	b480      	push	{r7}
 8002154:	b083      	sub	sp, #12
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002160:	b2db      	uxtb	r3, r3
}
 8002162:	4618      	mov	r0, r3
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
	...

08002170 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002170:	b480      	push	{r7}
 8002172:	b087      	sub	sp, #28
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800217e:	e17f      	b.n	8002480 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	2101      	movs	r1, #1
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	fa01 f303 	lsl.w	r3, r1, r3
 800218c:	4013      	ands	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 8171 	beq.w	800247a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 0303 	and.w	r3, r3, #3
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d005      	beq.n	80021b0 <HAL_GPIO_Init+0x40>
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 0303 	and.w	r3, r3, #3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d130      	bne.n	8002212 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	2203      	movs	r2, #3
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	4013      	ands	r3, r2
 80021c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	68da      	ldr	r2, [r3, #12]
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021e6:	2201      	movs	r2, #1
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43db      	mvns	r3, r3
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	4013      	ands	r3, r2
 80021f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	091b      	lsrs	r3, r3, #4
 80021fc:	f003 0201 	and.w	r2, r3, #1
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	4313      	orrs	r3, r2
 800220a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	2b03      	cmp	r3, #3
 800221c:	d118      	bne.n	8002250 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002222:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002224:	2201      	movs	r2, #1
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	43db      	mvns	r3, r3
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	4013      	ands	r3, r2
 8002232:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	08db      	lsrs	r3, r3, #3
 800223a:	f003 0201 	and.w	r2, r3, #1
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	4313      	orrs	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 0303 	and.w	r3, r3, #3
 8002258:	2b03      	cmp	r3, #3
 800225a:	d017      	beq.n	800228c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	2203      	movs	r2, #3
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	4013      	ands	r3, r2
 8002272:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	4313      	orrs	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	693a      	ldr	r2, [r7, #16]
 800228a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 0303 	and.w	r3, r3, #3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d123      	bne.n	80022e0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	08da      	lsrs	r2, r3, #3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3208      	adds	r2, #8
 80022a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	f003 0307 	and.w	r3, r3, #7
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	220f      	movs	r2, #15
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43db      	mvns	r3, r3
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4013      	ands	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	691a      	ldr	r2, [r3, #16]
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	08da      	lsrs	r2, r3, #3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3208      	adds	r2, #8
 80022da:	6939      	ldr	r1, [r7, #16]
 80022dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	2203      	movs	r2, #3
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	4013      	ands	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f003 0203 	and.w	r2, r3, #3
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	4313      	orrs	r3, r2
 800230c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800231c:	2b00      	cmp	r3, #0
 800231e:	f000 80ac 	beq.w	800247a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002322:	4b5f      	ldr	r3, [pc, #380]	; (80024a0 <HAL_GPIO_Init+0x330>)
 8002324:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002326:	4a5e      	ldr	r2, [pc, #376]	; (80024a0 <HAL_GPIO_Init+0x330>)
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	6613      	str	r3, [r2, #96]	; 0x60
 800232e:	4b5c      	ldr	r3, [pc, #368]	; (80024a0 <HAL_GPIO_Init+0x330>)
 8002330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	60bb      	str	r3, [r7, #8]
 8002338:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800233a:	4a5a      	ldr	r2, [pc, #360]	; (80024a4 <HAL_GPIO_Init+0x334>)
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	089b      	lsrs	r3, r3, #2
 8002340:	3302      	adds	r3, #2
 8002342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002346:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	220f      	movs	r2, #15
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43db      	mvns	r3, r3
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	4013      	ands	r3, r2
 800235c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002364:	d025      	beq.n	80023b2 <HAL_GPIO_Init+0x242>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a4f      	ldr	r2, [pc, #316]	; (80024a8 <HAL_GPIO_Init+0x338>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d01f      	beq.n	80023ae <HAL_GPIO_Init+0x23e>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a4e      	ldr	r2, [pc, #312]	; (80024ac <HAL_GPIO_Init+0x33c>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d019      	beq.n	80023aa <HAL_GPIO_Init+0x23a>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a4d      	ldr	r2, [pc, #308]	; (80024b0 <HAL_GPIO_Init+0x340>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d013      	beq.n	80023a6 <HAL_GPIO_Init+0x236>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a4c      	ldr	r2, [pc, #304]	; (80024b4 <HAL_GPIO_Init+0x344>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d00d      	beq.n	80023a2 <HAL_GPIO_Init+0x232>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a4b      	ldr	r2, [pc, #300]	; (80024b8 <HAL_GPIO_Init+0x348>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d007      	beq.n	800239e <HAL_GPIO_Init+0x22e>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a4a      	ldr	r2, [pc, #296]	; (80024bc <HAL_GPIO_Init+0x34c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d101      	bne.n	800239a <HAL_GPIO_Init+0x22a>
 8002396:	2306      	movs	r3, #6
 8002398:	e00c      	b.n	80023b4 <HAL_GPIO_Init+0x244>
 800239a:	2307      	movs	r3, #7
 800239c:	e00a      	b.n	80023b4 <HAL_GPIO_Init+0x244>
 800239e:	2305      	movs	r3, #5
 80023a0:	e008      	b.n	80023b4 <HAL_GPIO_Init+0x244>
 80023a2:	2304      	movs	r3, #4
 80023a4:	e006      	b.n	80023b4 <HAL_GPIO_Init+0x244>
 80023a6:	2303      	movs	r3, #3
 80023a8:	e004      	b.n	80023b4 <HAL_GPIO_Init+0x244>
 80023aa:	2302      	movs	r3, #2
 80023ac:	e002      	b.n	80023b4 <HAL_GPIO_Init+0x244>
 80023ae:	2301      	movs	r3, #1
 80023b0:	e000      	b.n	80023b4 <HAL_GPIO_Init+0x244>
 80023b2:	2300      	movs	r3, #0
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	f002 0203 	and.w	r2, r2, #3
 80023ba:	0092      	lsls	r2, r2, #2
 80023bc:	4093      	lsls	r3, r2
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023c4:	4937      	ldr	r1, [pc, #220]	; (80024a4 <HAL_GPIO_Init+0x334>)
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	089b      	lsrs	r3, r3, #2
 80023ca:	3302      	adds	r3, #2
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023d2:	4b3b      	ldr	r3, [pc, #236]	; (80024c0 <HAL_GPIO_Init+0x350>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	43db      	mvns	r3, r3
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	4013      	ands	r3, r2
 80023e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023f6:	4a32      	ldr	r2, [pc, #200]	; (80024c0 <HAL_GPIO_Init+0x350>)
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023fc:	4b30      	ldr	r3, [pc, #192]	; (80024c0 <HAL_GPIO_Init+0x350>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	43db      	mvns	r3, r3
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4013      	ands	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d003      	beq.n	8002420 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	4313      	orrs	r3, r2
 800241e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002420:	4a27      	ldr	r2, [pc, #156]	; (80024c0 <HAL_GPIO_Init+0x350>)
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002426:	4b26      	ldr	r3, [pc, #152]	; (80024c0 <HAL_GPIO_Init+0x350>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	43db      	mvns	r3, r3
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	4013      	ands	r3, r2
 8002434:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4313      	orrs	r3, r2
 8002448:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800244a:	4a1d      	ldr	r2, [pc, #116]	; (80024c0 <HAL_GPIO_Init+0x350>)
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002450:	4b1b      	ldr	r3, [pc, #108]	; (80024c0 <HAL_GPIO_Init+0x350>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	43db      	mvns	r3, r3
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4013      	ands	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002474:	4a12      	ldr	r2, [pc, #72]	; (80024c0 <HAL_GPIO_Init+0x350>)
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	3301      	adds	r3, #1
 800247e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	fa22 f303 	lsr.w	r3, r2, r3
 800248a:	2b00      	cmp	r3, #0
 800248c:	f47f ae78 	bne.w	8002180 <HAL_GPIO_Init+0x10>
  }
}
 8002490:	bf00      	nop
 8002492:	bf00      	nop
 8002494:	371c      	adds	r7, #28
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	40021000 	.word	0x40021000
 80024a4:	40010000 	.word	0x40010000
 80024a8:	48000400 	.word	0x48000400
 80024ac:	48000800 	.word	0x48000800
 80024b0:	48000c00 	.word	0x48000c00
 80024b4:	48001000 	.word	0x48001000
 80024b8:	48001400 	.word	0x48001400
 80024bc:	48001800 	.word	0x48001800
 80024c0:	40010400 	.word	0x40010400

080024c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	460b      	mov	r3, r1
 80024ce:	807b      	strh	r3, [r7, #2]
 80024d0:	4613      	mov	r3, r2
 80024d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024d4:	787b      	ldrb	r3, [r7, #1]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d003      	beq.n	80024e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024da:	887a      	ldrh	r2, [r7, #2]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024e0:	e002      	b.n	80024e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024e2:	887a      	ldrh	r2, [r7, #2]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	695b      	ldr	r3, [r3, #20]
 8002504:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002506:	887a      	ldrh	r2, [r7, #2]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4013      	ands	r3, r2
 800250c:	041a      	lsls	r2, r3, #16
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	43d9      	mvns	r1, r3
 8002512:	887b      	ldrh	r3, [r7, #2]
 8002514:	400b      	ands	r3, r1
 8002516:	431a      	orrs	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	619a      	str	r2, [r3, #24]
}
 800251c:	bf00      	nop
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	4603      	mov	r3, r0
 8002530:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002532:	4b08      	ldr	r3, [pc, #32]	; (8002554 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002534:	695a      	ldr	r2, [r3, #20]
 8002536:	88fb      	ldrh	r3, [r7, #6]
 8002538:	4013      	ands	r3, r2
 800253a:	2b00      	cmp	r3, #0
 800253c:	d006      	beq.n	800254c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800253e:	4a05      	ldr	r2, [pc, #20]	; (8002554 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002540:	88fb      	ldrh	r3, [r7, #6]
 8002542:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002544:	88fb      	ldrh	r3, [r7, #6]
 8002546:	4618      	mov	r0, r3
 8002548:	f7fe fe48 	bl	80011dc <HAL_GPIO_EXTI_Callback>
  }
}
 800254c:	bf00      	nop
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40010400 	.word	0x40010400

08002558 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e08d      	b.n	8002686 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d106      	bne.n	8002584 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7ff f94e 	bl	8001820 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2224      	movs	r2, #36	; 0x24
 8002588:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 0201 	bic.w	r2, r2, #1
 800259a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025a8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025b8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d107      	bne.n	80025d2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	e006      	b.n	80025e0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80025de:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d108      	bne.n	80025fa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	685a      	ldr	r2, [r3, #4]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025f6:	605a      	str	r2, [r3, #4]
 80025f8:	e007      	b.n	800260a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002608:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	6812      	ldr	r2, [r2, #0]
 8002614:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002618:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800261c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68da      	ldr	r2, [r3, #12]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800262c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	691a      	ldr	r2, [r3, #16]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	430a      	orrs	r2, r1
 8002646:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	69d9      	ldr	r1, [r3, #28]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a1a      	ldr	r2, [r3, #32]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f042 0201 	orr.w	r2, r2, #1
 8002666:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2220      	movs	r2, #32
 8002672:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af02      	add	r7, sp, #8
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	4608      	mov	r0, r1
 800269a:	4611      	mov	r1, r2
 800269c:	461a      	mov	r2, r3
 800269e:	4603      	mov	r3, r0
 80026a0:	817b      	strh	r3, [r7, #10]
 80026a2:	460b      	mov	r3, r1
 80026a4:	813b      	strh	r3, [r7, #8]
 80026a6:	4613      	mov	r3, r2
 80026a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b20      	cmp	r3, #32
 80026b4:	f040 80f9 	bne.w	80028aa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80026b8:	6a3b      	ldr	r3, [r7, #32]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d002      	beq.n	80026c4 <HAL_I2C_Mem_Write+0x34>
 80026be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d105      	bne.n	80026d0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026ca:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e0ed      	b.n	80028ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d101      	bne.n	80026de <HAL_I2C_Mem_Write+0x4e>
 80026da:	2302      	movs	r3, #2
 80026dc:	e0e6      	b.n	80028ac <HAL_I2C_Mem_Write+0x21c>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2201      	movs	r2, #1
 80026e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80026e6:	f7ff fb95 	bl	8001e14 <HAL_GetTick>
 80026ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	2319      	movs	r3, #25
 80026f2:	2201      	movs	r2, #1
 80026f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026f8:	68f8      	ldr	r0, [r7, #12]
 80026fa:	f001 fd48 	bl	800418e <I2C_WaitOnFlagUntilTimeout>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e0d1      	b.n	80028ac <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2221      	movs	r2, #33	; 0x21
 800270c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2240      	movs	r2, #64	; 0x40
 8002714:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6a3a      	ldr	r2, [r7, #32]
 8002722:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002728:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002730:	88f8      	ldrh	r0, [r7, #6]
 8002732:	893a      	ldrh	r2, [r7, #8]
 8002734:	8979      	ldrh	r1, [r7, #10]
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	9301      	str	r3, [sp, #4]
 800273a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800273c:	9300      	str	r3, [sp, #0]
 800273e:	4603      	mov	r3, r0
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	f000 ffd7 	bl	80036f4 <I2C_RequestMemoryWrite>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d005      	beq.n	8002758 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e0a9      	b.n	80028ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275c:	b29b      	uxth	r3, r3
 800275e:	2bff      	cmp	r3, #255	; 0xff
 8002760:	d90e      	bls.n	8002780 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	22ff      	movs	r2, #255	; 0xff
 8002766:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800276c:	b2da      	uxtb	r2, r3
 800276e:	8979      	ldrh	r1, [r7, #10]
 8002770:	2300      	movs	r3, #0
 8002772:	9300      	str	r3, [sp, #0]
 8002774:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	f001 fec1 	bl	8004500 <I2C_TransferConfig>
 800277e:	e00f      	b.n	80027a0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002784:	b29a      	uxth	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800278e:	b2da      	uxtb	r2, r3
 8002790:	8979      	ldrh	r1, [r7, #10]
 8002792:	2300      	movs	r3, #0
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f001 feb0 	bl	8004500 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027a0:	697a      	ldr	r2, [r7, #20]
 80027a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f001 fd41 	bl	800422c <I2C_WaitOnTXISFlagUntilTimeout>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e07b      	b.n	80028ac <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b8:	781a      	ldrb	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	3b01      	subs	r3, #1
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027dc:	3b01      	subs	r3, #1
 80027de:	b29a      	uxth	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d034      	beq.n	8002858 <HAL_I2C_Mem_Write+0x1c8>
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d130      	bne.n	8002858 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027fc:	2200      	movs	r2, #0
 80027fe:	2180      	movs	r1, #128	; 0x80
 8002800:	68f8      	ldr	r0, [r7, #12]
 8002802:	f001 fcc4 	bl	800418e <I2C_WaitOnFlagUntilTimeout>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e04d      	b.n	80028ac <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002814:	b29b      	uxth	r3, r3
 8002816:	2bff      	cmp	r3, #255	; 0xff
 8002818:	d90e      	bls.n	8002838 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	22ff      	movs	r2, #255	; 0xff
 800281e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002824:	b2da      	uxtb	r2, r3
 8002826:	8979      	ldrh	r1, [r7, #10]
 8002828:	2300      	movs	r3, #0
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002830:	68f8      	ldr	r0, [r7, #12]
 8002832:	f001 fe65 	bl	8004500 <I2C_TransferConfig>
 8002836:	e00f      	b.n	8002858 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800283c:	b29a      	uxth	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002846:	b2da      	uxtb	r2, r3
 8002848:	8979      	ldrh	r1, [r7, #10]
 800284a:	2300      	movs	r3, #0
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002852:	68f8      	ldr	r0, [r7, #12]
 8002854:	f001 fe54 	bl	8004500 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800285c:	b29b      	uxth	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d19e      	bne.n	80027a0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f001 fd27 	bl	80042ba <I2C_WaitOnSTOPFlagUntilTimeout>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e01a      	b.n	80028ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2220      	movs	r2, #32
 800287c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6859      	ldr	r1, [r3, #4]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	4b0a      	ldr	r3, [pc, #40]	; (80028b4 <HAL_I2C_Mem_Write+0x224>)
 800288a:	400b      	ands	r3, r1
 800288c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2220      	movs	r2, #32
 8002892:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80028a6:	2300      	movs	r3, #0
 80028a8:	e000      	b.n	80028ac <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80028aa:	2302      	movs	r3, #2
  }
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3718      	adds	r7, #24
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	fe00e800 	.word	0xfe00e800

080028b8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b088      	sub	sp, #32
 80028bc:	af02      	add	r7, sp, #8
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	4608      	mov	r0, r1
 80028c2:	4611      	mov	r1, r2
 80028c4:	461a      	mov	r2, r3
 80028c6:	4603      	mov	r3, r0
 80028c8:	817b      	strh	r3, [r7, #10]
 80028ca:	460b      	mov	r3, r1
 80028cc:	813b      	strh	r3, [r7, #8]
 80028ce:	4613      	mov	r3, r2
 80028d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b20      	cmp	r3, #32
 80028dc:	f040 80fd 	bne.w	8002ada <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80028e0:	6a3b      	ldr	r3, [r7, #32]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d002      	beq.n	80028ec <HAL_I2C_Mem_Read+0x34>
 80028e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d105      	bne.n	80028f8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028f2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e0f1      	b.n	8002adc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d101      	bne.n	8002906 <HAL_I2C_Mem_Read+0x4e>
 8002902:	2302      	movs	r3, #2
 8002904:	e0ea      	b.n	8002adc <HAL_I2C_Mem_Read+0x224>
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2201      	movs	r2, #1
 800290a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800290e:	f7ff fa81 	bl	8001e14 <HAL_GetTick>
 8002912:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	2319      	movs	r3, #25
 800291a:	2201      	movs	r2, #1
 800291c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002920:	68f8      	ldr	r0, [r7, #12]
 8002922:	f001 fc34 	bl	800418e <I2C_WaitOnFlagUntilTimeout>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0d5      	b.n	8002adc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2222      	movs	r2, #34	; 0x22
 8002934:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2240      	movs	r2, #64	; 0x40
 800293c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2200      	movs	r2, #0
 8002944:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6a3a      	ldr	r2, [r7, #32]
 800294a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002950:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002958:	88f8      	ldrh	r0, [r7, #6]
 800295a:	893a      	ldrh	r2, [r7, #8]
 800295c:	8979      	ldrh	r1, [r7, #10]
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	9301      	str	r3, [sp, #4]
 8002962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	4603      	mov	r3, r0
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 ff17 	bl	800379c <I2C_RequestMemoryRead>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d005      	beq.n	8002980 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e0ad      	b.n	8002adc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002984:	b29b      	uxth	r3, r3
 8002986:	2bff      	cmp	r3, #255	; 0xff
 8002988:	d90e      	bls.n	80029a8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	22ff      	movs	r2, #255	; 0xff
 800298e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002994:	b2da      	uxtb	r2, r3
 8002996:	8979      	ldrh	r1, [r7, #10]
 8002998:	4b52      	ldr	r3, [pc, #328]	; (8002ae4 <HAL_I2C_Mem_Read+0x22c>)
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f001 fdad 	bl	8004500 <I2C_TransferConfig>
 80029a6:	e00f      	b.n	80029c8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b6:	b2da      	uxtb	r2, r3
 80029b8:	8979      	ldrh	r1, [r7, #10]
 80029ba:	4b4a      	ldr	r3, [pc, #296]	; (8002ae4 <HAL_I2C_Mem_Read+0x22c>)
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f001 fd9c 	bl	8004500 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ce:	2200      	movs	r2, #0
 80029d0:	2104      	movs	r1, #4
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f001 fbdb 	bl	800418e <I2C_WaitOnFlagUntilTimeout>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e07c      	b.n	8002adc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f4:	1c5a      	adds	r2, r3, #1
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029fe:	3b01      	subs	r3, #1
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d034      	beq.n	8002a88 <HAL_I2C_Mem_Read+0x1d0>
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d130      	bne.n	8002a88 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2180      	movs	r1, #128	; 0x80
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f001 fbac 	bl	800418e <I2C_WaitOnFlagUntilTimeout>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e04d      	b.n	8002adc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	2bff      	cmp	r3, #255	; 0xff
 8002a48:	d90e      	bls.n	8002a68 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	22ff      	movs	r2, #255	; 0xff
 8002a4e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a54:	b2da      	uxtb	r2, r3
 8002a56:	8979      	ldrh	r1, [r7, #10]
 8002a58:	2300      	movs	r3, #0
 8002a5a:	9300      	str	r3, [sp, #0]
 8002a5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a60:	68f8      	ldr	r0, [r7, #12]
 8002a62:	f001 fd4d 	bl	8004500 <I2C_TransferConfig>
 8002a66:	e00f      	b.n	8002a88 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a76:	b2da      	uxtb	r2, r3
 8002a78:	8979      	ldrh	r1, [r7, #10]
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a82:	68f8      	ldr	r0, [r7, #12]
 8002a84:	f001 fd3c 	bl	8004500 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d19a      	bne.n	80029c8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a96:	68f8      	ldr	r0, [r7, #12]
 8002a98:	f001 fc0f 	bl	80042ba <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e01a      	b.n	8002adc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2220      	movs	r2, #32
 8002aac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	6859      	ldr	r1, [r3, #4]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	4b0b      	ldr	r3, [pc, #44]	; (8002ae8 <HAL_I2C_Mem_Read+0x230>)
 8002aba:	400b      	ands	r3, r1
 8002abc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	e000      	b.n	8002adc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002ada:	2302      	movs	r3, #2
  }
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	80002400 	.word	0x80002400
 8002ae8:	fe00e800 	.word	0xfe00e800

08002aec <HAL_I2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af02      	add	r7, sp, #8
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	4608      	mov	r0, r1
 8002af6:	4611      	mov	r1, r2
 8002af8:	461a      	mov	r2, r3
 8002afa:	4603      	mov	r3, r0
 8002afc:	817b      	strh	r3, [r7, #10]
 8002afe:	460b      	mov	r3, r1
 8002b00:	813b      	strh	r3, [r7, #8]
 8002b02:	4613      	mov	r3, r2
 8002b04:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	2b20      	cmp	r3, #32
 8002b10:	d166      	bne.n	8002be0 <HAL_I2C_Mem_Read_IT+0xf4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d002      	beq.n	8002b1e <HAL_I2C_Mem_Read_IT+0x32>
 8002b18:	8bbb      	ldrh	r3, [r7, #28]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d105      	bne.n	8002b2a <HAL_I2C_Mem_Read_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b24:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e05b      	b.n	8002be2 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b38:	d101      	bne.n	8002b3e <HAL_I2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	e051      	b.n	8002be2 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d101      	bne.n	8002b4c <HAL_I2C_Mem_Read_IT+0x60>
 8002b48:	2302      	movs	r3, #2
 8002b4a:	e04a      	b.n	8002be2 <HAL_I2C_Mem_Read_IT+0xf6>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2222      	movs	r2, #34	; 0x22
 8002b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2240      	movs	r2, #64	; 0x40
 8002b60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	8bba      	ldrh	r2, [r7, #28]
 8002b74:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	4a1c      	ldr	r2, [pc, #112]	; (8002bec <HAL_I2C_Mem_Read_IT+0x100>)
 8002b7a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	4a1c      	ldr	r2, [pc, #112]	; (8002bf0 <HAL_I2C_Mem_Read_IT+0x104>)
 8002b80:	635a      	str	r2, [r3, #52]	; 0x34
    hi2c->Devaddress  = DevAddress;
 8002b82:	897a      	ldrh	r2, [r7, #10]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b88:	88fb      	ldrh	r3, [r7, #6]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d109      	bne.n	8002ba2 <HAL_I2C_Mem_Read_IT+0xb6>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b8e:	893b      	ldrh	r3, [r7, #8]
 8002b90:	b2da      	uxtb	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	629a      	str	r2, [r3, #40]	; 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b9e:	651a      	str	r2, [r3, #80]	; 0x50
 8002ba0:	e00b      	b.n	8002bba <HAL_I2C_Mem_Read_IT+0xce>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ba2:	893b      	ldrh	r3, [r7, #8]
 8002ba4:	0a1b      	lsrs	r3, r3, #8
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	b2da      	uxtb	r2, r3
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8002bb0:	893b      	ldrh	r3, [r7, #8]
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002bba:	88fb      	ldrh	r3, [r7, #6]
 8002bbc:	b2da      	uxtb	r2, r3
 8002bbe:	8979      	ldrh	r1, [r7, #10]
 8002bc0:	4b0c      	ldr	r3, [pc, #48]	; (8002bf4 <HAL_I2C_Mem_Read_IT+0x108>)
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f001 fc9a 	bl	8004500 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	68f8      	ldr	r0, [r7, #12]
 8002bd8:	f001 fcc4 	bl	8004564 <I2C_Enable_IRQ>

    return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	e000      	b.n	8002be2 <HAL_I2C_Mem_Read_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 8002be0:	2302      	movs	r3, #2
  }
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3710      	adds	r7, #16
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	ffff0000 	.word	0xffff0000
 8002bf0:	08002ce9 	.word	0x08002ce9
 8002bf4:	80002000 	.word	0x80002000

08002bf8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d005      	beq.n	8002c24 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	68f9      	ldr	r1, [r7, #12]
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	4798      	blx	r3
  }
}
 8002c24:	bf00      	nop
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	460b      	mov	r3, r1
 8002c86:	70fb      	strb	r3, [r7, #3]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b088      	sub	sp, #32
 8002cec:	af02      	add	r7, sp, #8
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002cf4:	4b8d      	ldr	r3, [pc, #564]	; (8002f2c <I2C_Mem_ISR_IT+0x244>)
 8002cf6:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d101      	bne.n	8002d0a <I2C_Mem_ISR_IT+0x22>
 8002d06:	2302      	movs	r3, #2
 8002d08:	e10c      	b.n	8002f24 <I2C_Mem_ISR_IT+0x23c>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	f003 0310 	and.w	r3, r3, #16
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d012      	beq.n	8002d42 <I2C_Mem_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00d      	beq.n	8002d42 <I2C_Mem_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2210      	movs	r2, #16
 8002d2c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d32:	f043 0204 	orr.w	r2, r3, #4
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f001 f9e5 	bl	800410a <I2C_Flush_TXDR>
 8002d40:	e0dd      	b.n	8002efe <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d022      	beq.n	8002d92 <I2C_Mem_ISR_IT+0xaa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d01d      	beq.n	8002d92 <I2C_Mem_ISR_IT+0xaa>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	f023 0304 	bic.w	r3, r3, #4
 8002d5c:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d70:	1c5a      	adds	r2, r3, #1
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d90:	e0b5      	b.n	8002efe <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	f003 0302 	and.w	r3, r3, #2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d02c      	beq.n	8002df6 <I2C_Mem_ISR_IT+0x10e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d027      	beq.n	8002df6 <I2C_Mem_ISR_IT+0x10e>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dae:	d118      	bne.n	8002de2 <I2C_Mem_ISR_IT+0xfa>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db4:	781a      	ldrb	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8002de0:	e08d      	b.n	8002efe <I2C_Mem_ISR_IT+0x216>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002dea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f04f 32ff 	mov.w	r2, #4294967295
 8002df2:	651a      	str	r2, [r3, #80]	; 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8002df4:	e083      	b.n	8002efe <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d03c      	beq.n	8002e7a <I2C_Mem_ISR_IT+0x192>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d037      	beq.n	8002e7a <I2C_Mem_ISR_IT+0x192>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d02c      	beq.n	8002e6e <I2C_Mem_ISR_IT+0x186>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d128      	bne.n	8002e6e <I2C_Mem_ISR_IT+0x186>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	2bff      	cmp	r3, #255	; 0xff
 8002e24:	d910      	bls.n	8002e48 <I2C_Mem_ISR_IT+0x160>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	22ff      	movs	r2, #255	; 0xff
 8002e2a:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e30:	b299      	uxth	r1, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	2300      	movs	r3, #0
 8002e3a:	9300      	str	r3, [sp, #0]
 8002e3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e40:	68f8      	ldr	r0, [r7, #12]
 8002e42:	f001 fb5d 	bl	8004500 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e46:	e017      	b.n	8002e78 <I2C_Mem_ISR_IT+0x190>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e56:	b299      	uxth	r1, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e5c:	b2da      	uxtb	r2, r3
 8002e5e:	2300      	movs	r3, #0
 8002e60:	9300      	str	r3, [sp, #0]
 8002e62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f001 fb4a 	bl	8004500 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e6c:	e004      	b.n	8002e78 <I2C_Mem_ISR_IT+0x190>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002e6e:	2140      	movs	r1, #64	; 0x40
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f001 f833 	bl	8003edc <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e76:	e042      	b.n	8002efe <I2C_Mem_ISR_IT+0x216>
 8002e78:	e041      	b.n	8002efe <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d03c      	beq.n	8002efe <I2C_Mem_ISR_IT+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d037      	beq.n	8002efe <I2C_Mem_ISR_IT+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002e8e:	2101      	movs	r1, #1
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f001 fbeb 	bl	800466c <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002e96:	2102      	movs	r1, #2
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f001 fb63 	bl	8004564 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b22      	cmp	r3, #34	; 0x22
 8002ea8:	d101      	bne.n	8002eae <I2C_Mem_ISR_IT+0x1c6>
    {
      direction = I2C_GENERATE_START_READ;
 8002eaa:	4b21      	ldr	r3, [pc, #132]	; (8002f30 <I2C_Mem_ISR_IT+0x248>)
 8002eac:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	2bff      	cmp	r3, #255	; 0xff
 8002eb6:	d910      	bls.n	8002eda <I2C_Mem_ISR_IT+0x1f2>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	22ff      	movs	r2, #255	; 0xff
 8002ebc:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ec2:	b299      	uxth	r1, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f001 fb14 	bl	8004500 <I2C_TransferConfig>
 8002ed8:	e011      	b.n	8002efe <I2C_Mem_ISR_IT+0x216>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ede:	b29a      	uxth	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee8:	b299      	uxth	r1, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eee:	b2da      	uxtb	r2, r3
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ef8:	68f8      	ldr	r0, [r7, #12]
 8002efa:	f001 fb01 	bl	8004500 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	f003 0320 	and.w	r3, r3, #32
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d008      	beq.n	8002f1a <I2C_Mem_ISR_IT+0x232>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d003      	beq.n	8002f1a <I2C_Mem_ISR_IT+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8002f12:	6939      	ldr	r1, [r7, #16]
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f000 fdb3 	bl	8003a80 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3718      	adds	r7, #24
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	80002000 	.word	0x80002000
 8002f30:	80002400 	.word	0x80002400

08002f34 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f44:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d101      	bne.n	8002f58 <I2C_Slave_ISR_IT+0x24>
 8002f54:	2302      	movs	r3, #2
 8002f56:	e0e1      	b.n	800311c <I2C_Slave_ISR_IT+0x1e8>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	f003 0320 	and.w	r3, r3, #32
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d008      	beq.n	8002f7c <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d003      	beq.n	8002f7c <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002f74:	6939      	ldr	r1, [r7, #16]
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f000 fe4a 	bl	8003c10 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	f003 0310 	and.w	r3, r3, #16
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d04b      	beq.n	800301e <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d046      	beq.n	800301e <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d128      	bne.n	8002fec <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b28      	cmp	r3, #40	; 0x28
 8002fa4:	d108      	bne.n	8002fb8 <I2C_Slave_ISR_IT+0x84>
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002fac:	d104      	bne.n	8002fb8 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002fae:	6939      	ldr	r1, [r7, #16]
 8002fb0:	68f8      	ldr	r0, [r7, #12]
 8002fb2:	f000 ff3f 	bl	8003e34 <I2C_ITListenCplt>
 8002fb6:	e031      	b.n	800301c <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b29      	cmp	r3, #41	; 0x29
 8002fc2:	d10e      	bne.n	8002fe2 <I2C_Slave_ISR_IT+0xae>
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002fca:	d00a      	beq.n	8002fe2 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2210      	movs	r2, #16
 8002fd2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f001 f898 	bl	800410a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f000 fcf3 	bl	80039c6 <I2C_ITSlaveSeqCplt>
 8002fe0:	e01c      	b.n	800301c <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2210      	movs	r2, #16
 8002fe8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002fea:	e08f      	b.n	800310c <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2210      	movs	r2, #16
 8002ff2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff8:	f043 0204 	orr.w	r2, r3, #4
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d003      	beq.n	800300e <I2C_Slave_ISR_IT+0xda>
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800300c:	d17e      	bne.n	800310c <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003012:	4619      	mov	r1, r3
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f000 ff61 	bl	8003edc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800301a:	e077      	b.n	800310c <I2C_Slave_ISR_IT+0x1d8>
 800301c:	e076      	b.n	800310c <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b00      	cmp	r3, #0
 8003026:	d02f      	beq.n	8003088 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800302e:	2b00      	cmp	r3, #0
 8003030:	d02a      	beq.n	8003088 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003036:	b29b      	uxth	r3, r3
 8003038:	2b00      	cmp	r3, #0
 800303a:	d018      	beq.n	800306e <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003058:	3b01      	subs	r3, #1
 800305a:	b29a      	uxth	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003064:	b29b      	uxth	r3, r3
 8003066:	3b01      	subs	r3, #1
 8003068:	b29a      	uxth	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003072:	b29b      	uxth	r3, r3
 8003074:	2b00      	cmp	r3, #0
 8003076:	d14b      	bne.n	8003110 <I2C_Slave_ISR_IT+0x1dc>
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800307e:	d047      	beq.n	8003110 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003080:	68f8      	ldr	r0, [r7, #12]
 8003082:	f000 fca0 	bl	80039c6 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003086:	e043      	b.n	8003110 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d009      	beq.n	80030a6 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003098:	2b00      	cmp	r3, #0
 800309a:	d004      	beq.n	80030a6 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800309c:	6939      	ldr	r1, [r7, #16]
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 fbd0 	bl	8003844 <I2C_ITAddrCplt>
 80030a4:	e035      	b.n	8003112 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d030      	beq.n	8003112 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d02b      	beq.n	8003112 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030be:	b29b      	uxth	r3, r3
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d018      	beq.n	80030f6 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c8:	781a      	ldrb	r2, [r3, #0]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d4:	1c5a      	adds	r2, r3, #1
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030de:	b29b      	uxth	r3, r3
 80030e0:	3b01      	subs	r3, #1
 80030e2:	b29a      	uxth	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ec:	3b01      	subs	r3, #1
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	851a      	strh	r2, [r3, #40]	; 0x28
 80030f4:	e00d      	b.n	8003112 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030fc:	d002      	beq.n	8003104 <I2C_Slave_ISR_IT+0x1d0>
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d106      	bne.n	8003112 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 fc5e 	bl	80039c6 <I2C_ITSlaveSeqCplt>
 800310a:	e002      	b.n	8003112 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 800310c:	bf00      	nop
 800310e:	e000      	b.n	8003112 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8003110:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3718      	adds	r7, #24
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b088      	sub	sp, #32
 8003128:	af02      	add	r7, sp, #8
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003136:	2b01      	cmp	r3, #1
 8003138:	d101      	bne.n	800313e <I2C_Master_ISR_DMA+0x1a>
 800313a:	2302      	movs	r3, #2
 800313c:	e0d9      	b.n	80032f2 <I2C_Master_ISR_DMA+0x1ce>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	f003 0310 	and.w	r3, r3, #16
 800314c:	2b00      	cmp	r3, #0
 800314e:	d016      	beq.n	800317e <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003156:	2b00      	cmp	r3, #0
 8003158:	d011      	beq.n	800317e <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2210      	movs	r2, #16
 8003160:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003166:	f043 0204 	orr.w	r2, r3, #4
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800316e:	2120      	movs	r1, #32
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f001 f9f7 	bl	8004564 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 ffc7 	bl	800410a <I2C_Flush_TXDR>
 800317c:	e0b4      	b.n	80032e8 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003184:	2b00      	cmp	r3, #0
 8003186:	d071      	beq.n	800326c <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800318e:	2b00      	cmp	r3, #0
 8003190:	d06c      	beq.n	800326c <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031a0:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d04e      	beq.n	800324a <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031b8:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031be:	b29b      	uxth	r3, r3
 80031c0:	2bff      	cmp	r3, #255	; 0xff
 80031c2:	d906      	bls.n	80031d2 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	22ff      	movs	r2, #255	; 0xff
 80031c8:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80031ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031ce:	617b      	str	r3, [r7, #20]
 80031d0:	e010      	b.n	80031f4 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031e4:	d003      	beq.n	80031ee <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ea:	617b      	str	r3, [r7, #20]
 80031ec:	e002      	b.n	80031f4 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80031ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031f2:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031f8:	b2da      	uxtb	r2, r3
 80031fa:	8a79      	ldrh	r1, [r7, #18]
 80031fc:	2300      	movs	r3, #0
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f001 f97c 	bl	8004500 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800320c:	b29a      	uxth	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	b29a      	uxth	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b22      	cmp	r3, #34	; 0x22
 8003224:	d108      	bne.n	8003238 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003234:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003236:	e057      	b.n	80032e8 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003246:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003248:	e04e      	b.n	80032e8 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003254:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003258:	d003      	beq.n	8003262 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f000 fb76 	bl	800394c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003260:	e042      	b.n	80032e8 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003262:	2140      	movs	r1, #64	; 0x40
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f000 fe39 	bl	8003edc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800326a:	e03d      	b.n	80032e8 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003272:	2b00      	cmp	r3, #0
 8003274:	d028      	beq.n	80032c8 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800327c:	2b00      	cmp	r3, #0
 800327e:	d023      	beq.n	80032c8 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003284:	b29b      	uxth	r3, r3
 8003286:	2b00      	cmp	r3, #0
 8003288:	d119      	bne.n	80032be <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003294:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003298:	d025      	beq.n	80032e6 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80032a2:	d108      	bne.n	80032b6 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032b2:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80032b4:	e017      	b.n	80032e6 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 fb48 	bl	800394c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80032bc:	e013      	b.n	80032e6 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80032be:	2140      	movs	r1, #64	; 0x40
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f000 fe0b 	bl	8003edc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80032c6:	e00e      	b.n	80032e6 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	f003 0320 	and.w	r3, r3, #32
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00a      	beq.n	80032e8 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d005      	beq.n	80032e8 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80032dc:	68b9      	ldr	r1, [r7, #8]
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 fbce 	bl	8003a80 <I2C_ITMasterCplt>
 80032e4:	e000      	b.n	80032e8 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 80032e6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3718      	adds	r7, #24
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
	...

080032fc <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b088      	sub	sp, #32
 8003300:	af02      	add	r7, sp, #8
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003308:	4b8d      	ldr	r3, [pc, #564]	; (8003540 <I2C_Mem_ISR_DMA+0x244>)
 800330a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003312:	2b01      	cmp	r3, #1
 8003314:	d101      	bne.n	800331a <I2C_Mem_ISR_DMA+0x1e>
 8003316:	2302      	movs	r3, #2
 8003318:	e10e      	b.n	8003538 <I2C_Mem_ISR_DMA+0x23c>
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	f003 0310 	and.w	r3, r3, #16
 8003328:	2b00      	cmp	r3, #0
 800332a:	d016      	beq.n	800335a <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003332:	2b00      	cmp	r3, #0
 8003334:	d011      	beq.n	800335a <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2210      	movs	r2, #16
 800333c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003342:	f043 0204 	orr.w	r2, r3, #4
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800334a:	2120      	movs	r1, #32
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f001 f909 	bl	8004564 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 fed9 	bl	800410a <I2C_Flush_TXDR>
 8003358:	e0e9      	b.n	800352e <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	f003 0302 	and.w	r3, r3, #2
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00e      	beq.n	8003382 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800336a:	2b00      	cmp	r3, #0
 800336c:	d009      	beq.n	8003382 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68fa      	ldr	r2, [r7, #12]
 8003374:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003376:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f04f 32ff 	mov.w	r2, #4294967295
 800337e:	651a      	str	r2, [r3, #80]	; 0x50
 8003380:	e0d5      	b.n	800352e <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003388:	2b00      	cmp	r3, #0
 800338a:	d05f      	beq.n	800344c <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003392:	2b00      	cmp	r3, #0
 8003394:	d05a      	beq.n	800344c <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003396:	2101      	movs	r1, #1
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f001 f967 	bl	800466c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800339e:	2110      	movs	r1, #16
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f001 f8df 	bl	8004564 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d048      	beq.n	8003442 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	2bff      	cmp	r3, #255	; 0xff
 80033b8:	d910      	bls.n	80033dc <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	22ff      	movs	r2, #255	; 0xff
 80033be:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033c4:	b299      	uxth	r1, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ca:	b2da      	uxtb	r2, r3
 80033cc:	2300      	movs	r3, #0
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f001 f893 	bl	8004500 <I2C_TransferConfig>
 80033da:	e011      	b.n	8003400 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ea:	b299      	uxth	r1, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	2300      	movs	r3, #0
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f001 f880 	bl	8004500 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003404:	b29a      	uxth	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	b29a      	uxth	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b22      	cmp	r3, #34	; 0x22
 800341c:	d108      	bne.n	8003430 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800342c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800342e:	e07e      	b.n	800352e <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800343e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003440:	e075      	b.n	800352e <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003442:	2140      	movs	r1, #64	; 0x40
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f000 fd49 	bl	8003edc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800344a:	e070      	b.n	800352e <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003452:	2b00      	cmp	r3, #0
 8003454:	d05d      	beq.n	8003512 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800345c:	2b00      	cmp	r3, #0
 800345e:	d058      	beq.n	8003512 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003460:	2101      	movs	r1, #1
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f001 f902 	bl	800466c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003468:	2110      	movs	r1, #16
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f001 f87a 	bl	8004564 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b22      	cmp	r3, #34	; 0x22
 800347a:	d101      	bne.n	8003480 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 800347c:	4b31      	ldr	r3, [pc, #196]	; (8003544 <I2C_Mem_ISR_DMA+0x248>)
 800347e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003484:	b29b      	uxth	r3, r3
 8003486:	2bff      	cmp	r3, #255	; 0xff
 8003488:	d910      	bls.n	80034ac <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	22ff      	movs	r2, #255	; 0xff
 800348e:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003494:	b299      	uxth	r1, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800349a:	b2da      	uxtb	r2, r3
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	9300      	str	r3, [sp, #0]
 80034a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f001 f82b 	bl	8004500 <I2C_TransferConfig>
 80034aa:	e011      	b.n	80034d0 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ba:	b299      	uxth	r1, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	9300      	str	r3, [sp, #0]
 80034c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f001 f818 	bl	8004500 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	b29a      	uxth	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b22      	cmp	r3, #34	; 0x22
 80034ec:	d108      	bne.n	8003500 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034fc:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80034fe:	e016      	b.n	800352e <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800350e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003510:	e00d      	b.n	800352e <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	f003 0320 	and.w	r3, r3, #32
 8003518:	2b00      	cmp	r3, #0
 800351a:	d008      	beq.n	800352e <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003522:	2b00      	cmp	r3, #0
 8003524:	d003      	beq.n	800352e <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003526:	68b9      	ldr	r1, [r7, #8]
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 faa9 	bl	8003a80 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3718      	adds	r7, #24
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	80002000 	.word	0x80002000
 8003544:	80002400 	.word	0x80002400

08003548 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b088      	sub	sp, #32
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003558:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800355a:	2300      	movs	r3, #0
 800355c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003564:	2b01      	cmp	r3, #1
 8003566:	d101      	bne.n	800356c <I2C_Slave_ISR_DMA+0x24>
 8003568:	2302      	movs	r3, #2
 800356a:	e0bf      	b.n	80036ec <I2C_Slave_ISR_DMA+0x1a4>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	f003 0320 	and.w	r3, r3, #32
 800357a:	2b00      	cmp	r3, #0
 800357c:	d008      	beq.n	8003590 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003588:	68b9      	ldr	r1, [r7, #8]
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 fb40 	bl	8003c10 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	f003 0310 	and.w	r3, r3, #16
 8003596:	2b00      	cmp	r3, #0
 8003598:	f000 8095 	beq.w	80036c6 <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f000 808f 	beq.w	80036c6 <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d104      	bne.n	80035bc <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d07d      	beq.n	80036b8 <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00c      	beq.n	80035de <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d007      	beq.n	80035de <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 80035da:	2301      	movs	r3, #1
 80035dc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00c      	beq.n	8003600 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d007      	beq.n	8003600 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d101      	bne.n	8003600 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 80035fc:	2301      	movs	r3, #1
 80035fe:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d128      	bne.n	8003658 <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b28      	cmp	r3, #40	; 0x28
 8003610:	d108      	bne.n	8003624 <I2C_Slave_ISR_DMA+0xdc>
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003618:	d104      	bne.n	8003624 <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800361a:	68b9      	ldr	r1, [r7, #8]
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f000 fc09 	bl	8003e34 <I2C_ITListenCplt>
 8003622:	e048      	b.n	80036b6 <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800362a:	b2db      	uxtb	r3, r3
 800362c:	2b29      	cmp	r3, #41	; 0x29
 800362e:	d10e      	bne.n	800364e <I2C_Slave_ISR_DMA+0x106>
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003636:	d00a      	beq.n	800364e <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2210      	movs	r2, #16
 800363e:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f000 fd62 	bl	800410a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f000 f9bd 	bl	80039c6 <I2C_ITSlaveSeqCplt>
 800364c:	e033      	b.n	80036b6 <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2210      	movs	r2, #16
 8003654:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003656:	e034      	b.n	80036c2 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	2210      	movs	r2, #16
 800365e:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003664:	f043 0204 	orr.w	r2, r3, #4
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003672:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <I2C_Slave_ISR_DMA+0x13a>
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003680:	d11f      	bne.n	80036c2 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003682:	7dfb      	ldrb	r3, [r7, #23]
 8003684:	2b21      	cmp	r3, #33	; 0x21
 8003686:	d002      	beq.n	800368e <I2C_Slave_ISR_DMA+0x146>
 8003688:	7dfb      	ldrb	r3, [r7, #23]
 800368a:	2b29      	cmp	r3, #41	; 0x29
 800368c:	d103      	bne.n	8003696 <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2221      	movs	r2, #33	; 0x21
 8003692:	631a      	str	r2, [r3, #48]	; 0x30
 8003694:	e008      	b.n	80036a8 <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003696:	7dfb      	ldrb	r3, [r7, #23]
 8003698:	2b22      	cmp	r3, #34	; 0x22
 800369a:	d002      	beq.n	80036a2 <I2C_Slave_ISR_DMA+0x15a>
 800369c:	7dfb      	ldrb	r3, [r7, #23]
 800369e:	2b2a      	cmp	r3, #42	; 0x2a
 80036a0:	d102      	bne.n	80036a8 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2222      	movs	r2, #34	; 0x22
 80036a6:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ac:	4619      	mov	r1, r3
 80036ae:	68f8      	ldr	r0, [r7, #12]
 80036b0:	f000 fc14 	bl	8003edc <I2C_ITError>
      if (treatdmanack == 1U)
 80036b4:	e005      	b.n	80036c2 <I2C_Slave_ISR_DMA+0x17a>
 80036b6:	e004      	b.n	80036c2 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2210      	movs	r2, #16
 80036be:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80036c0:	e00f      	b.n	80036e2 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 80036c2:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80036c4:	e00d      	b.n	80036e2 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	f003 0308 	and.w	r3, r3, #8
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d008      	beq.n	80036e2 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d003      	beq.n	80036e2 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80036da:	68b9      	ldr	r1, [r7, #8]
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 f8b1 	bl	8003844 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3720      	adds	r7, #32
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af02      	add	r7, sp, #8
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	4608      	mov	r0, r1
 80036fe:	4611      	mov	r1, r2
 8003700:	461a      	mov	r2, r3
 8003702:	4603      	mov	r3, r0
 8003704:	817b      	strh	r3, [r7, #10]
 8003706:	460b      	mov	r3, r1
 8003708:	813b      	strh	r3, [r7, #8]
 800370a:	4613      	mov	r3, r2
 800370c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	b2da      	uxtb	r2, r3
 8003712:	8979      	ldrh	r1, [r7, #10]
 8003714:	4b20      	ldr	r3, [pc, #128]	; (8003798 <I2C_RequestMemoryWrite+0xa4>)
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 feef 	bl	8004500 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003722:	69fa      	ldr	r2, [r7, #28]
 8003724:	69b9      	ldr	r1, [r7, #24]
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 fd80 	bl	800422c <I2C_WaitOnTXISFlagUntilTimeout>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e02c      	b.n	8003790 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003736:	88fb      	ldrh	r3, [r7, #6]
 8003738:	2b01      	cmp	r3, #1
 800373a:	d105      	bne.n	8003748 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800373c:	893b      	ldrh	r3, [r7, #8]
 800373e:	b2da      	uxtb	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	629a      	str	r2, [r3, #40]	; 0x28
 8003746:	e015      	b.n	8003774 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003748:	893b      	ldrh	r3, [r7, #8]
 800374a:	0a1b      	lsrs	r3, r3, #8
 800374c:	b29b      	uxth	r3, r3
 800374e:	b2da      	uxtb	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003756:	69fa      	ldr	r2, [r7, #28]
 8003758:	69b9      	ldr	r1, [r7, #24]
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f000 fd66 	bl	800422c <I2C_WaitOnTXISFlagUntilTimeout>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e012      	b.n	8003790 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800376a:	893b      	ldrh	r3, [r7, #8]
 800376c:	b2da      	uxtb	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	2200      	movs	r2, #0
 800377c:	2180      	movs	r1, #128	; 0x80
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f000 fd05 	bl	800418e <I2C_WaitOnFlagUntilTimeout>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	80002000 	.word	0x80002000

0800379c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af02      	add	r7, sp, #8
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	4608      	mov	r0, r1
 80037a6:	4611      	mov	r1, r2
 80037a8:	461a      	mov	r2, r3
 80037aa:	4603      	mov	r3, r0
 80037ac:	817b      	strh	r3, [r7, #10]
 80037ae:	460b      	mov	r3, r1
 80037b0:	813b      	strh	r3, [r7, #8]
 80037b2:	4613      	mov	r3, r2
 80037b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80037b6:	88fb      	ldrh	r3, [r7, #6]
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	8979      	ldrh	r1, [r7, #10]
 80037bc:	4b20      	ldr	r3, [pc, #128]	; (8003840 <I2C_RequestMemoryRead+0xa4>)
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	2300      	movs	r3, #0
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 fe9c 	bl	8004500 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037c8:	69fa      	ldr	r2, [r7, #28]
 80037ca:	69b9      	ldr	r1, [r7, #24]
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f000 fd2d 	bl	800422c <I2C_WaitOnTXISFlagUntilTimeout>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d001      	beq.n	80037dc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e02c      	b.n	8003836 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037dc:	88fb      	ldrh	r3, [r7, #6]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d105      	bne.n	80037ee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037e2:	893b      	ldrh	r3, [r7, #8]
 80037e4:	b2da      	uxtb	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	629a      	str	r2, [r3, #40]	; 0x28
 80037ec:	e015      	b.n	800381a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80037ee:	893b      	ldrh	r3, [r7, #8]
 80037f0:	0a1b      	lsrs	r3, r3, #8
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	b2da      	uxtb	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037fc:	69fa      	ldr	r2, [r7, #28]
 80037fe:	69b9      	ldr	r1, [r7, #24]
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 fd13 	bl	800422c <I2C_WaitOnTXISFlagUntilTimeout>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e012      	b.n	8003836 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003810:	893b      	ldrh	r3, [r7, #8]
 8003812:	b2da      	uxtb	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	2200      	movs	r2, #0
 8003822:	2140      	movs	r1, #64	; 0x40
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f000 fcb2 	bl	800418e <I2C_WaitOnFlagUntilTimeout>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e000      	b.n	8003836 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	80002000 	.word	0x80002000

08003844 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003854:	b2db      	uxtb	r3, r3
 8003856:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800385a:	2b28      	cmp	r3, #40	; 0x28
 800385c:	d16a      	bne.n	8003934 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	0c1b      	lsrs	r3, r3, #16
 8003866:	b2db      	uxtb	r3, r3
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	699b      	ldr	r3, [r3, #24]
 8003874:	0c1b      	lsrs	r3, r3, #16
 8003876:	b29b      	uxth	r3, r3
 8003878:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800387c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	b29b      	uxth	r3, r3
 8003886:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800388a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	b29b      	uxth	r3, r3
 8003894:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003898:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d138      	bne.n	8003914 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80038a2:	897b      	ldrh	r3, [r7, #10]
 80038a4:	09db      	lsrs	r3, r3, #7
 80038a6:	b29a      	uxth	r2, r3
 80038a8:	89bb      	ldrh	r3, [r7, #12]
 80038aa:	4053      	eors	r3, r2
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	f003 0306 	and.w	r3, r3, #6
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d11c      	bne.n	80038f0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80038b6:	897b      	ldrh	r3, [r7, #10]
 80038b8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038be:	1c5a      	adds	r2, r3, #1
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d13b      	bne.n	8003944 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2208      	movs	r2, #8
 80038d8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80038e2:	89ba      	ldrh	r2, [r7, #12]
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
 80038e6:	4619      	mov	r1, r3
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f7ff f9c7 	bl	8002c7c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80038ee:	e029      	b.n	8003944 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80038f0:	893b      	ldrh	r3, [r7, #8]
 80038f2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80038f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 feb7 	bl	800466c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003906:	89ba      	ldrh	r2, [r7, #12]
 8003908:	7bfb      	ldrb	r3, [r7, #15]
 800390a:	4619      	mov	r1, r3
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f7ff f9b5 	bl	8002c7c <HAL_I2C_AddrCallback>
}
 8003912:	e017      	b.n	8003944 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003914:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 fea7 	bl	800466c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003926:	89ba      	ldrh	r2, [r7, #12]
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	4619      	mov	r1, r3
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7ff f9a5 	bl	8002c7c <HAL_I2C_AddrCallback>
}
 8003932:	e007      	b.n	8003944 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2208      	movs	r2, #8
 800393a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8003944:	bf00      	nop
 8003946:	3710      	adds	r7, #16
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b21      	cmp	r3, #33	; 0x21
 8003966:	d115      	bne.n	8003994 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2220      	movs	r2, #32
 800396c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2211      	movs	r2, #17
 8003974:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800397c:	2101      	movs	r1, #1
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 fe74 	bl	800466c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f7ff f94d 	bl	8002c2c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003992:	e014      	b.n	80039be <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2220      	movs	r2, #32
 8003998:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2212      	movs	r2, #18
 80039a0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80039a8:	2102      	movs	r1, #2
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 fe5e 	bl	800466c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f7ff f941 	bl	8002c40 <HAL_I2C_MasterRxCpltCallback>
}
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80039c6:	b580      	push	{r7, lr}
 80039c8:	b084      	sub	sp, #16
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d008      	beq.n	80039fa <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80039f6:	601a      	str	r2, [r3, #0]
 80039f8:	e00c      	b.n	8003a14 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a12:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b29      	cmp	r3, #41	; 0x29
 8003a1e:	d112      	bne.n	8003a46 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2228      	movs	r2, #40	; 0x28
 8003a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2221      	movs	r2, #33	; 0x21
 8003a2c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003a2e:	2101      	movs	r1, #1
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 fe1b 	bl	800466c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7ff f908 	bl	8002c54 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003a44:	e017      	b.n	8003a76 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b2a      	cmp	r3, #42	; 0x2a
 8003a50:	d111      	bne.n	8003a76 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2228      	movs	r2, #40	; 0x28
 8003a56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2222      	movs	r2, #34	; 0x22
 8003a5e:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003a60:	2102      	movs	r1, #2
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 fe02 	bl	800466c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f7ff f8f9 	bl	8002c68 <HAL_I2C_SlaveRxCpltCallback>
}
 8003a76:	bf00      	nop
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
	...

08003a80 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2220      	movs	r2, #32
 8003a94:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	2b21      	cmp	r3, #33	; 0x21
 8003aa0:	d107      	bne.n	8003ab2 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 fde1 	bl	800466c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2211      	movs	r2, #17
 8003aae:	631a      	str	r2, [r3, #48]	; 0x30
 8003ab0:	e00c      	b.n	8003acc <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b22      	cmp	r3, #34	; 0x22
 8003abc:	d106      	bne.n	8003acc <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003abe:	2102      	movs	r1, #2
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 fdd3 	bl	800466c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2212      	movs	r2, #18
 8003aca:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	6859      	ldr	r1, [r3, #4]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	4b4c      	ldr	r3, [pc, #304]	; (8003c08 <I2C_ITMasterCplt+0x188>)
 8003ad8:	400b      	ands	r3, r1
 8003ada:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a49      	ldr	r2, [pc, #292]	; (8003c0c <I2C_ITMasterCplt+0x18c>)
 8003ae6:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f003 0310 	and.w	r3, r3, #16
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d009      	beq.n	8003b06 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2210      	movs	r2, #16
 8003af8:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afe:	f043 0204 	orr.w	r2, r3, #4
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	2b60      	cmp	r3, #96	; 0x60
 8003b10:	d10a      	bne.n	8003b28 <I2C_ITMasterCplt+0xa8>
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	f003 0304 	and.w	r3, r3, #4
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d005      	beq.n	8003b28 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8003b26:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 faee 	bl	800410a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b32:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	2b60      	cmp	r3, #96	; 0x60
 8003b3e:	d002      	beq.n	8003b46 <I2C_ITMasterCplt+0xc6>
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d006      	beq.n	8003b54 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 f9c5 	bl	8003edc <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003b52:	e054      	b.n	8003bfe <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b21      	cmp	r3, #33	; 0x21
 8003b5e:	d124      	bne.n	8003baa <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2220      	movs	r2, #32
 8003b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b40      	cmp	r3, #64	; 0x40
 8003b78:	d10b      	bne.n	8003b92 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7ff f88e 	bl	8002cac <HAL_I2C_MemTxCpltCallback>
}
 8003b90:	e035      	b.n	8003bfe <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f7ff f842 	bl	8002c2c <HAL_I2C_MasterTxCpltCallback>
}
 8003ba8:	e029      	b.n	8003bfe <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b22      	cmp	r3, #34	; 0x22
 8003bb4:	d123      	bne.n	8003bfe <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b40      	cmp	r3, #64	; 0x40
 8003bce:	d10b      	bne.n	8003be8 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f7fd fb0f 	bl	8001204 <HAL_I2C_MemRxCpltCallback>
}
 8003be6:	e00a      	b.n	8003bfe <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f7ff f821 	bl	8002c40 <HAL_I2C_MasterRxCpltCallback>
}
 8003bfe:	bf00      	nop
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	fe00e800 	.word	0xfe00e800
 8003c0c:	ffff0000 	.word	0xffff0000

08003c10 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c2c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2220      	movs	r2, #32
 8003c34:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c36:	7bfb      	ldrb	r3, [r7, #15]
 8003c38:	2b21      	cmp	r3, #33	; 0x21
 8003c3a:	d002      	beq.n	8003c42 <I2C_ITSlaveCplt+0x32>
 8003c3c:	7bfb      	ldrb	r3, [r7, #15]
 8003c3e:	2b29      	cmp	r3, #41	; 0x29
 8003c40:	d108      	bne.n	8003c54 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003c42:	f248 0101 	movw	r1, #32769	; 0x8001
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 fd10 	bl	800466c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2221      	movs	r2, #33	; 0x21
 8003c50:	631a      	str	r2, [r3, #48]	; 0x30
 8003c52:	e019      	b.n	8003c88 <I2C_ITSlaveCplt+0x78>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003c54:	7bfb      	ldrb	r3, [r7, #15]
 8003c56:	2b22      	cmp	r3, #34	; 0x22
 8003c58:	d002      	beq.n	8003c60 <I2C_ITSlaveCplt+0x50>
 8003c5a:	7bfb      	ldrb	r3, [r7, #15]
 8003c5c:	2b2a      	cmp	r3, #42	; 0x2a
 8003c5e:	d108      	bne.n	8003c72 <I2C_ITSlaveCplt+0x62>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003c60:	f248 0102 	movw	r1, #32770	; 0x8002
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f000 fd01 	bl	800466c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2222      	movs	r2, #34	; 0x22
 8003c6e:	631a      	str	r2, [r3, #48]	; 0x30
 8003c70:	e00a      	b.n	8003c88 <I2C_ITSlaveCplt+0x78>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8003c72:	7bfb      	ldrb	r3, [r7, #15]
 8003c74:	2b28      	cmp	r3, #40	; 0x28
 8003c76:	d107      	bne.n	8003c88 <I2C_ITSlaveCplt+0x78>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8003c78:	f248 0103 	movw	r1, #32771	; 0x8003
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f000 fcf5 	bl	800466c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c96:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6859      	ldr	r1, [r3, #4]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	4b62      	ldr	r3, [pc, #392]	; (8003e2c <I2C_ITSlaveCplt+0x21c>)
 8003ca4:	400b      	ands	r3, r1
 8003ca6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 fa2e 	bl	800410a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d013      	beq.n	8003ce0 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003cc6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d01f      	beq.n	8003d10 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	b29a      	uxth	r2, r3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cde:	e017      	b.n	8003d10 <I2C_ITSlaveCplt+0x100>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d012      	beq.n	8003d10 <I2C_ITSlaveCplt+0x100>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cf8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d006      	beq.n	8003d10 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f003 0304 	and.w	r3, r3, #4
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d020      	beq.n	8003d5c <I2C_ITSlaveCplt+0x14c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	f023 0304 	bic.w	r3, r3, #4
 8003d20:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2c:	b2d2      	uxtb	r2, r2
 8003d2e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	1c5a      	adds	r2, r3, #1
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00c      	beq.n	8003d5c <I2C_ITSlaveCplt+0x14c>
    {
      hi2c->XferSize--;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d46:	3b01      	subs	r3, #1
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	3b01      	subs	r3, #1
 8003d56:	b29a      	uxth	r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d005      	beq.n	8003d72 <I2C_ITSlaveCplt+0x162>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6a:	f043 0204 	orr.w	r2, r3, #4
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d010      	beq.n	8003daa <I2C_ITSlaveCplt+0x19a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f8a4 	bl	8003edc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	2b28      	cmp	r3, #40	; 0x28
 8003d9e:	d141      	bne.n	8003e24 <I2C_ITSlaveCplt+0x214>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003da0:	6979      	ldr	r1, [r7, #20]
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f846 	bl	8003e34 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003da8:	e03c      	b.n	8003e24 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dae:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003db2:	d014      	beq.n	8003dde <I2C_ITSlaveCplt+0x1ce>
    I2C_ITSlaveSeqCplt(hi2c);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f7ff fe06 	bl	80039c6 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a1c      	ldr	r2, [pc, #112]	; (8003e30 <I2C_ITSlaveCplt+0x220>)
 8003dbe:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7fe ff5e 	bl	8002c98 <HAL_I2C_ListenCpltCallback>
}
 8003ddc:	e022      	b.n	8003e24 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b22      	cmp	r3, #34	; 0x22
 8003de8:	d10e      	bne.n	8003e08 <I2C_ITSlaveCplt+0x1f8>
    hi2c->State = HAL_I2C_STATE_READY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2220      	movs	r2, #32
 8003dee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f7fe ff31 	bl	8002c68 <HAL_I2C_SlaveRxCpltCallback>
}
 8003e06:	e00d      	b.n	8003e24 <I2C_ITSlaveCplt+0x214>
    hi2c->State = HAL_I2C_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7fe ff18 	bl	8002c54 <HAL_I2C_SlaveTxCpltCallback>
}
 8003e24:	bf00      	nop
 8003e26:	3718      	adds	r7, #24
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	fe00e800 	.word	0xfe00e800
 8003e30:	ffff0000 	.word	0xffff0000

08003e34 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a25      	ldr	r2, [pc, #148]	; (8003ed8 <I2C_ITListenCplt+0xa4>)
 8003e42:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	f003 0304 	and.w	r3, r3, #4
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d022      	beq.n	8003eb0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e74:	b2d2      	uxtb	r2, r2
 8003e76:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7c:	1c5a      	adds	r2, r3, #1
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d012      	beq.n	8003eb0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	b29a      	uxth	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea8:	f043 0204 	orr.w	r2, r3, #4
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003eb0:	f248 0103 	movw	r1, #32771	; 0x8003
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 fbd9 	bl	800466c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2210      	movs	r2, #16
 8003ec0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7fe fee4 	bl	8002c98 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003ed0:	bf00      	nop
 8003ed2:	3708      	adds	r7, #8
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	ffff0000 	.word	0xffff0000

08003edc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003eec:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a6d      	ldr	r2, [pc, #436]	; (80040b0 <I2C_ITError+0x1d4>)
 8003efa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003f0e:	7bfb      	ldrb	r3, [r7, #15]
 8003f10:	2b28      	cmp	r3, #40	; 0x28
 8003f12:	d005      	beq.n	8003f20 <I2C_ITError+0x44>
 8003f14:	7bfb      	ldrb	r3, [r7, #15]
 8003f16:	2b29      	cmp	r3, #41	; 0x29
 8003f18:	d002      	beq.n	8003f20 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003f1a:	7bfb      	ldrb	r3, [r7, #15]
 8003f1c:	2b2a      	cmp	r3, #42	; 0x2a
 8003f1e:	d10b      	bne.n	8003f38 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003f20:	2103      	movs	r1, #3
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 fba2 	bl	800466c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2228      	movs	r2, #40	; 0x28
 8003f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a60      	ldr	r2, [pc, #384]	; (80040b4 <I2C_ITError+0x1d8>)
 8003f34:	635a      	str	r2, [r3, #52]	; 0x34
 8003f36:	e030      	b.n	8003f9a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003f38:	f248 0103 	movw	r1, #32771	; 0x8003
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 fb95 	bl	800466c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f8e1 	bl	800410a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b60      	cmp	r3, #96	; 0x60
 8003f52:	d01f      	beq.n	8003f94 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2220      	movs	r2, #32
 8003f58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	f003 0320 	and.w	r3, r3, #32
 8003f66:	2b20      	cmp	r3, #32
 8003f68:	d114      	bne.n	8003f94 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	f003 0310 	and.w	r3, r3, #16
 8003f74:	2b10      	cmp	r3, #16
 8003f76:	d109      	bne.n	8003f8c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2210      	movs	r2, #16
 8003f7e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f84:	f043 0204 	orr.w	r2, r3, #4
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2220      	movs	r2, #32
 8003f92:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d039      	beq.n	800401c <I2C_ITError+0x140>
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	2b11      	cmp	r3, #17
 8003fac:	d002      	beq.n	8003fb4 <I2C_ITError+0xd8>
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2b21      	cmp	r3, #33	; 0x21
 8003fb2:	d133      	bne.n	800401c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fc2:	d107      	bne.n	8003fd4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003fd2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7fe f8ba 	bl	8002152 <HAL_DMA_GetState>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d017      	beq.n	8004014 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe8:	4a33      	ldr	r2, [pc, #204]	; (80040b8 <I2C_ITError+0x1dc>)
 8003fea:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7fe f869 	bl	80020d0 <HAL_DMA_Abort_IT>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d04d      	beq.n	80040a0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800400e:	4610      	mov	r0, r2
 8004010:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004012:	e045      	b.n	80040a0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 f851 	bl	80040bc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800401a:	e041      	b.n	80040a0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004020:	2b00      	cmp	r3, #0
 8004022:	d039      	beq.n	8004098 <I2C_ITError+0x1bc>
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2b12      	cmp	r3, #18
 8004028:	d002      	beq.n	8004030 <I2C_ITError+0x154>
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2b22      	cmp	r3, #34	; 0x22
 800402e:	d133      	bne.n	8004098 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800403a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800403e:	d107      	bne.n	8004050 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800404e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004054:	4618      	mov	r0, r3
 8004056:	f7fe f87c 	bl	8002152 <HAL_DMA_GetState>
 800405a:	4603      	mov	r3, r0
 800405c:	2b01      	cmp	r3, #1
 800405e:	d017      	beq.n	8004090 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004064:	4a14      	ldr	r2, [pc, #80]	; (80040b8 <I2C_ITError+0x1dc>)
 8004066:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004074:	4618      	mov	r0, r3
 8004076:	f7fe f82b 	bl	80020d0 <HAL_DMA_Abort_IT>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d011      	beq.n	80040a4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800408a:	4610      	mov	r0, r2
 800408c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800408e:	e009      	b.n	80040a4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f813 	bl	80040bc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004096:	e005      	b.n	80040a4 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f000 f80f 	bl	80040bc <I2C_TreatErrorCallback>
  }
}
 800409e:	e002      	b.n	80040a6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80040a0:	bf00      	nop
 80040a2:	e000      	b.n	80040a6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040a4:	bf00      	nop
}
 80040a6:	bf00      	nop
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	ffff0000 	.word	0xffff0000
 80040b4:	08002f35 	.word	0x08002f35
 80040b8:	08004153 	.word	0x08004153

080040bc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b60      	cmp	r3, #96	; 0x60
 80040ce:	d10e      	bne.n	80040ee <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2220      	movs	r2, #32
 80040d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f7fe fdf4 	bl	8002cd4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80040ec:	e009      	b.n	8004102 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f7fe fddf 	bl	8002cc0 <HAL_I2C_ErrorCallback>
}
 8004102:	bf00      	nop
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800410a:	b480      	push	{r7}
 800410c:	b083      	sub	sp, #12
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b02      	cmp	r3, #2
 800411e:	d103      	bne.n	8004128 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2200      	movs	r2, #0
 8004126:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	699b      	ldr	r3, [r3, #24]
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b01      	cmp	r3, #1
 8004134:	d007      	beq.n	8004146 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	699a      	ldr	r2, [r3, #24]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f042 0201 	orr.w	r2, r2, #1
 8004144:	619a      	str	r2, [r3, #24]
  }
}
 8004146:	bf00      	nop
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr

08004152 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004152:	b580      	push	{r7, lr}
 8004154:	b084      	sub	sp, #16
 8004156:	af00      	add	r7, sp, #0
 8004158:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800415e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004164:	2b00      	cmp	r3, #0
 8004166:	d003      	beq.n	8004170 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416c:	2200      	movs	r2, #0
 800416e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004174:	2b00      	cmp	r3, #0
 8004176:	d003      	beq.n	8004180 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800417c:	2200      	movs	r2, #0
 800417e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f7ff ff9b 	bl	80040bc <I2C_TreatErrorCallback>
}
 8004186:	bf00      	nop
 8004188:	3710      	adds	r7, #16
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}

0800418e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800418e:	b580      	push	{r7, lr}
 8004190:	b084      	sub	sp, #16
 8004192:	af00      	add	r7, sp, #0
 8004194:	60f8      	str	r0, [r7, #12]
 8004196:	60b9      	str	r1, [r7, #8]
 8004198:	603b      	str	r3, [r7, #0]
 800419a:	4613      	mov	r3, r2
 800419c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800419e:	e031      	b.n	8004204 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a6:	d02d      	beq.n	8004204 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041a8:	f7fd fe34 	bl	8001e14 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d302      	bcc.n	80041be <I2C_WaitOnFlagUntilTimeout+0x30>
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d122      	bne.n	8004204 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	699a      	ldr	r2, [r3, #24]
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	4013      	ands	r3, r2
 80041c8:	68ba      	ldr	r2, [r7, #8]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	bf0c      	ite	eq
 80041ce:	2301      	moveq	r3, #1
 80041d0:	2300      	movne	r3, #0
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	461a      	mov	r2, r3
 80041d6:	79fb      	ldrb	r3, [r7, #7]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d113      	bne.n	8004204 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041e0:	f043 0220 	orr.w	r2, r3, #32
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2220      	movs	r2, #32
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2200      	movs	r2, #0
 80041fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e00f      	b.n	8004224 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699a      	ldr	r2, [r3, #24]
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	4013      	ands	r3, r2
 800420e:	68ba      	ldr	r2, [r7, #8]
 8004210:	429a      	cmp	r2, r3
 8004212:	bf0c      	ite	eq
 8004214:	2301      	moveq	r3, #1
 8004216:	2300      	movne	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	461a      	mov	r2, r3
 800421c:	79fb      	ldrb	r3, [r7, #7]
 800421e:	429a      	cmp	r2, r3
 8004220:	d0be      	beq.n	80041a0 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3710      	adds	r7, #16
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004238:	e033      	b.n	80042a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	68b9      	ldr	r1, [r7, #8]
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f000 f87e 	bl	8004340 <I2C_IsErrorOccurred>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e031      	b.n	80042b2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004254:	d025      	beq.n	80042a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004256:	f7fd fddd 	bl	8001e14 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	68ba      	ldr	r2, [r7, #8]
 8004262:	429a      	cmp	r2, r3
 8004264:	d302      	bcc.n	800426c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d11a      	bne.n	80042a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	f003 0302 	and.w	r3, r3, #2
 8004276:	2b02      	cmp	r3, #2
 8004278:	d013      	beq.n	80042a2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427e:	f043 0220 	orr.w	r2, r3, #32
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2220      	movs	r2, #32
 800428a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e007      	b.n	80042b2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d1c4      	bne.n	800423a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}

080042ba <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042ba:	b580      	push	{r7, lr}
 80042bc:	b084      	sub	sp, #16
 80042be:	af00      	add	r7, sp, #0
 80042c0:	60f8      	str	r0, [r7, #12]
 80042c2:	60b9      	str	r1, [r7, #8]
 80042c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042c6:	e02f      	b.n	8004328 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042c8:	687a      	ldr	r2, [r7, #4]
 80042ca:	68b9      	ldr	r1, [r7, #8]
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 f837 	bl	8004340 <I2C_IsErrorOccurred>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e02d      	b.n	8004338 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042dc:	f7fd fd9a 	bl	8001e14 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	68ba      	ldr	r2, [r7, #8]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d302      	bcc.n	80042f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d11a      	bne.n	8004328 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	f003 0320 	and.w	r3, r3, #32
 80042fc:	2b20      	cmp	r3, #32
 80042fe:	d013      	beq.n	8004328 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004304:	f043 0220 	orr.w	r2, r3, #32
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2220      	movs	r2, #32
 8004310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e007      	b.n	8004338 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	f003 0320 	and.w	r3, r3, #32
 8004332:	2b20      	cmp	r3, #32
 8004334:	d1c8      	bne.n	80042c8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b08a      	sub	sp, #40	; 0x28
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800434c:	2300      	movs	r3, #0
 800434e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	699b      	ldr	r3, [r3, #24]
 8004358:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800435a:	2300      	movs	r3, #0
 800435c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	f003 0310 	and.w	r3, r3, #16
 8004368:	2b00      	cmp	r3, #0
 800436a:	d068      	beq.n	800443e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2210      	movs	r2, #16
 8004372:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004374:	e049      	b.n	800440a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800437c:	d045      	beq.n	800440a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800437e:	f7fd fd49 	bl	8001e14 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	68ba      	ldr	r2, [r7, #8]
 800438a:	429a      	cmp	r2, r3
 800438c:	d302      	bcc.n	8004394 <I2C_IsErrorOccurred+0x54>
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d13a      	bne.n	800440a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800439e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80043a6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043b6:	d121      	bne.n	80043fc <I2C_IsErrorOccurred+0xbc>
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043be:	d01d      	beq.n	80043fc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80043c0:	7cfb      	ldrb	r3, [r7, #19]
 80043c2:	2b20      	cmp	r3, #32
 80043c4:	d01a      	beq.n	80043fc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043d4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80043d6:	f7fd fd1d 	bl	8001e14 <HAL_GetTick>
 80043da:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043dc:	e00e      	b.n	80043fc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80043de:	f7fd fd19 	bl	8001e14 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b19      	cmp	r3, #25
 80043ea:	d907      	bls.n	80043fc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80043ec:	6a3b      	ldr	r3, [r7, #32]
 80043ee:	f043 0320 	orr.w	r3, r3, #32
 80043f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80043fa:	e006      	b.n	800440a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b20      	cmp	r3, #32
 8004408:	d1e9      	bne.n	80043de <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	f003 0320 	and.w	r3, r3, #32
 8004414:	2b20      	cmp	r3, #32
 8004416:	d003      	beq.n	8004420 <I2C_IsErrorOccurred+0xe0>
 8004418:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0aa      	beq.n	8004376 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004420:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004424:	2b00      	cmp	r3, #0
 8004426:	d103      	bne.n	8004430 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2220      	movs	r2, #32
 800442e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004430:	6a3b      	ldr	r3, [r7, #32]
 8004432:	f043 0304 	orr.w	r3, r3, #4
 8004436:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00b      	beq.n	8004468 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004450:	6a3b      	ldr	r3, [r7, #32]
 8004452:	f043 0301 	orr.w	r3, r3, #1
 8004456:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004460:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00b      	beq.n	800448a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004472:	6a3b      	ldr	r3, [r7, #32]
 8004474:	f043 0308 	orr.w	r3, r3, #8
 8004478:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004482:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004490:	2b00      	cmp	r3, #0
 8004492:	d00b      	beq.n	80044ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004494:	6a3b      	ldr	r3, [r7, #32]
 8004496:	f043 0302 	orr.w	r3, r3, #2
 800449a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80044ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d01c      	beq.n	80044ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f7ff fe28 	bl	800410a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6859      	ldr	r1, [r3, #4]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	4b0d      	ldr	r3, [pc, #52]	; (80044fc <I2C_IsErrorOccurred+0x1bc>)
 80044c6:	400b      	ands	r3, r1
 80044c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	431a      	orrs	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2220      	movs	r2, #32
 80044da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80044ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3728      	adds	r7, #40	; 0x28
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	fe00e800 	.word	0xfe00e800

08004500 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	607b      	str	r3, [r7, #4]
 800450a:	460b      	mov	r3, r1
 800450c:	817b      	strh	r3, [r7, #10]
 800450e:	4613      	mov	r3, r2
 8004510:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004512:	897b      	ldrh	r3, [r7, #10]
 8004514:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004518:	7a7b      	ldrb	r3, [r7, #9]
 800451a:	041b      	lsls	r3, r3, #16
 800451c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004520:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004526:	6a3b      	ldr	r3, [r7, #32]
 8004528:	4313      	orrs	r3, r2
 800452a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800452e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	685a      	ldr	r2, [r3, #4]
 8004536:	6a3b      	ldr	r3, [r7, #32]
 8004538:	0d5b      	lsrs	r3, r3, #21
 800453a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800453e:	4b08      	ldr	r3, [pc, #32]	; (8004560 <I2C_TransferConfig+0x60>)
 8004540:	430b      	orrs	r3, r1
 8004542:	43db      	mvns	r3, r3
 8004544:	ea02 0103 	and.w	r1, r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	430a      	orrs	r2, r1
 8004550:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004552:	bf00      	nop
 8004554:	371c      	adds	r7, #28
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	03ff63ff 	.word	0x03ff63ff

08004564 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004564:	b480      	push	{r7}
 8004566:	b085      	sub	sp, #20
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	460b      	mov	r3, r1
 800456e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004570:	2300      	movs	r3, #0
 8004572:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004578:	4a39      	ldr	r2, [pc, #228]	; (8004660 <I2C_Enable_IRQ+0xfc>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d032      	beq.n	80045e4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004582:	4a38      	ldr	r2, [pc, #224]	; (8004664 <I2C_Enable_IRQ+0x100>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d02d      	beq.n	80045e4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800458c:	4a36      	ldr	r2, [pc, #216]	; (8004668 <I2C_Enable_IRQ+0x104>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d028      	beq.n	80045e4 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004592:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004596:	2b00      	cmp	r3, #0
 8004598:	da03      	bge.n	80045a2 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80045a0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80045a2:	887b      	ldrh	r3, [r7, #2]
 80045a4:	f003 0301 	and.w	r3, r3, #1
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d003      	beq.n	80045b4 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 80045b2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80045b4:	887b      	ldrh	r3, [r7, #2]
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 80045c4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80045c6:	887b      	ldrh	r3, [r7, #2]
 80045c8:	2b10      	cmp	r3, #16
 80045ca:	d103      	bne.n	80045d4 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80045d2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80045d4:	887b      	ldrh	r3, [r7, #2]
 80045d6:	2b20      	cmp	r3, #32
 80045d8:	d133      	bne.n	8004642 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f043 0320 	orr.w	r3, r3, #32
 80045e0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80045e2:	e02e      	b.n	8004642 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80045e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	da03      	bge.n	80045f4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80045f2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80045f4:	887b      	ldrh	r3, [r7, #2]
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8004604:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004606:	887b      	ldrh	r3, [r7, #2]
 8004608:	f003 0302 	and.w	r3, r3, #2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d003      	beq.n	8004618 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8004616:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004618:	887b      	ldrh	r3, [r7, #2]
 800461a:	2b10      	cmp	r3, #16
 800461c:	d103      	bne.n	8004626 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004624:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004626:	887b      	ldrh	r3, [r7, #2]
 8004628:	2b20      	cmp	r3, #32
 800462a:	d103      	bne.n	8004634 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004632:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004634:	887b      	ldrh	r3, [r7, #2]
 8004636:	2b40      	cmp	r3, #64	; 0x40
 8004638:	d103      	bne.n	8004642 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004640:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	6819      	ldr	r1, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	430a      	orrs	r2, r1
 8004650:	601a      	str	r2, [r3, #0]
}
 8004652:	bf00      	nop
 8004654:	3714      	adds	r7, #20
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	08003125 	.word	0x08003125
 8004664:	08003549 	.word	0x08003549
 8004668:	080032fd 	.word	0x080032fd

0800466c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	460b      	mov	r3, r1
 8004676:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004678:	2300      	movs	r3, #0
 800467a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800467c:	887b      	ldrh	r3, [r7, #2]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00f      	beq.n	80046a6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800468c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004694:	b2db      	uxtb	r3, r3
 8004696:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800469a:	2b28      	cmp	r3, #40	; 0x28
 800469c:	d003      	beq.n	80046a6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80046a4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80046a6:	887b      	ldrh	r3, [r7, #2]
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00f      	beq.n	80046d0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80046b6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80046c4:	2b28      	cmp	r3, #40	; 0x28
 80046c6:	d003      	beq.n	80046d0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80046ce:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80046d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	da03      	bge.n	80046e0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80046de:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80046e0:	887b      	ldrh	r3, [r7, #2]
 80046e2:	2b10      	cmp	r3, #16
 80046e4:	d103      	bne.n	80046ee <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80046ec:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80046ee:	887b      	ldrh	r3, [r7, #2]
 80046f0:	2b20      	cmp	r3, #32
 80046f2:	d103      	bne.n	80046fc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f043 0320 	orr.w	r3, r3, #32
 80046fa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80046fc:	887b      	ldrh	r3, [r7, #2]
 80046fe:	2b40      	cmp	r3, #64	; 0x40
 8004700:	d103      	bne.n	800470a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004708:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	6819      	ldr	r1, [r3, #0]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	43da      	mvns	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	400a      	ands	r2, r1
 800471a:	601a      	str	r2, [r3, #0]
}
 800471c:	bf00      	nop
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b20      	cmp	r3, #32
 800473c:	d138      	bne.n	80047b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004744:	2b01      	cmp	r3, #1
 8004746:	d101      	bne.n	800474c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004748:	2302      	movs	r3, #2
 800474a:	e032      	b.n	80047b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2224      	movs	r2, #36	; 0x24
 8004758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0201 	bic.w	r2, r2, #1
 800476a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800477a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	6819      	ldr	r1, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	430a      	orrs	r2, r1
 800478a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f042 0201 	orr.w	r2, r2, #1
 800479a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2220      	movs	r2, #32
 80047a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80047ac:	2300      	movs	r3, #0
 80047ae:	e000      	b.n	80047b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80047b0:	2302      	movs	r3, #2
  }
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	370c      	adds	r7, #12
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr

080047be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80047be:	b480      	push	{r7}
 80047c0:	b085      	sub	sp, #20
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
 80047c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b20      	cmp	r3, #32
 80047d2:	d139      	bne.n	8004848 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d101      	bne.n	80047e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80047de:	2302      	movs	r3, #2
 80047e0:	e033      	b.n	800484a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2201      	movs	r2, #1
 80047e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2224      	movs	r2, #36	; 0x24
 80047ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 0201 	bic.w	r2, r2, #1
 8004800:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004810:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	021b      	lsls	r3, r3, #8
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	4313      	orrs	r3, r2
 800481a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2220      	movs	r2, #32
 8004838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004844:	2300      	movs	r3, #0
 8004846:	e000      	b.n	800484a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004848:	2302      	movs	r3, #2
  }
}
 800484a:	4618      	mov	r0, r3
 800484c:	3714      	adds	r7, #20
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
	...

08004858 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800485c:	4b04      	ldr	r3, [pc, #16]	; (8004870 <HAL_PWREx_GetVoltageRange+0x18>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004864:	4618      	mov	r0, r3
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	40007000 	.word	0x40007000

08004874 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004882:	d130      	bne.n	80048e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004884:	4b23      	ldr	r3, [pc, #140]	; (8004914 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800488c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004890:	d038      	beq.n	8004904 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004892:	4b20      	ldr	r3, [pc, #128]	; (8004914 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800489a:	4a1e      	ldr	r2, [pc, #120]	; (8004914 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800489c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80048a2:	4b1d      	ldr	r3, [pc, #116]	; (8004918 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2232      	movs	r2, #50	; 0x32
 80048a8:	fb02 f303 	mul.w	r3, r2, r3
 80048ac:	4a1b      	ldr	r2, [pc, #108]	; (800491c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80048ae:	fba2 2303 	umull	r2, r3, r2, r3
 80048b2:	0c9b      	lsrs	r3, r3, #18
 80048b4:	3301      	adds	r3, #1
 80048b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048b8:	e002      	b.n	80048c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	3b01      	subs	r3, #1
 80048be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048c0:	4b14      	ldr	r3, [pc, #80]	; (8004914 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048cc:	d102      	bne.n	80048d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1f2      	bne.n	80048ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80048d4:	4b0f      	ldr	r3, [pc, #60]	; (8004914 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048e0:	d110      	bne.n	8004904 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e00f      	b.n	8004906 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80048e6:	4b0b      	ldr	r3, [pc, #44]	; (8004914 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80048ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048f2:	d007      	beq.n	8004904 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80048f4:	4b07      	ldr	r3, [pc, #28]	; (8004914 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80048fc:	4a05      	ldr	r2, [pc, #20]	; (8004914 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004902:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3714      	adds	r7, #20
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	40007000 	.word	0x40007000
 8004918:	20000000 	.word	0x20000000
 800491c:	431bde83 	.word	0x431bde83

08004920 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b088      	sub	sp, #32
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e3ca      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004932:	4b97      	ldr	r3, [pc, #604]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f003 030c 	and.w	r3, r3, #12
 800493a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800493c:	4b94      	ldr	r3, [pc, #592]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	f003 0303 	and.w	r3, r3, #3
 8004944:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0310 	and.w	r3, r3, #16
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 80e4 	beq.w	8004b1c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d007      	beq.n	800496a <HAL_RCC_OscConfig+0x4a>
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	2b0c      	cmp	r3, #12
 800495e:	f040 808b 	bne.w	8004a78 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	2b01      	cmp	r3, #1
 8004966:	f040 8087 	bne.w	8004a78 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800496a:	4b89      	ldr	r3, [pc, #548]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d005      	beq.n	8004982 <HAL_RCC_OscConfig+0x62>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e3a2      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a1a      	ldr	r2, [r3, #32]
 8004986:	4b82      	ldr	r3, [pc, #520]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0308 	and.w	r3, r3, #8
 800498e:	2b00      	cmp	r3, #0
 8004990:	d004      	beq.n	800499c <HAL_RCC_OscConfig+0x7c>
 8004992:	4b7f      	ldr	r3, [pc, #508]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800499a:	e005      	b.n	80049a8 <HAL_RCC_OscConfig+0x88>
 800499c:	4b7c      	ldr	r3, [pc, #496]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 800499e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049a2:	091b      	lsrs	r3, r3, #4
 80049a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d223      	bcs.n	80049f4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a1b      	ldr	r3, [r3, #32]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f000 fd87 	bl	80054c4 <RCC_SetFlashLatencyFromMSIRange>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d001      	beq.n	80049c0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e383      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049c0:	4b73      	ldr	r3, [pc, #460]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a72      	ldr	r2, [pc, #456]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 80049c6:	f043 0308 	orr.w	r3, r3, #8
 80049ca:	6013      	str	r3, [r2, #0]
 80049cc:	4b70      	ldr	r3, [pc, #448]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	496d      	ldr	r1, [pc, #436]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049de:	4b6c      	ldr	r3, [pc, #432]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	69db      	ldr	r3, [r3, #28]
 80049ea:	021b      	lsls	r3, r3, #8
 80049ec:	4968      	ldr	r1, [pc, #416]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	604b      	str	r3, [r1, #4]
 80049f2:	e025      	b.n	8004a40 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049f4:	4b66      	ldr	r3, [pc, #408]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a65      	ldr	r2, [pc, #404]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 80049fa:	f043 0308 	orr.w	r3, r3, #8
 80049fe:	6013      	str	r3, [r2, #0]
 8004a00:	4b63      	ldr	r3, [pc, #396]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a1b      	ldr	r3, [r3, #32]
 8004a0c:	4960      	ldr	r1, [pc, #384]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a12:	4b5f      	ldr	r3, [pc, #380]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	69db      	ldr	r3, [r3, #28]
 8004a1e:	021b      	lsls	r3, r3, #8
 8004a20:	495b      	ldr	r1, [pc, #364]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d109      	bne.n	8004a40 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	4618      	mov	r0, r3
 8004a32:	f000 fd47 	bl	80054c4 <RCC_SetFlashLatencyFromMSIRange>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e343      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a40:	f000 fc4a 	bl	80052d8 <HAL_RCC_GetSysClockFreq>
 8004a44:	4602      	mov	r2, r0
 8004a46:	4b52      	ldr	r3, [pc, #328]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	091b      	lsrs	r3, r3, #4
 8004a4c:	f003 030f 	and.w	r3, r3, #15
 8004a50:	4950      	ldr	r1, [pc, #320]	; (8004b94 <HAL_RCC_OscConfig+0x274>)
 8004a52:	5ccb      	ldrb	r3, [r1, r3]
 8004a54:	f003 031f 	and.w	r3, r3, #31
 8004a58:	fa22 f303 	lsr.w	r3, r2, r3
 8004a5c:	4a4e      	ldr	r2, [pc, #312]	; (8004b98 <HAL_RCC_OscConfig+0x278>)
 8004a5e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004a60:	4b4e      	ldr	r3, [pc, #312]	; (8004b9c <HAL_RCC_OscConfig+0x27c>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4618      	mov	r0, r3
 8004a66:	f7fc ffe5 	bl	8001a34 <HAL_InitTick>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004a6e:	7bfb      	ldrb	r3, [r7, #15]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d052      	beq.n	8004b1a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004a74:	7bfb      	ldrb	r3, [r7, #15]
 8004a76:	e327      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d032      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a80:	4b43      	ldr	r3, [pc, #268]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a42      	ldr	r2, [pc, #264]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004a86:	f043 0301 	orr.w	r3, r3, #1
 8004a8a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a8c:	f7fd f9c2 	bl	8001e14 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a94:	f7fd f9be 	bl	8001e14 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e310      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004aa6:	4b3a      	ldr	r3, [pc, #232]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d0f0      	beq.n	8004a94 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ab2:	4b37      	ldr	r3, [pc, #220]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a36      	ldr	r2, [pc, #216]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004ab8:	f043 0308 	orr.w	r3, r3, #8
 8004abc:	6013      	str	r3, [r2, #0]
 8004abe:	4b34      	ldr	r3, [pc, #208]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
 8004aca:	4931      	ldr	r1, [pc, #196]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ad0:	4b2f      	ldr	r3, [pc, #188]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	69db      	ldr	r3, [r3, #28]
 8004adc:	021b      	lsls	r3, r3, #8
 8004ade:	492c      	ldr	r1, [pc, #176]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	604b      	str	r3, [r1, #4]
 8004ae4:	e01a      	b.n	8004b1c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004ae6:	4b2a      	ldr	r3, [pc, #168]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a29      	ldr	r2, [pc, #164]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004aec:	f023 0301 	bic.w	r3, r3, #1
 8004af0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004af2:	f7fd f98f 	bl	8001e14 <HAL_GetTick>
 8004af6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004af8:	e008      	b.n	8004b0c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004afa:	f7fd f98b 	bl	8001e14 <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d901      	bls.n	8004b0c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e2dd      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b0c:	4b20      	ldr	r3, [pc, #128]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0302 	and.w	r3, r3, #2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d1f0      	bne.n	8004afa <HAL_RCC_OscConfig+0x1da>
 8004b18:	e000      	b.n	8004b1c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b1a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d074      	beq.n	8004c12 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d005      	beq.n	8004b3a <HAL_RCC_OscConfig+0x21a>
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	2b0c      	cmp	r3, #12
 8004b32:	d10e      	bne.n	8004b52 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	2b03      	cmp	r3, #3
 8004b38:	d10b      	bne.n	8004b52 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b3a:	4b15      	ldr	r3, [pc, #84]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d064      	beq.n	8004c10 <HAL_RCC_OscConfig+0x2f0>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d160      	bne.n	8004c10 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e2ba      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b5a:	d106      	bne.n	8004b6a <HAL_RCC_OscConfig+0x24a>
 8004b5c:	4b0c      	ldr	r3, [pc, #48]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a0b      	ldr	r2, [pc, #44]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004b62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b66:	6013      	str	r3, [r2, #0]
 8004b68:	e026      	b.n	8004bb8 <HAL_RCC_OscConfig+0x298>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b72:	d115      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x280>
 8004b74:	4b06      	ldr	r3, [pc, #24]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a05      	ldr	r2, [pc, #20]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004b7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b7e:	6013      	str	r3, [r2, #0]
 8004b80:	4b03      	ldr	r3, [pc, #12]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a02      	ldr	r2, [pc, #8]	; (8004b90 <HAL_RCC_OscConfig+0x270>)
 8004b86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b8a:	6013      	str	r3, [r2, #0]
 8004b8c:	e014      	b.n	8004bb8 <HAL_RCC_OscConfig+0x298>
 8004b8e:	bf00      	nop
 8004b90:	40021000 	.word	0x40021000
 8004b94:	0800b1d4 	.word	0x0800b1d4
 8004b98:	20000000 	.word	0x20000000
 8004b9c:	20000004 	.word	0x20000004
 8004ba0:	4ba0      	ldr	r3, [pc, #640]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a9f      	ldr	r2, [pc, #636]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004ba6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004baa:	6013      	str	r3, [r2, #0]
 8004bac:	4b9d      	ldr	r3, [pc, #628]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a9c      	ldr	r2, [pc, #624]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004bb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d013      	beq.n	8004be8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc0:	f7fd f928 	bl	8001e14 <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bc8:	f7fd f924 	bl	8001e14 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b64      	cmp	r3, #100	; 0x64
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e276      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bda:	4b92      	ldr	r3, [pc, #584]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d0f0      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x2a8>
 8004be6:	e014      	b.n	8004c12 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be8:	f7fd f914 	bl	8001e14 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bee:	e008      	b.n	8004c02 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bf0:	f7fd f910 	bl	8001e14 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b64      	cmp	r3, #100	; 0x64
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e262      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c02:	4b88      	ldr	r3, [pc, #544]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1f0      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x2d0>
 8004c0e:	e000      	b.n	8004c12 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d060      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	2b04      	cmp	r3, #4
 8004c22:	d005      	beq.n	8004c30 <HAL_RCC_OscConfig+0x310>
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	2b0c      	cmp	r3, #12
 8004c28:	d119      	bne.n	8004c5e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d116      	bne.n	8004c5e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c30:	4b7c      	ldr	r3, [pc, #496]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d005      	beq.n	8004c48 <HAL_RCC_OscConfig+0x328>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d101      	bne.n	8004c48 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e23f      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c48:	4b76      	ldr	r3, [pc, #472]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	691b      	ldr	r3, [r3, #16]
 8004c54:	061b      	lsls	r3, r3, #24
 8004c56:	4973      	ldr	r1, [pc, #460]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c5c:	e040      	b.n	8004ce0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d023      	beq.n	8004cae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c66:	4b6f      	ldr	r3, [pc, #444]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a6e      	ldr	r2, [pc, #440]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c72:	f7fd f8cf 	bl	8001e14 <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c78:	e008      	b.n	8004c8c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c7a:	f7fd f8cb 	bl	8001e14 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d901      	bls.n	8004c8c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e21d      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c8c:	4b65      	ldr	r3, [pc, #404]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0f0      	beq.n	8004c7a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c98:	4b62      	ldr	r3, [pc, #392]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	061b      	lsls	r3, r3, #24
 8004ca6:	495f      	ldr	r1, [pc, #380]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	604b      	str	r3, [r1, #4]
 8004cac:	e018      	b.n	8004ce0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cae:	4b5d      	ldr	r3, [pc, #372]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a5c      	ldr	r2, [pc, #368]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004cb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cba:	f7fd f8ab 	bl	8001e14 <HAL_GetTick>
 8004cbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004cc0:	e008      	b.n	8004cd4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cc2:	f7fd f8a7 	bl	8001e14 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d901      	bls.n	8004cd4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e1f9      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004cd4:	4b53      	ldr	r3, [pc, #332]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1f0      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0308 	and.w	r3, r3, #8
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d03c      	beq.n	8004d66 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d01c      	beq.n	8004d2e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cf4:	4b4b      	ldr	r3, [pc, #300]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cfa:	4a4a      	ldr	r2, [pc, #296]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004cfc:	f043 0301 	orr.w	r3, r3, #1
 8004d00:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d04:	f7fd f886 	bl	8001e14 <HAL_GetTick>
 8004d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d0a:	e008      	b.n	8004d1e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d0c:	f7fd f882 	bl	8001e14 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d901      	bls.n	8004d1e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e1d4      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d1e:	4b41      	ldr	r3, [pc, #260]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004d20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d0ef      	beq.n	8004d0c <HAL_RCC_OscConfig+0x3ec>
 8004d2c:	e01b      	b.n	8004d66 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d2e:	4b3d      	ldr	r3, [pc, #244]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004d30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d34:	4a3b      	ldr	r2, [pc, #236]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004d36:	f023 0301 	bic.w	r3, r3, #1
 8004d3a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d3e:	f7fd f869 	bl	8001e14 <HAL_GetTick>
 8004d42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d44:	e008      	b.n	8004d58 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d46:	f7fd f865 	bl	8001e14 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e1b7      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d58:	4b32      	ldr	r3, [pc, #200]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004d5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d5e:	f003 0302 	and.w	r3, r3, #2
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d1ef      	bne.n	8004d46 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0304 	and.w	r3, r3, #4
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	f000 80a6 	beq.w	8004ec0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d74:	2300      	movs	r3, #0
 8004d76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004d78:	4b2a      	ldr	r3, [pc, #168]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10d      	bne.n	8004da0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d84:	4b27      	ldr	r3, [pc, #156]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d88:	4a26      	ldr	r2, [pc, #152]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004d8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d8e:	6593      	str	r3, [r2, #88]	; 0x58
 8004d90:	4b24      	ldr	r3, [pc, #144]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d98:	60bb      	str	r3, [r7, #8]
 8004d9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004da0:	4b21      	ldr	r3, [pc, #132]	; (8004e28 <HAL_RCC_OscConfig+0x508>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d118      	bne.n	8004dde <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dac:	4b1e      	ldr	r3, [pc, #120]	; (8004e28 <HAL_RCC_OscConfig+0x508>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a1d      	ldr	r2, [pc, #116]	; (8004e28 <HAL_RCC_OscConfig+0x508>)
 8004db2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004db6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004db8:	f7fd f82c 	bl	8001e14 <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dc0:	f7fd f828 	bl	8001e14 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e17a      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dd2:	4b15      	ldr	r3, [pc, #84]	; (8004e28 <HAL_RCC_OscConfig+0x508>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d0f0      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d108      	bne.n	8004df8 <HAL_RCC_OscConfig+0x4d8>
 8004de6:	4b0f      	ldr	r3, [pc, #60]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dec:	4a0d      	ldr	r2, [pc, #52]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004dee:	f043 0301 	orr.w	r3, r3, #1
 8004df2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004df6:	e029      	b.n	8004e4c <HAL_RCC_OscConfig+0x52c>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	2b05      	cmp	r3, #5
 8004dfe:	d115      	bne.n	8004e2c <HAL_RCC_OscConfig+0x50c>
 8004e00:	4b08      	ldr	r3, [pc, #32]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e06:	4a07      	ldr	r2, [pc, #28]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004e08:	f043 0304 	orr.w	r3, r3, #4
 8004e0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e10:	4b04      	ldr	r3, [pc, #16]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e16:	4a03      	ldr	r2, [pc, #12]	; (8004e24 <HAL_RCC_OscConfig+0x504>)
 8004e18:	f043 0301 	orr.w	r3, r3, #1
 8004e1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e20:	e014      	b.n	8004e4c <HAL_RCC_OscConfig+0x52c>
 8004e22:	bf00      	nop
 8004e24:	40021000 	.word	0x40021000
 8004e28:	40007000 	.word	0x40007000
 8004e2c:	4b9c      	ldr	r3, [pc, #624]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e32:	4a9b      	ldr	r2, [pc, #620]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004e34:	f023 0301 	bic.w	r3, r3, #1
 8004e38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e3c:	4b98      	ldr	r3, [pc, #608]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e42:	4a97      	ldr	r2, [pc, #604]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004e44:	f023 0304 	bic.w	r3, r3, #4
 8004e48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d016      	beq.n	8004e82 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e54:	f7fc ffde 	bl	8001e14 <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e5a:	e00a      	b.n	8004e72 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e5c:	f7fc ffda 	bl	8001e14 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e12a      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e72:	4b8b      	ldr	r3, [pc, #556]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0ed      	beq.n	8004e5c <HAL_RCC_OscConfig+0x53c>
 8004e80:	e015      	b.n	8004eae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e82:	f7fc ffc7 	bl	8001e14 <HAL_GetTick>
 8004e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e88:	e00a      	b.n	8004ea0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e8a:	f7fc ffc3 	bl	8001e14 <HAL_GetTick>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d901      	bls.n	8004ea0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e113      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ea0:	4b7f      	ldr	r3, [pc, #508]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1ed      	bne.n	8004e8a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004eae:	7ffb      	ldrb	r3, [r7, #31]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d105      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eb4:	4b7a      	ldr	r3, [pc, #488]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eb8:	4a79      	ldr	r2, [pc, #484]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004eba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ebe:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	f000 80fe 	beq.w	80050c6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	f040 80d0 	bne.w	8005074 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ed4:	4b72      	ldr	r3, [pc, #456]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	f003 0203 	and.w	r2, r3, #3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d130      	bne.n	8004f4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d127      	bne.n	8004f4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f04:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d11f      	bne.n	8004f4a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f14:	2a07      	cmp	r2, #7
 8004f16:	bf14      	ite	ne
 8004f18:	2201      	movne	r2, #1
 8004f1a:	2200      	moveq	r2, #0
 8004f1c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d113      	bne.n	8004f4a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f2c:	085b      	lsrs	r3, r3, #1
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d109      	bne.n	8004f4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f40:	085b      	lsrs	r3, r3, #1
 8004f42:	3b01      	subs	r3, #1
 8004f44:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d06e      	beq.n	8005028 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	2b0c      	cmp	r3, #12
 8004f4e:	d069      	beq.n	8005024 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004f50:	4b53      	ldr	r3, [pc, #332]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d105      	bne.n	8004f68 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004f5c:	4b50      	ldr	r3, [pc, #320]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e0ad      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004f6c:	4b4c      	ldr	r3, [pc, #304]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a4b      	ldr	r2, [pc, #300]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004f72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f76:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f78:	f7fc ff4c 	bl	8001e14 <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f80:	f7fc ff48 	bl	8001e14 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e09a      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f92:	4b43      	ldr	r3, [pc, #268]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1f0      	bne.n	8004f80 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f9e:	4b40      	ldr	r3, [pc, #256]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004fa0:	68da      	ldr	r2, [r3, #12]
 8004fa2:	4b40      	ldr	r3, [pc, #256]	; (80050a4 <HAL_RCC_OscConfig+0x784>)
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004fae:	3a01      	subs	r2, #1
 8004fb0:	0112      	lsls	r2, r2, #4
 8004fb2:	4311      	orrs	r1, r2
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004fb8:	0212      	lsls	r2, r2, #8
 8004fba:	4311      	orrs	r1, r2
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004fc0:	0852      	lsrs	r2, r2, #1
 8004fc2:	3a01      	subs	r2, #1
 8004fc4:	0552      	lsls	r2, r2, #21
 8004fc6:	4311      	orrs	r1, r2
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004fcc:	0852      	lsrs	r2, r2, #1
 8004fce:	3a01      	subs	r2, #1
 8004fd0:	0652      	lsls	r2, r2, #25
 8004fd2:	4311      	orrs	r1, r2
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fd8:	0912      	lsrs	r2, r2, #4
 8004fda:	0452      	lsls	r2, r2, #17
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	4930      	ldr	r1, [pc, #192]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004fe4:	4b2e      	ldr	r3, [pc, #184]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a2d      	ldr	r2, [pc, #180]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004fea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ff0:	4b2b      	ldr	r3, [pc, #172]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	4a2a      	ldr	r2, [pc, #168]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8004ff6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ffa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ffc:	f7fc ff0a 	bl	8001e14 <HAL_GetTick>
 8005000:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005002:	e008      	b.n	8005016 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005004:	f7fc ff06 	bl	8001e14 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	2b02      	cmp	r3, #2
 8005010:	d901      	bls.n	8005016 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e058      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005016:	4b22      	ldr	r3, [pc, #136]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d0f0      	beq.n	8005004 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005022:	e050      	b.n	80050c6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e04f      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005028:	4b1d      	ldr	r3, [pc, #116]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d148      	bne.n	80050c6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005034:	4b1a      	ldr	r3, [pc, #104]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a19      	ldr	r2, [pc, #100]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 800503a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800503e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005040:	4b17      	ldr	r3, [pc, #92]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	4a16      	ldr	r2, [pc, #88]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8005046:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800504a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800504c:	f7fc fee2 	bl	8001e14 <HAL_GetTick>
 8005050:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005052:	e008      	b.n	8005066 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005054:	f7fc fede 	bl	8001e14 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b02      	cmp	r3, #2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e030      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005066:	4b0e      	ldr	r3, [pc, #56]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d0f0      	beq.n	8005054 <HAL_RCC_OscConfig+0x734>
 8005072:	e028      	b.n	80050c6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	2b0c      	cmp	r3, #12
 8005078:	d023      	beq.n	80050c2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800507a:	4b09      	ldr	r3, [pc, #36]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a08      	ldr	r2, [pc, #32]	; (80050a0 <HAL_RCC_OscConfig+0x780>)
 8005080:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005084:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005086:	f7fc fec5 	bl	8001e14 <HAL_GetTick>
 800508a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800508c:	e00c      	b.n	80050a8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800508e:	f7fc fec1 	bl	8001e14 <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	2b02      	cmp	r3, #2
 800509a:	d905      	bls.n	80050a8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e013      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
 80050a0:	40021000 	.word	0x40021000
 80050a4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050a8:	4b09      	ldr	r3, [pc, #36]	; (80050d0 <HAL_RCC_OscConfig+0x7b0>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1ec      	bne.n	800508e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80050b4:	4b06      	ldr	r3, [pc, #24]	; (80050d0 <HAL_RCC_OscConfig+0x7b0>)
 80050b6:	68da      	ldr	r2, [r3, #12]
 80050b8:	4905      	ldr	r1, [pc, #20]	; (80050d0 <HAL_RCC_OscConfig+0x7b0>)
 80050ba:	4b06      	ldr	r3, [pc, #24]	; (80050d4 <HAL_RCC_OscConfig+0x7b4>)
 80050bc:	4013      	ands	r3, r2
 80050be:	60cb      	str	r3, [r1, #12]
 80050c0:	e001      	b.n	80050c6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e000      	b.n	80050c8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3720      	adds	r7, #32
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	40021000 	.word	0x40021000
 80050d4:	feeefffc 	.word	0xfeeefffc

080050d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d101      	bne.n	80050ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e0e7      	b.n	80052bc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050ec:	4b75      	ldr	r3, [pc, #468]	; (80052c4 <HAL_RCC_ClockConfig+0x1ec>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0307 	and.w	r3, r3, #7
 80050f4:	683a      	ldr	r2, [r7, #0]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d910      	bls.n	800511c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050fa:	4b72      	ldr	r3, [pc, #456]	; (80052c4 <HAL_RCC_ClockConfig+0x1ec>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f023 0207 	bic.w	r2, r3, #7
 8005102:	4970      	ldr	r1, [pc, #448]	; (80052c4 <HAL_RCC_ClockConfig+0x1ec>)
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	4313      	orrs	r3, r2
 8005108:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800510a:	4b6e      	ldr	r3, [pc, #440]	; (80052c4 <HAL_RCC_ClockConfig+0x1ec>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0307 	and.w	r3, r3, #7
 8005112:	683a      	ldr	r2, [r7, #0]
 8005114:	429a      	cmp	r2, r3
 8005116:	d001      	beq.n	800511c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e0cf      	b.n	80052bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0302 	and.w	r3, r3, #2
 8005124:	2b00      	cmp	r3, #0
 8005126:	d010      	beq.n	800514a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	689a      	ldr	r2, [r3, #8]
 800512c:	4b66      	ldr	r3, [pc, #408]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005134:	429a      	cmp	r2, r3
 8005136:	d908      	bls.n	800514a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005138:	4b63      	ldr	r3, [pc, #396]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	4960      	ldr	r1, [pc, #384]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005146:	4313      	orrs	r3, r2
 8005148:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b00      	cmp	r3, #0
 8005154:	d04c      	beq.n	80051f0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	2b03      	cmp	r3, #3
 800515c:	d107      	bne.n	800516e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800515e:	4b5a      	ldr	r3, [pc, #360]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d121      	bne.n	80051ae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e0a6      	b.n	80052bc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	2b02      	cmp	r3, #2
 8005174:	d107      	bne.n	8005186 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005176:	4b54      	ldr	r3, [pc, #336]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d115      	bne.n	80051ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e09a      	b.n	80052bc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d107      	bne.n	800519e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800518e:	4b4e      	ldr	r3, [pc, #312]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	2b00      	cmp	r3, #0
 8005198:	d109      	bne.n	80051ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e08e      	b.n	80052bc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800519e:	4b4a      	ldr	r3, [pc, #296]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e086      	b.n	80052bc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051ae:	4b46      	ldr	r3, [pc, #280]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f023 0203 	bic.w	r2, r3, #3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	4943      	ldr	r1, [pc, #268]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 80051bc:	4313      	orrs	r3, r2
 80051be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051c0:	f7fc fe28 	bl	8001e14 <HAL_GetTick>
 80051c4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051c6:	e00a      	b.n	80051de <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051c8:	f7fc fe24 	bl	8001e14 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e06e      	b.n	80052bc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051de:	4b3a      	ldr	r3, [pc, #232]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f003 020c 	and.w	r2, r3, #12
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d1eb      	bne.n	80051c8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d010      	beq.n	800521e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689a      	ldr	r2, [r3, #8]
 8005200:	4b31      	ldr	r3, [pc, #196]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005208:	429a      	cmp	r2, r3
 800520a:	d208      	bcs.n	800521e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800520c:	4b2e      	ldr	r3, [pc, #184]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	492b      	ldr	r1, [pc, #172]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 800521a:	4313      	orrs	r3, r2
 800521c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800521e:	4b29      	ldr	r3, [pc, #164]	; (80052c4 <HAL_RCC_ClockConfig+0x1ec>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0307 	and.w	r3, r3, #7
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	429a      	cmp	r2, r3
 800522a:	d210      	bcs.n	800524e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800522c:	4b25      	ldr	r3, [pc, #148]	; (80052c4 <HAL_RCC_ClockConfig+0x1ec>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f023 0207 	bic.w	r2, r3, #7
 8005234:	4923      	ldr	r1, [pc, #140]	; (80052c4 <HAL_RCC_ClockConfig+0x1ec>)
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	4313      	orrs	r3, r2
 800523a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800523c:	4b21      	ldr	r3, [pc, #132]	; (80052c4 <HAL_RCC_ClockConfig+0x1ec>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0307 	and.w	r3, r3, #7
 8005244:	683a      	ldr	r2, [r7, #0]
 8005246:	429a      	cmp	r2, r3
 8005248:	d001      	beq.n	800524e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e036      	b.n	80052bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0304 	and.w	r3, r3, #4
 8005256:	2b00      	cmp	r3, #0
 8005258:	d008      	beq.n	800526c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800525a:	4b1b      	ldr	r3, [pc, #108]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	4918      	ldr	r1, [pc, #96]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005268:	4313      	orrs	r3, r2
 800526a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0308 	and.w	r3, r3, #8
 8005274:	2b00      	cmp	r3, #0
 8005276:	d009      	beq.n	800528c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005278:	4b13      	ldr	r3, [pc, #76]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	4910      	ldr	r1, [pc, #64]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005288:	4313      	orrs	r3, r2
 800528a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800528c:	f000 f824 	bl	80052d8 <HAL_RCC_GetSysClockFreq>
 8005290:	4602      	mov	r2, r0
 8005292:	4b0d      	ldr	r3, [pc, #52]	; (80052c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	091b      	lsrs	r3, r3, #4
 8005298:	f003 030f 	and.w	r3, r3, #15
 800529c:	490b      	ldr	r1, [pc, #44]	; (80052cc <HAL_RCC_ClockConfig+0x1f4>)
 800529e:	5ccb      	ldrb	r3, [r1, r3]
 80052a0:	f003 031f 	and.w	r3, r3, #31
 80052a4:	fa22 f303 	lsr.w	r3, r2, r3
 80052a8:	4a09      	ldr	r2, [pc, #36]	; (80052d0 <HAL_RCC_ClockConfig+0x1f8>)
 80052aa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80052ac:	4b09      	ldr	r3, [pc, #36]	; (80052d4 <HAL_RCC_ClockConfig+0x1fc>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4618      	mov	r0, r3
 80052b2:	f7fc fbbf 	bl	8001a34 <HAL_InitTick>
 80052b6:	4603      	mov	r3, r0
 80052b8:	72fb      	strb	r3, [r7, #11]

  return status;
 80052ba:	7afb      	ldrb	r3, [r7, #11]
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3710      	adds	r7, #16
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	40022000 	.word	0x40022000
 80052c8:	40021000 	.word	0x40021000
 80052cc:	0800b1d4 	.word	0x0800b1d4
 80052d0:	20000000 	.word	0x20000000
 80052d4:	20000004 	.word	0x20000004

080052d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052d8:	b480      	push	{r7}
 80052da:	b089      	sub	sp, #36	; 0x24
 80052dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80052de:	2300      	movs	r3, #0
 80052e0:	61fb      	str	r3, [r7, #28]
 80052e2:	2300      	movs	r3, #0
 80052e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052e6:	4b3e      	ldr	r3, [pc, #248]	; (80053e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f003 030c 	and.w	r3, r3, #12
 80052ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052f0:	4b3b      	ldr	r3, [pc, #236]	; (80053e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	f003 0303 	and.w	r3, r3, #3
 80052f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d005      	beq.n	800530c <HAL_RCC_GetSysClockFreq+0x34>
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	2b0c      	cmp	r3, #12
 8005304:	d121      	bne.n	800534a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2b01      	cmp	r3, #1
 800530a:	d11e      	bne.n	800534a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800530c:	4b34      	ldr	r3, [pc, #208]	; (80053e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 0308 	and.w	r3, r3, #8
 8005314:	2b00      	cmp	r3, #0
 8005316:	d107      	bne.n	8005328 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005318:	4b31      	ldr	r3, [pc, #196]	; (80053e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800531a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800531e:	0a1b      	lsrs	r3, r3, #8
 8005320:	f003 030f 	and.w	r3, r3, #15
 8005324:	61fb      	str	r3, [r7, #28]
 8005326:	e005      	b.n	8005334 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005328:	4b2d      	ldr	r3, [pc, #180]	; (80053e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	091b      	lsrs	r3, r3, #4
 800532e:	f003 030f 	and.w	r3, r3, #15
 8005332:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005334:	4a2b      	ldr	r2, [pc, #172]	; (80053e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800533c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d10d      	bne.n	8005360 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005348:	e00a      	b.n	8005360 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	2b04      	cmp	r3, #4
 800534e:	d102      	bne.n	8005356 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005350:	4b25      	ldr	r3, [pc, #148]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005352:	61bb      	str	r3, [r7, #24]
 8005354:	e004      	b.n	8005360 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	2b08      	cmp	r3, #8
 800535a:	d101      	bne.n	8005360 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800535c:	4b23      	ldr	r3, [pc, #140]	; (80053ec <HAL_RCC_GetSysClockFreq+0x114>)
 800535e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	2b0c      	cmp	r3, #12
 8005364:	d134      	bne.n	80053d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005366:	4b1e      	ldr	r3, [pc, #120]	; (80053e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	f003 0303 	and.w	r3, r3, #3
 800536e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b02      	cmp	r3, #2
 8005374:	d003      	beq.n	800537e <HAL_RCC_GetSysClockFreq+0xa6>
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	2b03      	cmp	r3, #3
 800537a:	d003      	beq.n	8005384 <HAL_RCC_GetSysClockFreq+0xac>
 800537c:	e005      	b.n	800538a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800537e:	4b1a      	ldr	r3, [pc, #104]	; (80053e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005380:	617b      	str	r3, [r7, #20]
      break;
 8005382:	e005      	b.n	8005390 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005384:	4b19      	ldr	r3, [pc, #100]	; (80053ec <HAL_RCC_GetSysClockFreq+0x114>)
 8005386:	617b      	str	r3, [r7, #20]
      break;
 8005388:	e002      	b.n	8005390 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	617b      	str	r3, [r7, #20]
      break;
 800538e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005390:	4b13      	ldr	r3, [pc, #76]	; (80053e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	091b      	lsrs	r3, r3, #4
 8005396:	f003 0307 	and.w	r3, r3, #7
 800539a:	3301      	adds	r3, #1
 800539c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800539e:	4b10      	ldr	r3, [pc, #64]	; (80053e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	0a1b      	lsrs	r3, r3, #8
 80053a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053a8:	697a      	ldr	r2, [r7, #20]
 80053aa:	fb03 f202 	mul.w	r2, r3, r2
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80053b6:	4b0a      	ldr	r3, [pc, #40]	; (80053e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80053b8:	68db      	ldr	r3, [r3, #12]
 80053ba:	0e5b      	lsrs	r3, r3, #25
 80053bc:	f003 0303 	and.w	r3, r3, #3
 80053c0:	3301      	adds	r3, #1
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80053c6:	697a      	ldr	r2, [r7, #20]
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80053d0:	69bb      	ldr	r3, [r7, #24]
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3724      	adds	r7, #36	; 0x24
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	40021000 	.word	0x40021000
 80053e4:	0800b1ec 	.word	0x0800b1ec
 80053e8:	00f42400 	.word	0x00f42400
 80053ec:	007a1200 	.word	0x007a1200

080053f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053f0:	b480      	push	{r7}
 80053f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053f4:	4b03      	ldr	r3, [pc, #12]	; (8005404 <HAL_RCC_GetHCLKFreq+0x14>)
 80053f6:	681b      	ldr	r3, [r3, #0]
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	20000000 	.word	0x20000000

08005408 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800540c:	f7ff fff0 	bl	80053f0 <HAL_RCC_GetHCLKFreq>
 8005410:	4602      	mov	r2, r0
 8005412:	4b06      	ldr	r3, [pc, #24]	; (800542c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	0a1b      	lsrs	r3, r3, #8
 8005418:	f003 0307 	and.w	r3, r3, #7
 800541c:	4904      	ldr	r1, [pc, #16]	; (8005430 <HAL_RCC_GetPCLK1Freq+0x28>)
 800541e:	5ccb      	ldrb	r3, [r1, r3]
 8005420:	f003 031f 	and.w	r3, r3, #31
 8005424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005428:	4618      	mov	r0, r3
 800542a:	bd80      	pop	{r7, pc}
 800542c:	40021000 	.word	0x40021000
 8005430:	0800b1e4 	.word	0x0800b1e4

08005434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005438:	f7ff ffda 	bl	80053f0 <HAL_RCC_GetHCLKFreq>
 800543c:	4602      	mov	r2, r0
 800543e:	4b06      	ldr	r3, [pc, #24]	; (8005458 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	0adb      	lsrs	r3, r3, #11
 8005444:	f003 0307 	and.w	r3, r3, #7
 8005448:	4904      	ldr	r1, [pc, #16]	; (800545c <HAL_RCC_GetPCLK2Freq+0x28>)
 800544a:	5ccb      	ldrb	r3, [r1, r3]
 800544c:	f003 031f 	and.w	r3, r3, #31
 8005450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005454:	4618      	mov	r0, r3
 8005456:	bd80      	pop	{r7, pc}
 8005458:	40021000 	.word	0x40021000
 800545c:	0800b1e4 	.word	0x0800b1e4

08005460 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	220f      	movs	r2, #15
 800546e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005470:	4b12      	ldr	r3, [pc, #72]	; (80054bc <HAL_RCC_GetClockConfig+0x5c>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f003 0203 	and.w	r2, r3, #3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800547c:	4b0f      	ldr	r3, [pc, #60]	; (80054bc <HAL_RCC_GetClockConfig+0x5c>)
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005488:	4b0c      	ldr	r3, [pc, #48]	; (80054bc <HAL_RCC_GetClockConfig+0x5c>)
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005494:	4b09      	ldr	r3, [pc, #36]	; (80054bc <HAL_RCC_GetClockConfig+0x5c>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	08db      	lsrs	r3, r3, #3
 800549a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80054a2:	4b07      	ldr	r3, [pc, #28]	; (80054c0 <HAL_RCC_GetClockConfig+0x60>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0207 	and.w	r2, r3, #7
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	601a      	str	r2, [r3, #0]
}
 80054ae:	bf00      	nop
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	40021000 	.word	0x40021000
 80054c0:	40022000 	.word	0x40022000

080054c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80054cc:	2300      	movs	r3, #0
 80054ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80054d0:	4b2a      	ldr	r3, [pc, #168]	; (800557c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054dc:	f7ff f9bc 	bl	8004858 <HAL_PWREx_GetVoltageRange>
 80054e0:	6178      	str	r0, [r7, #20]
 80054e2:	e014      	b.n	800550e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80054e4:	4b25      	ldr	r3, [pc, #148]	; (800557c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e8:	4a24      	ldr	r2, [pc, #144]	; (800557c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054ee:	6593      	str	r3, [r2, #88]	; 0x58
 80054f0:	4b22      	ldr	r3, [pc, #136]	; (800557c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054f8:	60fb      	str	r3, [r7, #12]
 80054fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80054fc:	f7ff f9ac 	bl	8004858 <HAL_PWREx_GetVoltageRange>
 8005500:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005502:	4b1e      	ldr	r3, [pc, #120]	; (800557c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005506:	4a1d      	ldr	r2, [pc, #116]	; (800557c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005508:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800550c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005514:	d10b      	bne.n	800552e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b80      	cmp	r3, #128	; 0x80
 800551a:	d919      	bls.n	8005550 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2ba0      	cmp	r3, #160	; 0xa0
 8005520:	d902      	bls.n	8005528 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005522:	2302      	movs	r3, #2
 8005524:	613b      	str	r3, [r7, #16]
 8005526:	e013      	b.n	8005550 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005528:	2301      	movs	r3, #1
 800552a:	613b      	str	r3, [r7, #16]
 800552c:	e010      	b.n	8005550 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2b80      	cmp	r3, #128	; 0x80
 8005532:	d902      	bls.n	800553a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005534:	2303      	movs	r3, #3
 8005536:	613b      	str	r3, [r7, #16]
 8005538:	e00a      	b.n	8005550 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b80      	cmp	r3, #128	; 0x80
 800553e:	d102      	bne.n	8005546 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005540:	2302      	movs	r3, #2
 8005542:	613b      	str	r3, [r7, #16]
 8005544:	e004      	b.n	8005550 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2b70      	cmp	r3, #112	; 0x70
 800554a:	d101      	bne.n	8005550 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800554c:	2301      	movs	r3, #1
 800554e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005550:	4b0b      	ldr	r3, [pc, #44]	; (8005580 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f023 0207 	bic.w	r2, r3, #7
 8005558:	4909      	ldr	r1, [pc, #36]	; (8005580 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005560:	4b07      	ldr	r3, [pc, #28]	; (8005580 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0307 	and.w	r3, r3, #7
 8005568:	693a      	ldr	r2, [r7, #16]
 800556a:	429a      	cmp	r2, r3
 800556c:	d001      	beq.n	8005572 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e000      	b.n	8005574 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3718      	adds	r7, #24
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}
 800557c:	40021000 	.word	0x40021000
 8005580:	40022000 	.word	0x40022000

08005584 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b086      	sub	sp, #24
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800558c:	2300      	movs	r3, #0
 800558e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005590:	2300      	movs	r3, #0
 8005592:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800559c:	2b00      	cmp	r3, #0
 800559e:	d041      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80055a8:	d02a      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80055aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80055ae:	d824      	bhi.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80055b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80055b4:	d008      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80055b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80055ba:	d81e      	bhi.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00a      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80055c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055c4:	d010      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80055c6:	e018      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80055c8:	4b86      	ldr	r3, [pc, #536]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	4a85      	ldr	r2, [pc, #532]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055d2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055d4:	e015      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	3304      	adds	r3, #4
 80055da:	2100      	movs	r1, #0
 80055dc:	4618      	mov	r0, r3
 80055de:	f000 fabb 	bl	8005b58 <RCCEx_PLLSAI1_Config>
 80055e2:	4603      	mov	r3, r0
 80055e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055e6:	e00c      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	3320      	adds	r3, #32
 80055ec:	2100      	movs	r1, #0
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 fba6 	bl	8005d40 <RCCEx_PLLSAI2_Config>
 80055f4:	4603      	mov	r3, r0
 80055f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055f8:	e003      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	74fb      	strb	r3, [r7, #19]
      break;
 80055fe:	e000      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005600:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005602:	7cfb      	ldrb	r3, [r7, #19]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d10b      	bne.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005608:	4b76      	ldr	r3, [pc, #472]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800560a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800560e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005616:	4973      	ldr	r1, [pc, #460]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005618:	4313      	orrs	r3, r2
 800561a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800561e:	e001      	b.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005620:	7cfb      	ldrb	r3, [r7, #19]
 8005622:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d041      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005634:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005638:	d02a      	beq.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800563a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800563e:	d824      	bhi.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005640:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005644:	d008      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005646:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800564a:	d81e      	bhi.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00a      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005654:	d010      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005656:	e018      	b.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005658:	4b62      	ldr	r3, [pc, #392]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	4a61      	ldr	r2, [pc, #388]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800565e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005662:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005664:	e015      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	3304      	adds	r3, #4
 800566a:	2100      	movs	r1, #0
 800566c:	4618      	mov	r0, r3
 800566e:	f000 fa73 	bl	8005b58 <RCCEx_PLLSAI1_Config>
 8005672:	4603      	mov	r3, r0
 8005674:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005676:	e00c      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	3320      	adds	r3, #32
 800567c:	2100      	movs	r1, #0
 800567e:	4618      	mov	r0, r3
 8005680:	f000 fb5e 	bl	8005d40 <RCCEx_PLLSAI2_Config>
 8005684:	4603      	mov	r3, r0
 8005686:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005688:	e003      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	74fb      	strb	r3, [r7, #19]
      break;
 800568e:	e000      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005690:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005692:	7cfb      	ldrb	r3, [r7, #19]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d10b      	bne.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005698:	4b52      	ldr	r3, [pc, #328]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800569a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056a6:	494f      	ldr	r1, [pc, #316]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056a8:	4313      	orrs	r3, r2
 80056aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80056ae:	e001      	b.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b0:	7cfb      	ldrb	r3, [r7, #19]
 80056b2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f000 80a0 	beq.w	8005802 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056c2:	2300      	movs	r3, #0
 80056c4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80056c6:	4b47      	ldr	r3, [pc, #284]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d101      	bne.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80056d2:	2301      	movs	r3, #1
 80056d4:	e000      	b.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80056d6:	2300      	movs	r3, #0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d00d      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056dc:	4b41      	ldr	r3, [pc, #260]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056e0:	4a40      	ldr	r2, [pc, #256]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056e6:	6593      	str	r3, [r2, #88]	; 0x58
 80056e8:	4b3e      	ldr	r3, [pc, #248]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056f0:	60bb      	str	r3, [r7, #8]
 80056f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056f4:	2301      	movs	r3, #1
 80056f6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056f8:	4b3b      	ldr	r3, [pc, #236]	; (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a3a      	ldr	r2, [pc, #232]	; (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80056fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005702:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005704:	f7fc fb86 	bl	8001e14 <HAL_GetTick>
 8005708:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800570a:	e009      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800570c:	f7fc fb82 	bl	8001e14 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	2b02      	cmp	r3, #2
 8005718:	d902      	bls.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	74fb      	strb	r3, [r7, #19]
        break;
 800571e:	e005      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005720:	4b31      	ldr	r3, [pc, #196]	; (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005728:	2b00      	cmp	r3, #0
 800572a:	d0ef      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800572c:	7cfb      	ldrb	r3, [r7, #19]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d15c      	bne.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005732:	4b2c      	ldr	r3, [pc, #176]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005734:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005738:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800573c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d01f      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	429a      	cmp	r2, r3
 800574e:	d019      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005750:	4b24      	ldr	r3, [pc, #144]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005756:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800575a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800575c:	4b21      	ldr	r3, [pc, #132]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800575e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005762:	4a20      	ldr	r2, [pc, #128]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005768:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800576c:	4b1d      	ldr	r3, [pc, #116]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800576e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005772:	4a1c      	ldr	r2, [pc, #112]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005774:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005778:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800577c:	4a19      	ldr	r2, [pc, #100]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	d016      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800578e:	f7fc fb41 	bl	8001e14 <HAL_GetTick>
 8005792:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005794:	e00b      	b.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005796:	f7fc fb3d 	bl	8001e14 <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d902      	bls.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	74fb      	strb	r3, [r7, #19]
            break;
 80057ac:	e006      	b.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057ae:	4b0d      	ldr	r3, [pc, #52]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057b4:	f003 0302 	and.w	r3, r3, #2
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d0ec      	beq.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80057bc:	7cfb      	ldrb	r3, [r7, #19]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d10c      	bne.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057c2:	4b08      	ldr	r3, [pc, #32]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057d2:	4904      	ldr	r1, [pc, #16]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80057da:	e009      	b.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057dc:	7cfb      	ldrb	r3, [r7, #19]
 80057de:	74bb      	strb	r3, [r7, #18]
 80057e0:	e006      	b.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80057e2:	bf00      	nop
 80057e4:	40021000 	.word	0x40021000
 80057e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ec:	7cfb      	ldrb	r3, [r7, #19]
 80057ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057f0:	7c7b      	ldrb	r3, [r7, #17]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d105      	bne.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057f6:	4b9e      	ldr	r3, [pc, #632]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057fa:	4a9d      	ldr	r2, [pc, #628]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005800:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00a      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800580e:	4b98      	ldr	r3, [pc, #608]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005814:	f023 0203 	bic.w	r2, r3, #3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800581c:	4994      	ldr	r1, [pc, #592]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800581e:	4313      	orrs	r3, r2
 8005820:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0302 	and.w	r3, r3, #2
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00a      	beq.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005830:	4b8f      	ldr	r3, [pc, #572]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005836:	f023 020c 	bic.w	r2, r3, #12
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800583e:	498c      	ldr	r1, [pc, #560]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005840:	4313      	orrs	r3, r2
 8005842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0304 	and.w	r3, r3, #4
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00a      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005852:	4b87      	ldr	r3, [pc, #540]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005858:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005860:	4983      	ldr	r1, [pc, #524]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005862:	4313      	orrs	r3, r2
 8005864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0308 	and.w	r3, r3, #8
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00a      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005874:	4b7e      	ldr	r3, [pc, #504]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800587a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005882:	497b      	ldr	r1, [pc, #492]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005884:	4313      	orrs	r3, r2
 8005886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0310 	and.w	r3, r3, #16
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00a      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005896:	4b76      	ldr	r3, [pc, #472]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800589c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058a4:	4972      	ldr	r1, [pc, #456]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0320 	and.w	r3, r3, #32
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00a      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058b8:	4b6d      	ldr	r3, [pc, #436]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c6:	496a      	ldr	r1, [pc, #424]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00a      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058da:	4b65      	ldr	r3, [pc, #404]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058e8:	4961      	ldr	r1, [pc, #388]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00a      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80058fc:	4b5c      	ldr	r3, [pc, #368]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005902:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800590a:	4959      	ldr	r1, [pc, #356]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800590c:	4313      	orrs	r3, r2
 800590e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800591a:	2b00      	cmp	r3, #0
 800591c:	d00a      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800591e:	4b54      	ldr	r3, [pc, #336]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005924:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800592c:	4950      	ldr	r1, [pc, #320]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800592e:	4313      	orrs	r3, r2
 8005930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00a      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005940:	4b4b      	ldr	r3, [pc, #300]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005946:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800594e:	4948      	ldr	r1, [pc, #288]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005950:	4313      	orrs	r3, r2
 8005952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00a      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005962:	4b43      	ldr	r3, [pc, #268]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005968:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005970:	493f      	ldr	r1, [pc, #252]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005972:	4313      	orrs	r3, r2
 8005974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005980:	2b00      	cmp	r3, #0
 8005982:	d028      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005984:	4b3a      	ldr	r3, [pc, #232]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005992:	4937      	ldr	r1, [pc, #220]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005994:	4313      	orrs	r3, r2
 8005996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800599e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059a2:	d106      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059a4:	4b32      	ldr	r3, [pc, #200]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	4a31      	ldr	r2, [pc, #196]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80059ae:	60d3      	str	r3, [r2, #12]
 80059b0:	e011      	b.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80059ba:	d10c      	bne.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	3304      	adds	r3, #4
 80059c0:	2101      	movs	r1, #1
 80059c2:	4618      	mov	r0, r3
 80059c4:	f000 f8c8 	bl	8005b58 <RCCEx_PLLSAI1_Config>
 80059c8:	4603      	mov	r3, r0
 80059ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80059cc:	7cfb      	ldrb	r3, [r7, #19]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80059d2:	7cfb      	ldrb	r3, [r7, #19]
 80059d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d028      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80059e2:	4b23      	ldr	r3, [pc, #140]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f0:	491f      	ldr	r1, [pc, #124]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059f2:	4313      	orrs	r3, r2
 80059f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a00:	d106      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a02:	4b1b      	ldr	r3, [pc, #108]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	4a1a      	ldr	r2, [pc, #104]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a0c:	60d3      	str	r3, [r2, #12]
 8005a0e:	e011      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a18:	d10c      	bne.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	3304      	adds	r3, #4
 8005a1e:	2101      	movs	r1, #1
 8005a20:	4618      	mov	r0, r3
 8005a22:	f000 f899 	bl	8005b58 <RCCEx_PLLSAI1_Config>
 8005a26:	4603      	mov	r3, r0
 8005a28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a2a:	7cfb      	ldrb	r3, [r7, #19]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005a30:	7cfb      	ldrb	r3, [r7, #19]
 8005a32:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d02b      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a40:	4b0b      	ldr	r3, [pc, #44]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a46:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a4e:	4908      	ldr	r1, [pc, #32]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a5e:	d109      	bne.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a60:	4b03      	ldr	r3, [pc, #12]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	4a02      	ldr	r2, [pc, #8]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a6a:	60d3      	str	r3, [r2, #12]
 8005a6c:	e014      	b.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005a6e:	bf00      	nop
 8005a70:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a7c:	d10c      	bne.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	3304      	adds	r3, #4
 8005a82:	2101      	movs	r1, #1
 8005a84:	4618      	mov	r0, r3
 8005a86:	f000 f867 	bl	8005b58 <RCCEx_PLLSAI1_Config>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a8e:	7cfb      	ldrb	r3, [r7, #19]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d001      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005a94:	7cfb      	ldrb	r3, [r7, #19]
 8005a96:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d02f      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005aa4:	4b2b      	ldr	r3, [pc, #172]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aaa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ab2:	4928      	ldr	r1, [pc, #160]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005abe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005ac2:	d10d      	bne.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	3304      	adds	r3, #4
 8005ac8:	2102      	movs	r1, #2
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 f844 	bl	8005b58 <RCCEx_PLLSAI1_Config>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ad4:	7cfb      	ldrb	r3, [r7, #19]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d014      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005ada:	7cfb      	ldrb	r3, [r7, #19]
 8005adc:	74bb      	strb	r3, [r7, #18]
 8005ade:	e011      	b.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ae4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ae8:	d10c      	bne.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	3320      	adds	r3, #32
 8005aee:	2102      	movs	r1, #2
 8005af0:	4618      	mov	r0, r3
 8005af2:	f000 f925 	bl	8005d40 <RCCEx_PLLSAI2_Config>
 8005af6:	4603      	mov	r3, r0
 8005af8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005afa:	7cfb      	ldrb	r3, [r7, #19]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d001      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005b00:	7cfb      	ldrb	r3, [r7, #19]
 8005b02:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00a      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b10:	4b10      	ldr	r3, [pc, #64]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b16:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b1e:	490d      	ldr	r1, [pc, #52]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00b      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b32:	4b08      	ldr	r3, [pc, #32]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b42:	4904      	ldr	r1, [pc, #16]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005b4a:	7cbb      	ldrb	r3, [r7, #18]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3718      	adds	r7, #24
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	40021000 	.word	0x40021000

08005b58 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b62:	2300      	movs	r3, #0
 8005b64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b66:	4b75      	ldr	r3, [pc, #468]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	f003 0303 	and.w	r3, r3, #3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d018      	beq.n	8005ba4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005b72:	4b72      	ldr	r3, [pc, #456]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	f003 0203 	and.w	r2, r3, #3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d10d      	bne.n	8005b9e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
       ||
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d009      	beq.n	8005b9e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005b8a:	4b6c      	ldr	r3, [pc, #432]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	091b      	lsrs	r3, r3, #4
 8005b90:	f003 0307 	and.w	r3, r3, #7
 8005b94:	1c5a      	adds	r2, r3, #1
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685b      	ldr	r3, [r3, #4]
       ||
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d047      	beq.n	8005c2e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	73fb      	strb	r3, [r7, #15]
 8005ba2:	e044      	b.n	8005c2e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2b03      	cmp	r3, #3
 8005baa:	d018      	beq.n	8005bde <RCCEx_PLLSAI1_Config+0x86>
 8005bac:	2b03      	cmp	r3, #3
 8005bae:	d825      	bhi.n	8005bfc <RCCEx_PLLSAI1_Config+0xa4>
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d002      	beq.n	8005bba <RCCEx_PLLSAI1_Config+0x62>
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d009      	beq.n	8005bcc <RCCEx_PLLSAI1_Config+0x74>
 8005bb8:	e020      	b.n	8005bfc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005bba:	4b60      	ldr	r3, [pc, #384]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0302 	and.w	r3, r3, #2
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d11d      	bne.n	8005c02 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bca:	e01a      	b.n	8005c02 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005bcc:	4b5b      	ldr	r3, [pc, #364]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d116      	bne.n	8005c06 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bdc:	e013      	b.n	8005c06 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005bde:	4b57      	ldr	r3, [pc, #348]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10f      	bne.n	8005c0a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005bea:	4b54      	ldr	r3, [pc, #336]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d109      	bne.n	8005c0a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005bfa:	e006      	b.n	8005c0a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	73fb      	strb	r3, [r7, #15]
      break;
 8005c00:	e004      	b.n	8005c0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c02:	bf00      	nop
 8005c04:	e002      	b.n	8005c0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c06:	bf00      	nop
 8005c08:	e000      	b.n	8005c0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c0a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c0c:	7bfb      	ldrb	r3, [r7, #15]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d10d      	bne.n	8005c2e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005c12:	4b4a      	ldr	r3, [pc, #296]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6819      	ldr	r1, [r3, #0]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	3b01      	subs	r3, #1
 8005c24:	011b      	lsls	r3, r3, #4
 8005c26:	430b      	orrs	r3, r1
 8005c28:	4944      	ldr	r1, [pc, #272]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005c2e:	7bfb      	ldrb	r3, [r7, #15]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d17d      	bne.n	8005d30 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005c34:	4b41      	ldr	r3, [pc, #260]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a40      	ldr	r2, [pc, #256]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c3a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005c3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c40:	f7fc f8e8 	bl	8001e14 <HAL_GetTick>
 8005c44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005c46:	e009      	b.n	8005c5c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005c48:	f7fc f8e4 	bl	8001e14 <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d902      	bls.n	8005c5c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	73fb      	strb	r3, [r7, #15]
        break;
 8005c5a:	e005      	b.n	8005c68 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005c5c:	4b37      	ldr	r3, [pc, #220]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1ef      	bne.n	8005c48 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005c68:	7bfb      	ldrb	r3, [r7, #15]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d160      	bne.n	8005d30 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d111      	bne.n	8005c98 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c74:	4b31      	ldr	r3, [pc, #196]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005c7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	6892      	ldr	r2, [r2, #8]
 8005c84:	0211      	lsls	r1, r2, #8
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	68d2      	ldr	r2, [r2, #12]
 8005c8a:	0912      	lsrs	r2, r2, #4
 8005c8c:	0452      	lsls	r2, r2, #17
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	492a      	ldr	r1, [pc, #168]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	610b      	str	r3, [r1, #16]
 8005c96:	e027      	b.n	8005ce8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d112      	bne.n	8005cc4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c9e:	4b27      	ldr	r3, [pc, #156]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005ca6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	6892      	ldr	r2, [r2, #8]
 8005cae:	0211      	lsls	r1, r2, #8
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	6912      	ldr	r2, [r2, #16]
 8005cb4:	0852      	lsrs	r2, r2, #1
 8005cb6:	3a01      	subs	r2, #1
 8005cb8:	0552      	lsls	r2, r2, #21
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	491f      	ldr	r1, [pc, #124]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	610b      	str	r3, [r1, #16]
 8005cc2:	e011      	b.n	8005ce8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005cc4:	4b1d      	ldr	r3, [pc, #116]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cc6:	691b      	ldr	r3, [r3, #16]
 8005cc8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005ccc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	6892      	ldr	r2, [r2, #8]
 8005cd4:	0211      	lsls	r1, r2, #8
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	6952      	ldr	r2, [r2, #20]
 8005cda:	0852      	lsrs	r2, r2, #1
 8005cdc:	3a01      	subs	r2, #1
 8005cde:	0652      	lsls	r2, r2, #25
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	4916      	ldr	r1, [pc, #88]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005ce8:	4b14      	ldr	r3, [pc, #80]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a13      	ldr	r2, [pc, #76]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005cf2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cf4:	f7fc f88e 	bl	8001e14 <HAL_GetTick>
 8005cf8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005cfa:	e009      	b.n	8005d10 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005cfc:	f7fc f88a 	bl	8001e14 <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d902      	bls.n	8005d10 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	73fb      	strb	r3, [r7, #15]
          break;
 8005d0e:	e005      	b.n	8005d1c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d10:	4b0a      	ldr	r3, [pc, #40]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d0ef      	beq.n	8005cfc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005d1c:	7bfb      	ldrb	r3, [r7, #15]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d106      	bne.n	8005d30 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005d22:	4b06      	ldr	r3, [pc, #24]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d24:	691a      	ldr	r2, [r3, #16]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	4904      	ldr	r1, [pc, #16]	; (8005d3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	40021000 	.word	0x40021000

08005d40 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005d4e:	4b6a      	ldr	r3, [pc, #424]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	f003 0303 	and.w	r3, r3, #3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d018      	beq.n	8005d8c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005d5a:	4b67      	ldr	r3, [pc, #412]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f003 0203 	and.w	r2, r3, #3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d10d      	bne.n	8005d86 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
       ||
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d009      	beq.n	8005d86 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005d72:	4b61      	ldr	r3, [pc, #388]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	091b      	lsrs	r3, r3, #4
 8005d78:	f003 0307 	and.w	r3, r3, #7
 8005d7c:	1c5a      	adds	r2, r3, #1
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
       ||
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d047      	beq.n	8005e16 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	73fb      	strb	r3, [r7, #15]
 8005d8a:	e044      	b.n	8005e16 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b03      	cmp	r3, #3
 8005d92:	d018      	beq.n	8005dc6 <RCCEx_PLLSAI2_Config+0x86>
 8005d94:	2b03      	cmp	r3, #3
 8005d96:	d825      	bhi.n	8005de4 <RCCEx_PLLSAI2_Config+0xa4>
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d002      	beq.n	8005da2 <RCCEx_PLLSAI2_Config+0x62>
 8005d9c:	2b02      	cmp	r3, #2
 8005d9e:	d009      	beq.n	8005db4 <RCCEx_PLLSAI2_Config+0x74>
 8005da0:	e020      	b.n	8005de4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005da2:	4b55      	ldr	r3, [pc, #340]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0302 	and.w	r3, r3, #2
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d11d      	bne.n	8005dea <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005db2:	e01a      	b.n	8005dea <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005db4:	4b50      	ldr	r3, [pc, #320]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d116      	bne.n	8005dee <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dc4:	e013      	b.n	8005dee <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005dc6:	4b4c      	ldr	r3, [pc, #304]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10f      	bne.n	8005df2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005dd2:	4b49      	ldr	r3, [pc, #292]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d109      	bne.n	8005df2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005de2:	e006      	b.n	8005df2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	73fb      	strb	r3, [r7, #15]
      break;
 8005de8:	e004      	b.n	8005df4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005dea:	bf00      	nop
 8005dec:	e002      	b.n	8005df4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005dee:	bf00      	nop
 8005df0:	e000      	b.n	8005df4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005df2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005df4:	7bfb      	ldrb	r3, [r7, #15]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d10d      	bne.n	8005e16 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005dfa:	4b3f      	ldr	r3, [pc, #252]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6819      	ldr	r1, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	011b      	lsls	r3, r3, #4
 8005e0e:	430b      	orrs	r3, r1
 8005e10:	4939      	ldr	r1, [pc, #228]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e12:	4313      	orrs	r3, r2
 8005e14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005e16:	7bfb      	ldrb	r3, [r7, #15]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d167      	bne.n	8005eec <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005e1c:	4b36      	ldr	r3, [pc, #216]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a35      	ldr	r2, [pc, #212]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e28:	f7fb fff4 	bl	8001e14 <HAL_GetTick>
 8005e2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005e2e:	e009      	b.n	8005e44 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005e30:	f7fb fff0 	bl	8001e14 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d902      	bls.n	8005e44 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	73fb      	strb	r3, [r7, #15]
        break;
 8005e42:	e005      	b.n	8005e50 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005e44:	4b2c      	ldr	r3, [pc, #176]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1ef      	bne.n	8005e30 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005e50:	7bfb      	ldrb	r3, [r7, #15]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d14a      	bne.n	8005eec <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d111      	bne.n	8005e80 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005e5c:	4b26      	ldr	r3, [pc, #152]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e5e:	695b      	ldr	r3, [r3, #20]
 8005e60:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005e64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	6892      	ldr	r2, [r2, #8]
 8005e6c:	0211      	lsls	r1, r2, #8
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	68d2      	ldr	r2, [r2, #12]
 8005e72:	0912      	lsrs	r2, r2, #4
 8005e74:	0452      	lsls	r2, r2, #17
 8005e76:	430a      	orrs	r2, r1
 8005e78:	491f      	ldr	r1, [pc, #124]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	614b      	str	r3, [r1, #20]
 8005e7e:	e011      	b.n	8005ea4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005e80:	4b1d      	ldr	r3, [pc, #116]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e82:	695b      	ldr	r3, [r3, #20]
 8005e84:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005e88:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	6892      	ldr	r2, [r2, #8]
 8005e90:	0211      	lsls	r1, r2, #8
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	6912      	ldr	r2, [r2, #16]
 8005e96:	0852      	lsrs	r2, r2, #1
 8005e98:	3a01      	subs	r2, #1
 8005e9a:	0652      	lsls	r2, r2, #25
 8005e9c:	430a      	orrs	r2, r1
 8005e9e:	4916      	ldr	r1, [pc, #88]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005ea4:	4b14      	ldr	r3, [pc, #80]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a13      	ldr	r2, [pc, #76]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005eae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eb0:	f7fb ffb0 	bl	8001e14 <HAL_GetTick>
 8005eb4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005eb6:	e009      	b.n	8005ecc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005eb8:	f7fb ffac 	bl	8001e14 <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d902      	bls.n	8005ecc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	73fb      	strb	r3, [r7, #15]
          break;
 8005eca:	e005      	b.n	8005ed8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005ecc:	4b0a      	ldr	r3, [pc, #40]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d0ef      	beq.n	8005eb8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005ed8:	7bfb      	ldrb	r3, [r7, #15]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d106      	bne.n	8005eec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005ede:	4b06      	ldr	r3, [pc, #24]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ee0:	695a      	ldr	r2, [r3, #20]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	695b      	ldr	r3, [r3, #20]
 8005ee6:	4904      	ldr	r1, [pc, #16]	; (8005ef8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3710      	adds	r7, #16
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	40021000 	.word	0x40021000

08005efc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b082      	sub	sp, #8
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d101      	bne.n	8005f0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e049      	b.n	8005fa2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d106      	bne.n	8005f28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 f841 	bl	8005faa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2202      	movs	r2, #2
 8005f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	3304      	adds	r3, #4
 8005f38:	4619      	mov	r1, r3
 8005f3a:	4610      	mov	r0, r2
 8005f3c:	f000 faac 	bl	8006498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fa0:	2300      	movs	r3, #0
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3708      	adds	r7, #8
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}

08005faa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005faa:	b480      	push	{r7}
 8005fac:	b083      	sub	sp, #12
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005fb2:	bf00      	nop
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr
	...

08005fc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d001      	beq.n	8005fd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e04f      	b.n	8006078 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68da      	ldr	r2, [r3, #12]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 0201 	orr.w	r2, r2, #1
 8005fee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a23      	ldr	r2, [pc, #140]	; (8006084 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d01d      	beq.n	8006036 <HAL_TIM_Base_Start_IT+0x76>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006002:	d018      	beq.n	8006036 <HAL_TIM_Base_Start_IT+0x76>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a1f      	ldr	r2, [pc, #124]	; (8006088 <HAL_TIM_Base_Start_IT+0xc8>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d013      	beq.n	8006036 <HAL_TIM_Base_Start_IT+0x76>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a1e      	ldr	r2, [pc, #120]	; (800608c <HAL_TIM_Base_Start_IT+0xcc>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d00e      	beq.n	8006036 <HAL_TIM_Base_Start_IT+0x76>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a1c      	ldr	r2, [pc, #112]	; (8006090 <HAL_TIM_Base_Start_IT+0xd0>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d009      	beq.n	8006036 <HAL_TIM_Base_Start_IT+0x76>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a1b      	ldr	r2, [pc, #108]	; (8006094 <HAL_TIM_Base_Start_IT+0xd4>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d004      	beq.n	8006036 <HAL_TIM_Base_Start_IT+0x76>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a19      	ldr	r2, [pc, #100]	; (8006098 <HAL_TIM_Base_Start_IT+0xd8>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d115      	bne.n	8006062 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	689a      	ldr	r2, [r3, #8]
 800603c:	4b17      	ldr	r3, [pc, #92]	; (800609c <HAL_TIM_Base_Start_IT+0xdc>)
 800603e:	4013      	ands	r3, r2
 8006040:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2b06      	cmp	r3, #6
 8006046:	d015      	beq.n	8006074 <HAL_TIM_Base_Start_IT+0xb4>
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800604e:	d011      	beq.n	8006074 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f042 0201 	orr.w	r2, r2, #1
 800605e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006060:	e008      	b.n	8006074 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f042 0201 	orr.w	r2, r2, #1
 8006070:	601a      	str	r2, [r3, #0]
 8006072:	e000      	b.n	8006076 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006074:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr
 8006084:	40012c00 	.word	0x40012c00
 8006088:	40000400 	.word	0x40000400
 800608c:	40000800 	.word	0x40000800
 8006090:	40000c00 	.word	0x40000c00
 8006094:	40013400 	.word	0x40013400
 8006098:	40014000 	.word	0x40014000
 800609c:	00010007 	.word	0x00010007

080060a0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b082      	sub	sp, #8
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e049      	b.n	8006146 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d106      	bne.n	80060cc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fb fc10 	bl	80018ec <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2202      	movs	r2, #2
 80060d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	3304      	adds	r3, #4
 80060dc:	4619      	mov	r1, r3
 80060de:	4610      	mov	r0, r2
 80060e0:	f000 f9da 	bl	8006498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2201      	movs	r2, #1
 80060f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006144:	2300      	movs	r3, #0
}
 8006146:	4618      	mov	r0, r3
 8006148:	3708      	adds	r7, #8
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}

0800614e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800614e:	b580      	push	{r7, lr}
 8006150:	b084      	sub	sp, #16
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	691b      	ldr	r3, [r3, #16]
 8006164:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	f003 0302 	and.w	r3, r3, #2
 800616c:	2b00      	cmp	r3, #0
 800616e:	d020      	beq.n	80061b2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d01b      	beq.n	80061b2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f06f 0202 	mvn.w	r2, #2
 8006182:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	f003 0303 	and.w	r3, r3, #3
 8006194:	2b00      	cmp	r3, #0
 8006196:	d003      	beq.n	80061a0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f000 f95f 	bl	800645c <HAL_TIM_IC_CaptureCallback>
 800619e:	e005      	b.n	80061ac <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f000 f951 	bl	8006448 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 f962 	bl	8006470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	f003 0304 	and.w	r3, r3, #4
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d020      	beq.n	80061fe <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f003 0304 	and.w	r3, r3, #4
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d01b      	beq.n	80061fe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f06f 0204 	mvn.w	r2, #4
 80061ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2202      	movs	r2, #2
 80061d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	699b      	ldr	r3, [r3, #24]
 80061dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d003      	beq.n	80061ec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 f939 	bl	800645c <HAL_TIM_IC_CaptureCallback>
 80061ea:	e005      	b.n	80061f8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 f92b 	bl	8006448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f93c 	bl	8006470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	f003 0308 	and.w	r3, r3, #8
 8006204:	2b00      	cmp	r3, #0
 8006206:	d020      	beq.n	800624a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f003 0308 	and.w	r3, r3, #8
 800620e:	2b00      	cmp	r3, #0
 8006210:	d01b      	beq.n	800624a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f06f 0208 	mvn.w	r2, #8
 800621a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2204      	movs	r2, #4
 8006220:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	69db      	ldr	r3, [r3, #28]
 8006228:	f003 0303 	and.w	r3, r3, #3
 800622c:	2b00      	cmp	r3, #0
 800622e:	d003      	beq.n	8006238 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f000 f913 	bl	800645c <HAL_TIM_IC_CaptureCallback>
 8006236:	e005      	b.n	8006244 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 f905 	bl	8006448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 f916 	bl	8006470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	f003 0310 	and.w	r3, r3, #16
 8006250:	2b00      	cmp	r3, #0
 8006252:	d020      	beq.n	8006296 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f003 0310 	and.w	r3, r3, #16
 800625a:	2b00      	cmp	r3, #0
 800625c:	d01b      	beq.n	8006296 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f06f 0210 	mvn.w	r2, #16
 8006266:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2208      	movs	r2, #8
 800626c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006278:	2b00      	cmp	r3, #0
 800627a:	d003      	beq.n	8006284 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f8ed 	bl	800645c <HAL_TIM_IC_CaptureCallback>
 8006282:	e005      	b.n	8006290 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 f8df 	bl	8006448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 f8f0 	bl	8006470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	f003 0301 	and.w	r3, r3, #1
 800629c:	2b00      	cmp	r3, #0
 800629e:	d00c      	beq.n	80062ba <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d007      	beq.n	80062ba <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f06f 0201 	mvn.w	r2, #1
 80062b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f7fa fe45 	bl	8000f44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d00c      	beq.n	80062de <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d007      	beq.n	80062de <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80062d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 fcdf 	bl	8006c9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d00c      	beq.n	8006302 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d007      	beq.n	8006302 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80062fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f000 fcd7 	bl	8006cb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006308:	2b00      	cmp	r3, #0
 800630a:	d00c      	beq.n	8006326 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006312:	2b00      	cmp	r3, #0
 8006314:	d007      	beq.n	8006326 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800631e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 f8af 	bl	8006484 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	f003 0320 	and.w	r3, r3, #32
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00c      	beq.n	800634a <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f003 0320 	and.w	r3, r3, #32
 8006336:	2b00      	cmp	r3, #0
 8006338:	d007      	beq.n	800634a <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f06f 0220 	mvn.w	r2, #32
 8006342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f000 fc9f 	bl	8006c88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800634a:	bf00      	nop
 800634c:	3710      	adds	r7, #16
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
	...

08006354 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b086      	sub	sp, #24
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006360:	2300      	movs	r3, #0
 8006362:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800636a:	2b01      	cmp	r3, #1
 800636c:	d101      	bne.n	8006372 <HAL_TIM_OC_ConfigChannel+0x1e>
 800636e:	2302      	movs	r3, #2
 8006370:	e066      	b.n	8006440 <HAL_TIM_OC_ConfigChannel+0xec>
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2201      	movs	r2, #1
 8006376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2b14      	cmp	r3, #20
 800637e:	d857      	bhi.n	8006430 <HAL_TIM_OC_ConfigChannel+0xdc>
 8006380:	a201      	add	r2, pc, #4	; (adr r2, 8006388 <HAL_TIM_OC_ConfigChannel+0x34>)
 8006382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006386:	bf00      	nop
 8006388:	080063dd 	.word	0x080063dd
 800638c:	08006431 	.word	0x08006431
 8006390:	08006431 	.word	0x08006431
 8006394:	08006431 	.word	0x08006431
 8006398:	080063eb 	.word	0x080063eb
 800639c:	08006431 	.word	0x08006431
 80063a0:	08006431 	.word	0x08006431
 80063a4:	08006431 	.word	0x08006431
 80063a8:	080063f9 	.word	0x080063f9
 80063ac:	08006431 	.word	0x08006431
 80063b0:	08006431 	.word	0x08006431
 80063b4:	08006431 	.word	0x08006431
 80063b8:	08006407 	.word	0x08006407
 80063bc:	08006431 	.word	0x08006431
 80063c0:	08006431 	.word	0x08006431
 80063c4:	08006431 	.word	0x08006431
 80063c8:	08006415 	.word	0x08006415
 80063cc:	08006431 	.word	0x08006431
 80063d0:	08006431 	.word	0x08006431
 80063d4:	08006431 	.word	0x08006431
 80063d8:	08006423 	.word	0x08006423
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68b9      	ldr	r1, [r7, #8]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f000 f8f2 	bl	80065cc <TIM_OC1_SetConfig>
      break;
 80063e8:	e025      	b.n	8006436 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68b9      	ldr	r1, [r7, #8]
 80063f0:	4618      	mov	r0, r3
 80063f2:	f000 f97b 	bl	80066ec <TIM_OC2_SetConfig>
      break;
 80063f6:	e01e      	b.n	8006436 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	68b9      	ldr	r1, [r7, #8]
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 f9fe 	bl	8006800 <TIM_OC3_SetConfig>
      break;
 8006404:	e017      	b.n	8006436 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68b9      	ldr	r1, [r7, #8]
 800640c:	4618      	mov	r0, r3
 800640e:	f000 fa7f 	bl	8006910 <TIM_OC4_SetConfig>
      break;
 8006412:	e010      	b.n	8006436 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	68b9      	ldr	r1, [r7, #8]
 800641a:	4618      	mov	r0, r3
 800641c:	f000 fae2 	bl	80069e4 <TIM_OC5_SetConfig>
      break;
 8006420:	e009      	b.n	8006436 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68b9      	ldr	r1, [r7, #8]
 8006428:	4618      	mov	r0, r3
 800642a:	f000 fb3f 	bl	8006aac <TIM_OC6_SetConfig>
      break;
 800642e:	e002      	b.n	8006436 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	75fb      	strb	r3, [r7, #23]
      break;
 8006434:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800643e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006440:	4618      	mov	r0, r3
 8006442:	3718      	adds	r7, #24
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006450:	bf00      	nop
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr

0800645c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006478:	bf00      	nop
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a40      	ldr	r2, [pc, #256]	; (80065ac <TIM_Base_SetConfig+0x114>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d013      	beq.n	80064d8 <TIM_Base_SetConfig+0x40>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064b6:	d00f      	beq.n	80064d8 <TIM_Base_SetConfig+0x40>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a3d      	ldr	r2, [pc, #244]	; (80065b0 <TIM_Base_SetConfig+0x118>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d00b      	beq.n	80064d8 <TIM_Base_SetConfig+0x40>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a3c      	ldr	r2, [pc, #240]	; (80065b4 <TIM_Base_SetConfig+0x11c>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d007      	beq.n	80064d8 <TIM_Base_SetConfig+0x40>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a3b      	ldr	r2, [pc, #236]	; (80065b8 <TIM_Base_SetConfig+0x120>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d003      	beq.n	80064d8 <TIM_Base_SetConfig+0x40>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a3a      	ldr	r2, [pc, #232]	; (80065bc <TIM_Base_SetConfig+0x124>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d108      	bne.n	80064ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a2f      	ldr	r2, [pc, #188]	; (80065ac <TIM_Base_SetConfig+0x114>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d01f      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064f8:	d01b      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a2c      	ldr	r2, [pc, #176]	; (80065b0 <TIM_Base_SetConfig+0x118>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d017      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a2b      	ldr	r2, [pc, #172]	; (80065b4 <TIM_Base_SetConfig+0x11c>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d013      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a2a      	ldr	r2, [pc, #168]	; (80065b8 <TIM_Base_SetConfig+0x120>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d00f      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a29      	ldr	r2, [pc, #164]	; (80065bc <TIM_Base_SetConfig+0x124>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d00b      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a28      	ldr	r2, [pc, #160]	; (80065c0 <TIM_Base_SetConfig+0x128>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d007      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a27      	ldr	r2, [pc, #156]	; (80065c4 <TIM_Base_SetConfig+0x12c>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d003      	beq.n	8006532 <TIM_Base_SetConfig+0x9a>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a26      	ldr	r2, [pc, #152]	; (80065c8 <TIM_Base_SetConfig+0x130>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d108      	bne.n	8006544 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	4313      	orrs	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	4313      	orrs	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	689a      	ldr	r2, [r3, #8]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a10      	ldr	r2, [pc, #64]	; (80065ac <TIM_Base_SetConfig+0x114>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d00f      	beq.n	8006590 <TIM_Base_SetConfig+0xf8>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a12      	ldr	r2, [pc, #72]	; (80065bc <TIM_Base_SetConfig+0x124>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d00b      	beq.n	8006590 <TIM_Base_SetConfig+0xf8>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a11      	ldr	r2, [pc, #68]	; (80065c0 <TIM_Base_SetConfig+0x128>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d007      	beq.n	8006590 <TIM_Base_SetConfig+0xf8>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a10      	ldr	r2, [pc, #64]	; (80065c4 <TIM_Base_SetConfig+0x12c>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d003      	beq.n	8006590 <TIM_Base_SetConfig+0xf8>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a0f      	ldr	r2, [pc, #60]	; (80065c8 <TIM_Base_SetConfig+0x130>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d103      	bne.n	8006598 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	691a      	ldr	r2, [r3, #16]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	615a      	str	r2, [r3, #20]
}
 800659e:	bf00      	nop
 80065a0:	3714      	adds	r7, #20
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	40012c00 	.word	0x40012c00
 80065b0:	40000400 	.word	0x40000400
 80065b4:	40000800 	.word	0x40000800
 80065b8:	40000c00 	.word	0x40000c00
 80065bc:	40013400 	.word	0x40013400
 80065c0:	40014000 	.word	0x40014000
 80065c4:	40014400 	.word	0x40014400
 80065c8:	40014800 	.word	0x40014800

080065cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	f023 0201 	bic.w	r2, r3, #1
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f023 0303 	bic.w	r3, r3, #3
 8006606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	4313      	orrs	r3, r2
 8006610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	f023 0302 	bic.w	r3, r3, #2
 8006618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	697a      	ldr	r2, [r7, #20]
 8006620:	4313      	orrs	r3, r2
 8006622:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a2c      	ldr	r2, [pc, #176]	; (80066d8 <TIM_OC1_SetConfig+0x10c>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d00f      	beq.n	800664c <TIM_OC1_SetConfig+0x80>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a2b      	ldr	r2, [pc, #172]	; (80066dc <TIM_OC1_SetConfig+0x110>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d00b      	beq.n	800664c <TIM_OC1_SetConfig+0x80>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a2a      	ldr	r2, [pc, #168]	; (80066e0 <TIM_OC1_SetConfig+0x114>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d007      	beq.n	800664c <TIM_OC1_SetConfig+0x80>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4a29      	ldr	r2, [pc, #164]	; (80066e4 <TIM_OC1_SetConfig+0x118>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d003      	beq.n	800664c <TIM_OC1_SetConfig+0x80>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a28      	ldr	r2, [pc, #160]	; (80066e8 <TIM_OC1_SetConfig+0x11c>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d10c      	bne.n	8006666 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f023 0308 	bic.w	r3, r3, #8
 8006652:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	697a      	ldr	r2, [r7, #20]
 800665a:	4313      	orrs	r3, r2
 800665c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f023 0304 	bic.w	r3, r3, #4
 8006664:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a1b      	ldr	r2, [pc, #108]	; (80066d8 <TIM_OC1_SetConfig+0x10c>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d00f      	beq.n	800668e <TIM_OC1_SetConfig+0xc2>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a1a      	ldr	r2, [pc, #104]	; (80066dc <TIM_OC1_SetConfig+0x110>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d00b      	beq.n	800668e <TIM_OC1_SetConfig+0xc2>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a19      	ldr	r2, [pc, #100]	; (80066e0 <TIM_OC1_SetConfig+0x114>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d007      	beq.n	800668e <TIM_OC1_SetConfig+0xc2>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4a18      	ldr	r2, [pc, #96]	; (80066e4 <TIM_OC1_SetConfig+0x118>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d003      	beq.n	800668e <TIM_OC1_SetConfig+0xc2>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a17      	ldr	r2, [pc, #92]	; (80066e8 <TIM_OC1_SetConfig+0x11c>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d111      	bne.n	80066b2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006694:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800669c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	693a      	ldr	r2, [r7, #16]
 80066a4:	4313      	orrs	r3, r2
 80066a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	685a      	ldr	r2, [r3, #4]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	697a      	ldr	r2, [r7, #20]
 80066ca:	621a      	str	r2, [r3, #32]
}
 80066cc:	bf00      	nop
 80066ce:	371c      	adds	r7, #28
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr
 80066d8:	40012c00 	.word	0x40012c00
 80066dc:	40013400 	.word	0x40013400
 80066e0:	40014000 	.word	0x40014000
 80066e4:	40014400 	.word	0x40014400
 80066e8:	40014800 	.word	0x40014800

080066ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b087      	sub	sp, #28
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a1b      	ldr	r3, [r3, #32]
 80066fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6a1b      	ldr	r3, [r3, #32]
 8006700:	f023 0210 	bic.w	r2, r3, #16
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	699b      	ldr	r3, [r3, #24]
 8006712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800671a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800671e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006726:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	021b      	lsls	r3, r3, #8
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	4313      	orrs	r3, r2
 8006732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	f023 0320 	bic.w	r3, r3, #32
 800673a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	011b      	lsls	r3, r3, #4
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	4313      	orrs	r3, r2
 8006746:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a28      	ldr	r2, [pc, #160]	; (80067ec <TIM_OC2_SetConfig+0x100>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d003      	beq.n	8006758 <TIM_OC2_SetConfig+0x6c>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a27      	ldr	r2, [pc, #156]	; (80067f0 <TIM_OC2_SetConfig+0x104>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d10d      	bne.n	8006774 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800675e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	697a      	ldr	r2, [r7, #20]
 8006768:	4313      	orrs	r3, r2
 800676a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006772:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a1d      	ldr	r2, [pc, #116]	; (80067ec <TIM_OC2_SetConfig+0x100>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d00f      	beq.n	800679c <TIM_OC2_SetConfig+0xb0>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a1c      	ldr	r2, [pc, #112]	; (80067f0 <TIM_OC2_SetConfig+0x104>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d00b      	beq.n	800679c <TIM_OC2_SetConfig+0xb0>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a1b      	ldr	r2, [pc, #108]	; (80067f4 <TIM_OC2_SetConfig+0x108>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d007      	beq.n	800679c <TIM_OC2_SetConfig+0xb0>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a1a      	ldr	r2, [pc, #104]	; (80067f8 <TIM_OC2_SetConfig+0x10c>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d003      	beq.n	800679c <TIM_OC2_SetConfig+0xb0>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a19      	ldr	r2, [pc, #100]	; (80067fc <TIM_OC2_SetConfig+0x110>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d113      	bne.n	80067c4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	695b      	ldr	r3, [r3, #20]
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	693a      	ldr	r2, [r7, #16]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	693a      	ldr	r2, [r7, #16]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	693a      	ldr	r2, [r7, #16]
 80067c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	685a      	ldr	r2, [r3, #4]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	621a      	str	r2, [r3, #32]
}
 80067de:	bf00      	nop
 80067e0:	371c      	adds	r7, #28
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	40012c00 	.word	0x40012c00
 80067f0:	40013400 	.word	0x40013400
 80067f4:	40014000 	.word	0x40014000
 80067f8:	40014400 	.word	0x40014400
 80067fc:	40014800 	.word	0x40014800

08006800 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006800:	b480      	push	{r7}
 8006802:	b087      	sub	sp, #28
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a1b      	ldr	r3, [r3, #32]
 800680e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6a1b      	ldr	r3, [r3, #32]
 8006814:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	69db      	ldr	r3, [r3, #28]
 8006826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800682e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f023 0303 	bic.w	r3, r3, #3
 800683a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	4313      	orrs	r3, r2
 8006844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800684c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	021b      	lsls	r3, r3, #8
 8006854:	697a      	ldr	r2, [r7, #20]
 8006856:	4313      	orrs	r3, r2
 8006858:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a27      	ldr	r2, [pc, #156]	; (80068fc <TIM_OC3_SetConfig+0xfc>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d003      	beq.n	800686a <TIM_OC3_SetConfig+0x6a>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a26      	ldr	r2, [pc, #152]	; (8006900 <TIM_OC3_SetConfig+0x100>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d10d      	bne.n	8006886 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006870:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	021b      	lsls	r3, r3, #8
 8006878:	697a      	ldr	r2, [r7, #20]
 800687a:	4313      	orrs	r3, r2
 800687c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006884:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a1c      	ldr	r2, [pc, #112]	; (80068fc <TIM_OC3_SetConfig+0xfc>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d00f      	beq.n	80068ae <TIM_OC3_SetConfig+0xae>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a1b      	ldr	r2, [pc, #108]	; (8006900 <TIM_OC3_SetConfig+0x100>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d00b      	beq.n	80068ae <TIM_OC3_SetConfig+0xae>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a1a      	ldr	r2, [pc, #104]	; (8006904 <TIM_OC3_SetConfig+0x104>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d007      	beq.n	80068ae <TIM_OC3_SetConfig+0xae>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a19      	ldr	r2, [pc, #100]	; (8006908 <TIM_OC3_SetConfig+0x108>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d003      	beq.n	80068ae <TIM_OC3_SetConfig+0xae>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a18      	ldr	r2, [pc, #96]	; (800690c <TIM_OC3_SetConfig+0x10c>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d113      	bne.n	80068d6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	695b      	ldr	r3, [r3, #20]
 80068c2:	011b      	lsls	r3, r3, #4
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	011b      	lsls	r3, r3, #4
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	693a      	ldr	r2, [r7, #16]
 80068da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	697a      	ldr	r2, [r7, #20]
 80068ee:	621a      	str	r2, [r3, #32]
}
 80068f0:	bf00      	nop
 80068f2:	371c      	adds	r7, #28
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr
 80068fc:	40012c00 	.word	0x40012c00
 8006900:	40013400 	.word	0x40013400
 8006904:	40014000 	.word	0x40014000
 8006908:	40014400 	.word	0x40014400
 800690c:	40014800 	.word	0x40014800

08006910 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006910:	b480      	push	{r7}
 8006912:	b087      	sub	sp, #28
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a1b      	ldr	r3, [r3, #32]
 8006924:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	69db      	ldr	r3, [r3, #28]
 8006936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800693e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800694a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	021b      	lsls	r3, r3, #8
 8006952:	68fa      	ldr	r2, [r7, #12]
 8006954:	4313      	orrs	r3, r2
 8006956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800695e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	031b      	lsls	r3, r3, #12
 8006966:	693a      	ldr	r2, [r7, #16]
 8006968:	4313      	orrs	r3, r2
 800696a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a18      	ldr	r2, [pc, #96]	; (80069d0 <TIM_OC4_SetConfig+0xc0>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d00f      	beq.n	8006994 <TIM_OC4_SetConfig+0x84>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a17      	ldr	r2, [pc, #92]	; (80069d4 <TIM_OC4_SetConfig+0xc4>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d00b      	beq.n	8006994 <TIM_OC4_SetConfig+0x84>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a16      	ldr	r2, [pc, #88]	; (80069d8 <TIM_OC4_SetConfig+0xc8>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d007      	beq.n	8006994 <TIM_OC4_SetConfig+0x84>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a15      	ldr	r2, [pc, #84]	; (80069dc <TIM_OC4_SetConfig+0xcc>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d003      	beq.n	8006994 <TIM_OC4_SetConfig+0x84>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a14      	ldr	r2, [pc, #80]	; (80069e0 <TIM_OC4_SetConfig+0xd0>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d109      	bne.n	80069a8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800699a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	695b      	ldr	r3, [r3, #20]
 80069a0:	019b      	lsls	r3, r3, #6
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	697a      	ldr	r2, [r7, #20]
 80069ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	621a      	str	r2, [r3, #32]
}
 80069c2:	bf00      	nop
 80069c4:	371c      	adds	r7, #28
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	40012c00 	.word	0x40012c00
 80069d4:	40013400 	.word	0x40013400
 80069d8:	40014000 	.word	0x40014000
 80069dc:	40014400 	.word	0x40014400
 80069e0:	40014800 	.word	0x40014800

080069e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b087      	sub	sp, #28
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a1b      	ldr	r3, [r3, #32]
 80069f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6a1b      	ldr	r3, [r3, #32]
 80069f8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	68fa      	ldr	r2, [r7, #12]
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006a28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	041b      	lsls	r3, r3, #16
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a17      	ldr	r2, [pc, #92]	; (8006a98 <TIM_OC5_SetConfig+0xb4>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d00f      	beq.n	8006a5e <TIM_OC5_SetConfig+0x7a>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a16      	ldr	r2, [pc, #88]	; (8006a9c <TIM_OC5_SetConfig+0xb8>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d00b      	beq.n	8006a5e <TIM_OC5_SetConfig+0x7a>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a15      	ldr	r2, [pc, #84]	; (8006aa0 <TIM_OC5_SetConfig+0xbc>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d007      	beq.n	8006a5e <TIM_OC5_SetConfig+0x7a>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a14      	ldr	r2, [pc, #80]	; (8006aa4 <TIM_OC5_SetConfig+0xc0>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d003      	beq.n	8006a5e <TIM_OC5_SetConfig+0x7a>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a13      	ldr	r2, [pc, #76]	; (8006aa8 <TIM_OC5_SetConfig+0xc4>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d109      	bne.n	8006a72 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a64:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	021b      	lsls	r3, r3, #8
 8006a6c:	697a      	ldr	r2, [r7, #20]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	697a      	ldr	r2, [r7, #20]
 8006a76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	685a      	ldr	r2, [r3, #4]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	621a      	str	r2, [r3, #32]
}
 8006a8c:	bf00      	nop
 8006a8e:	371c      	adds	r7, #28
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr
 8006a98:	40012c00 	.word	0x40012c00
 8006a9c:	40013400 	.word	0x40013400
 8006aa0:	40014000 	.word	0x40014000
 8006aa4:	40014400 	.word	0x40014400
 8006aa8:	40014800 	.word	0x40014800

08006aac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b087      	sub	sp, #28
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a1b      	ldr	r3, [r3, #32]
 8006aba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6a1b      	ldr	r3, [r3, #32]
 8006ac0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ada:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	021b      	lsls	r3, r3, #8
 8006ae6:	68fa      	ldr	r2, [r7, #12]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006af2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	051b      	lsls	r3, r3, #20
 8006afa:	693a      	ldr	r2, [r7, #16]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	4a18      	ldr	r2, [pc, #96]	; (8006b64 <TIM_OC6_SetConfig+0xb8>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d00f      	beq.n	8006b28 <TIM_OC6_SetConfig+0x7c>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a17      	ldr	r2, [pc, #92]	; (8006b68 <TIM_OC6_SetConfig+0xbc>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d00b      	beq.n	8006b28 <TIM_OC6_SetConfig+0x7c>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a16      	ldr	r2, [pc, #88]	; (8006b6c <TIM_OC6_SetConfig+0xc0>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d007      	beq.n	8006b28 <TIM_OC6_SetConfig+0x7c>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	4a15      	ldr	r2, [pc, #84]	; (8006b70 <TIM_OC6_SetConfig+0xc4>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d003      	beq.n	8006b28 <TIM_OC6_SetConfig+0x7c>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a14      	ldr	r2, [pc, #80]	; (8006b74 <TIM_OC6_SetConfig+0xc8>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d109      	bne.n	8006b3c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	695b      	ldr	r3, [r3, #20]
 8006b34:	029b      	lsls	r3, r3, #10
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	697a      	ldr	r2, [r7, #20]
 8006b40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	685a      	ldr	r2, [r3, #4]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	693a      	ldr	r2, [r7, #16]
 8006b54:	621a      	str	r2, [r3, #32]
}
 8006b56:	bf00      	nop
 8006b58:	371c      	adds	r7, #28
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	40012c00 	.word	0x40012c00
 8006b68:	40013400 	.word	0x40013400
 8006b6c:	40014000 	.word	0x40014000
 8006b70:	40014400 	.word	0x40014400
 8006b74:	40014800 	.word	0x40014800

08006b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d101      	bne.n	8006b90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	e068      	b.n	8006c62 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2202      	movs	r2, #2
 8006b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a2e      	ldr	r2, [pc, #184]	; (8006c70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d004      	beq.n	8006bc4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a2d      	ldr	r2, [pc, #180]	; (8006c74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d108      	bne.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006bca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bdc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a1e      	ldr	r2, [pc, #120]	; (8006c70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d01d      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c02:	d018      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a1b      	ldr	r2, [pc, #108]	; (8006c78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d013      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a1a      	ldr	r2, [pc, #104]	; (8006c7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d00e      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a18      	ldr	r2, [pc, #96]	; (8006c80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d009      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a13      	ldr	r2, [pc, #76]	; (8006c74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d004      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a14      	ldr	r2, [pc, #80]	; (8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d10c      	bne.n	8006c50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	68ba      	ldr	r2, [r7, #8]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3714      	adds	r7, #20
 8006c66:	46bd      	mov	sp, r7
 8006c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6c:	4770      	bx	lr
 8006c6e:	bf00      	nop
 8006c70:	40012c00 	.word	0x40012c00
 8006c74:	40013400 	.word	0x40013400
 8006c78:	40000400 	.word	0x40000400
 8006c7c:	40000800 	.word	0x40000800
 8006c80:	40000c00 	.word	0x40000c00
 8006c84:	40014000 	.word	0x40014000

08006c88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c90:	bf00      	nop
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006cb8:	bf00      	nop
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e040      	b.n	8006d58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d106      	bne.n	8006cec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f7fa fe40 	bl	800196c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2224      	movs	r2, #36	; 0x24
 8006cf0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f022 0201 	bic.w	r2, r2, #1
 8006d00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d002      	beq.n	8006d10 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 fe48 	bl	80079a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 fb8d 	bl	8007430 <UART_SetConfig>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d101      	bne.n	8006d20 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e01b      	b.n	8006d58 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	685a      	ldr	r2, [r3, #4]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	689a      	ldr	r2, [r3, #8]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f042 0201 	orr.w	r2, r2, #1
 8006d4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 fec7 	bl	8007ae4 <UART_CheckIdleState>
 8006d56:	4603      	mov	r3, r0
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3708      	adds	r7, #8
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}

08006d60 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b08b      	sub	sp, #44	; 0x2c
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d72:	2b20      	cmp	r3, #32
 8006d74:	d147      	bne.n	8006e06 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d002      	beq.n	8006d82 <HAL_UART_Transmit_IT+0x22>
 8006d7c:	88fb      	ldrh	r3, [r7, #6]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e040      	b.n	8006e08 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	68ba      	ldr	r2, [r7, #8]
 8006d8a:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	88fa      	ldrh	r2, [r7, #6]
 8006d90:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	88fa      	ldrh	r2, [r7, #6]
 8006d98:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2221      	movs	r2, #33	; 0x21
 8006dae:	67da      	str	r2, [r3, #124]	; 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006db8:	d107      	bne.n	8006dca <HAL_UART_Transmit_IT+0x6a>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d103      	bne.n	8006dca <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	4a13      	ldr	r2, [pc, #76]	; (8006e14 <HAL_UART_Transmit_IT+0xb4>)
 8006dc6:	66da      	str	r2, [r3, #108]	; 0x6c
 8006dc8:	e002      	b.n	8006dd0 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	4a12      	ldr	r2, [pc, #72]	; (8006e18 <HAL_UART_Transmit_IT+0xb8>)
 8006dce:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	e853 3f00 	ldrex	r3, [r3]
 8006ddc:	613b      	str	r3, [r7, #16]
   return(result);
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006de4:	627b      	str	r3, [r7, #36]	; 0x24
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	461a      	mov	r2, r3
 8006dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dee:	623b      	str	r3, [r7, #32]
 8006df0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df2:	69f9      	ldr	r1, [r7, #28]
 8006df4:	6a3a      	ldr	r2, [r7, #32]
 8006df6:	e841 2300 	strex	r3, r2, [r1]
 8006dfa:	61bb      	str	r3, [r7, #24]
   return(result);
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1e6      	bne.n	8006dd0 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8006e02:	2300      	movs	r3, #0
 8006e04:	e000      	b.n	8006e08 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8006e06:	2302      	movs	r3, #2
  }
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	372c      	adds	r7, #44	; 0x2c
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	08007eaf 	.word	0x08007eaf
 8006e18:	08007df7 	.word	0x08007df7

08006e1c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b0ba      	sub	sp, #232	; 0xe8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	69db      	ldr	r3, [r3, #28]
 8006e2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006e42:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006e46:	f640 030f 	movw	r3, #2063	; 0x80f
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006e50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d115      	bne.n	8006e84 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e5c:	f003 0320 	and.w	r3, r3, #32
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d00f      	beq.n	8006e84 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e68:	f003 0320 	and.w	r3, r3, #32
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d009      	beq.n	8006e84 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	f000 82ae 	beq.w	80073d6 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	4798      	blx	r3
      }
      return;
 8006e82:	e2a8      	b.n	80073d6 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006e84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f000 8117 	beq.w	80070bc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006e8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e92:	f003 0301 	and.w	r3, r3, #1
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d106      	bne.n	8006ea8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006e9a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006e9e:	4b85      	ldr	r3, [pc, #532]	; (80070b4 <HAL_UART_IRQHandler+0x298>)
 8006ea0:	4013      	ands	r3, r2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	f000 810a 	beq.w	80070bc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eac:	f003 0301 	and.w	r3, r3, #1
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d011      	beq.n	8006ed8 <HAL_UART_IRQHandler+0xbc>
 8006eb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00b      	beq.n	8006ed8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ece:	f043 0201 	orr.w	r2, r3, #1
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006edc:	f003 0302 	and.w	r3, r3, #2
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d011      	beq.n	8006f08 <HAL_UART_IRQHandler+0xec>
 8006ee4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ee8:	f003 0301 	and.w	r3, r3, #1
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d00b      	beq.n	8006f08 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	2202      	movs	r2, #2
 8006ef6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006efe:	f043 0204 	orr.w	r2, r3, #4
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f0c:	f003 0304 	and.w	r3, r3, #4
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d011      	beq.n	8006f38 <HAL_UART_IRQHandler+0x11c>
 8006f14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f18:	f003 0301 	and.w	r3, r3, #1
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00b      	beq.n	8006f38 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2204      	movs	r2, #4
 8006f26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f2e:	f043 0202 	orr.w	r2, r3, #2
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f3c:	f003 0308 	and.w	r3, r3, #8
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d017      	beq.n	8006f74 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f48:	f003 0320 	and.w	r3, r3, #32
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d105      	bne.n	8006f5c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006f50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f54:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d00b      	beq.n	8006f74 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	2208      	movs	r2, #8
 8006f62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f6a:	f043 0208 	orr.w	r2, r3, #8
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006f74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d012      	beq.n	8006fa6 <HAL_UART_IRQHandler+0x18a>
 8006f80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d00c      	beq.n	8006fa6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f9c:	f043 0220 	orr.w	r2, r3, #32
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	f000 8214 	beq.w	80073da <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006fb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fb6:	f003 0320 	and.w	r3, r3, #32
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00d      	beq.n	8006fda <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fc2:	f003 0320 	and.w	r3, r3, #32
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d007      	beq.n	8006fda <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d003      	beq.n	8006fda <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fe0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fee:	2b40      	cmp	r3, #64	; 0x40
 8006ff0:	d005      	beq.n	8006ffe <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006ff2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006ff6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d04f      	beq.n	800709e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 fe7f 	bl	8007d02 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800700e:	2b40      	cmp	r3, #64	; 0x40
 8007010:	d141      	bne.n	8007096 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	3308      	adds	r3, #8
 8007018:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007020:	e853 3f00 	ldrex	r3, [r3]
 8007024:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007028:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800702c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007030:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	3308      	adds	r3, #8
 800703a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800703e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007042:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007046:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800704a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800704e:	e841 2300 	strex	r3, r2, [r1]
 8007052:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007056:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1d9      	bne.n	8007012 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007062:	2b00      	cmp	r3, #0
 8007064:	d013      	beq.n	800708e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800706a:	4a13      	ldr	r2, [pc, #76]	; (80070b8 <HAL_UART_IRQHandler+0x29c>)
 800706c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007072:	4618      	mov	r0, r3
 8007074:	f7fb f82c 	bl	80020d0 <HAL_DMA_Abort_IT>
 8007078:	4603      	mov	r3, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d017      	beq.n	80070ae <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007088:	4610      	mov	r0, r2
 800708a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800708c:	e00f      	b.n	80070ae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 f9b8 	bl	8007404 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007094:	e00b      	b.n	80070ae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 f9b4 	bl	8007404 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800709c:	e007      	b.n	80070ae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 f9b0 	bl	8007404 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80070ac:	e195      	b.n	80073da <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ae:	bf00      	nop
    return;
 80070b0:	e193      	b.n	80073da <HAL_UART_IRQHandler+0x5be>
 80070b2:	bf00      	nop
 80070b4:	04000120 	.word	0x04000120
 80070b8:	08007dcb 	.word	0x08007dcb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	f040 814e 	bne.w	8007362 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80070c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070ca:	f003 0310 	and.w	r3, r3, #16
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	f000 8147 	beq.w	8007362 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80070d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070d8:	f003 0310 	and.w	r3, r3, #16
 80070dc:	2b00      	cmp	r3, #0
 80070de:	f000 8140 	beq.w	8007362 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2210      	movs	r2, #16
 80070e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f4:	2b40      	cmp	r3, #64	; 0x40
 80070f6:	f040 80b8 	bne.w	800726a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007106:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800710a:	2b00      	cmp	r3, #0
 800710c:	f000 8167 	beq.w	80073de <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007116:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800711a:	429a      	cmp	r2, r3
 800711c:	f080 815f 	bcs.w	80073de <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007126:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 0320 	and.w	r3, r3, #32
 8007136:	2b00      	cmp	r3, #0
 8007138:	f040 8086 	bne.w	8007248 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007144:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007148:	e853 3f00 	ldrex	r3, [r3]
 800714c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007150:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007154:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007158:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	461a      	mov	r2, r3
 8007162:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007166:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800716a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007172:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007176:	e841 2300 	strex	r3, r2, [r1]
 800717a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800717e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1da      	bne.n	800713c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	3308      	adds	r3, #8
 800718c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007190:	e853 3f00 	ldrex	r3, [r3]
 8007194:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007196:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007198:	f023 0301 	bic.w	r3, r3, #1
 800719c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	3308      	adds	r3, #8
 80071a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80071aa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80071ae:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80071b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80071b6:	e841 2300 	strex	r3, r2, [r1]
 80071ba:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80071bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1e1      	bne.n	8007186 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	3308      	adds	r3, #8
 80071c8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80071cc:	e853 3f00 	ldrex	r3, [r3]
 80071d0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80071d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	3308      	adds	r3, #8
 80071e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80071e6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80071e8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ea:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80071ec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80071ee:	e841 2300 	strex	r3, r2, [r1]
 80071f2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80071f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1e3      	bne.n	80071c2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2220      	movs	r2, #32
 80071fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2200      	movs	r2, #0
 8007206:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800720e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007210:	e853 3f00 	ldrex	r3, [r3]
 8007214:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007216:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007218:	f023 0310 	bic.w	r3, r3, #16
 800721c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	461a      	mov	r2, r3
 8007226:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800722a:	65bb      	str	r3, [r7, #88]	; 0x58
 800722c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007230:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007232:	e841 2300 	strex	r3, r2, [r1]
 8007236:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007238:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1e4      	bne.n	8007208 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007242:	4618      	mov	r0, r3
 8007244:	f7fa ff06 	bl	8002054 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2202      	movs	r2, #2
 800724c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800725a:	b29b      	uxth	r3, r3
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	b29b      	uxth	r3, r3
 8007260:	4619      	mov	r1, r3
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 f8d8 	bl	8007418 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007268:	e0b9      	b.n	80073de <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007276:	b29b      	uxth	r3, r3
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007284:	b29b      	uxth	r3, r3
 8007286:	2b00      	cmp	r3, #0
 8007288:	f000 80ab 	beq.w	80073e2 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800728c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007290:	2b00      	cmp	r3, #0
 8007292:	f000 80a6 	beq.w	80073e2 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800729e:	e853 3f00 	ldrex	r3, [r3]
 80072a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80072a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80072aa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	461a      	mov	r2, r3
 80072b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80072b8:	647b      	str	r3, [r7, #68]	; 0x44
 80072ba:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80072be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072c0:	e841 2300 	strex	r3, r2, [r1]
 80072c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d1e4      	bne.n	8007296 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	3308      	adds	r3, #8
 80072d2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d6:	e853 3f00 	ldrex	r3, [r3]
 80072da:	623b      	str	r3, [r7, #32]
   return(result);
 80072dc:	6a3b      	ldr	r3, [r7, #32]
 80072de:	f023 0301 	bic.w	r3, r3, #1
 80072e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	3308      	adds	r3, #8
 80072ec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80072f0:	633a      	str	r2, [r7, #48]	; 0x30
 80072f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072f8:	e841 2300 	strex	r3, r2, [r1]
 80072fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007300:	2b00      	cmp	r3, #0
 8007302:	d1e3      	bne.n	80072cc <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2220      	movs	r2, #32
 8007308:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2200      	movs	r2, #0
 8007310:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	60fb      	str	r3, [r7, #12]
   return(result);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f023 0310 	bic.w	r3, r3, #16
 800732c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	461a      	mov	r2, r3
 8007336:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800733a:	61fb      	str	r3, [r7, #28]
 800733c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733e:	69b9      	ldr	r1, [r7, #24]
 8007340:	69fa      	ldr	r2, [r7, #28]
 8007342:	e841 2300 	strex	r3, r2, [r1]
 8007346:	617b      	str	r3, [r7, #20]
   return(result);
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1e4      	bne.n	8007318 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2202      	movs	r2, #2
 8007352:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007354:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007358:	4619      	mov	r1, r3
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f85c 	bl	8007418 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007360:	e03f      	b.n	80073e2 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007366:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800736a:	2b00      	cmp	r3, #0
 800736c:	d00e      	beq.n	800738c <HAL_UART_IRQHandler+0x570>
 800736e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007376:	2b00      	cmp	r3, #0
 8007378:	d008      	beq.n	800738c <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007382:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 fe1c 	bl	8007fc2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800738a:	e02d      	b.n	80073e8 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800738c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007394:	2b00      	cmp	r3, #0
 8007396:	d00e      	beq.n	80073b6 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800739c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d008      	beq.n	80073b6 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d01c      	beq.n	80073e6 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	4798      	blx	r3
    }
    return;
 80073b4:	e017      	b.n	80073e6 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80073b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d012      	beq.n	80073e8 <HAL_UART_IRQHandler+0x5cc>
 80073c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00c      	beq.n	80073e8 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 fdcd 	bl	8007f6e <UART_EndTransmit_IT>
    return;
 80073d4:	e008      	b.n	80073e8 <HAL_UART_IRQHandler+0x5cc>
      return;
 80073d6:	bf00      	nop
 80073d8:	e006      	b.n	80073e8 <HAL_UART_IRQHandler+0x5cc>
    return;
 80073da:	bf00      	nop
 80073dc:	e004      	b.n	80073e8 <HAL_UART_IRQHandler+0x5cc>
      return;
 80073de:	bf00      	nop
 80073e0:	e002      	b.n	80073e8 <HAL_UART_IRQHandler+0x5cc>
      return;
 80073e2:	bf00      	nop
 80073e4:	e000      	b.n	80073e8 <HAL_UART_IRQHandler+0x5cc>
    return;
 80073e6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80073e8:	37e8      	adds	r7, #232	; 0xe8
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}
 80073ee:	bf00      	nop

080073f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80073f8:	bf00      	nop
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
 8007420:	460b      	mov	r3, r1
 8007422:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007424:	bf00      	nop
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007430:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007434:	b08a      	sub	sp, #40	; 0x28
 8007436:	af00      	add	r7, sp, #0
 8007438:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800743a:	2300      	movs	r3, #0
 800743c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	689a      	ldr	r2, [r3, #8]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	691b      	ldr	r3, [r3, #16]
 8007448:	431a      	orrs	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	431a      	orrs	r2, r3
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	69db      	ldr	r3, [r3, #28]
 8007454:	4313      	orrs	r3, r2
 8007456:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	4ba4      	ldr	r3, [pc, #656]	; (80076f0 <UART_SetConfig+0x2c0>)
 8007460:	4013      	ands	r3, r2
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	6812      	ldr	r2, [r2, #0]
 8007466:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007468:	430b      	orrs	r3, r1
 800746a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	68da      	ldr	r2, [r3, #12]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	430a      	orrs	r2, r1
 8007480:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	699b      	ldr	r3, [r3, #24]
 8007486:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a99      	ldr	r2, [pc, #612]	; (80076f4 <UART_SetConfig+0x2c4>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d004      	beq.n	800749c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	6a1b      	ldr	r3, [r3, #32]
 8007496:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007498:	4313      	orrs	r3, r2
 800749a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074ac:	430a      	orrs	r2, r1
 80074ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a90      	ldr	r2, [pc, #576]	; (80076f8 <UART_SetConfig+0x2c8>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d126      	bne.n	8007508 <UART_SetConfig+0xd8>
 80074ba:	4b90      	ldr	r3, [pc, #576]	; (80076fc <UART_SetConfig+0x2cc>)
 80074bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074c0:	f003 0303 	and.w	r3, r3, #3
 80074c4:	2b03      	cmp	r3, #3
 80074c6:	d81b      	bhi.n	8007500 <UART_SetConfig+0xd0>
 80074c8:	a201      	add	r2, pc, #4	; (adr r2, 80074d0 <UART_SetConfig+0xa0>)
 80074ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ce:	bf00      	nop
 80074d0:	080074e1 	.word	0x080074e1
 80074d4:	080074f1 	.word	0x080074f1
 80074d8:	080074e9 	.word	0x080074e9
 80074dc:	080074f9 	.word	0x080074f9
 80074e0:	2301      	movs	r3, #1
 80074e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074e6:	e116      	b.n	8007716 <UART_SetConfig+0x2e6>
 80074e8:	2302      	movs	r3, #2
 80074ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074ee:	e112      	b.n	8007716 <UART_SetConfig+0x2e6>
 80074f0:	2304      	movs	r3, #4
 80074f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074f6:	e10e      	b.n	8007716 <UART_SetConfig+0x2e6>
 80074f8:	2308      	movs	r3, #8
 80074fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074fe:	e10a      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007500:	2310      	movs	r3, #16
 8007502:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007506:	e106      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a7c      	ldr	r2, [pc, #496]	; (8007700 <UART_SetConfig+0x2d0>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d138      	bne.n	8007584 <UART_SetConfig+0x154>
 8007512:	4b7a      	ldr	r3, [pc, #488]	; (80076fc <UART_SetConfig+0x2cc>)
 8007514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007518:	f003 030c 	and.w	r3, r3, #12
 800751c:	2b0c      	cmp	r3, #12
 800751e:	d82d      	bhi.n	800757c <UART_SetConfig+0x14c>
 8007520:	a201      	add	r2, pc, #4	; (adr r2, 8007528 <UART_SetConfig+0xf8>)
 8007522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007526:	bf00      	nop
 8007528:	0800755d 	.word	0x0800755d
 800752c:	0800757d 	.word	0x0800757d
 8007530:	0800757d 	.word	0x0800757d
 8007534:	0800757d 	.word	0x0800757d
 8007538:	0800756d 	.word	0x0800756d
 800753c:	0800757d 	.word	0x0800757d
 8007540:	0800757d 	.word	0x0800757d
 8007544:	0800757d 	.word	0x0800757d
 8007548:	08007565 	.word	0x08007565
 800754c:	0800757d 	.word	0x0800757d
 8007550:	0800757d 	.word	0x0800757d
 8007554:	0800757d 	.word	0x0800757d
 8007558:	08007575 	.word	0x08007575
 800755c:	2300      	movs	r3, #0
 800755e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007562:	e0d8      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007564:	2302      	movs	r3, #2
 8007566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800756a:	e0d4      	b.n	8007716 <UART_SetConfig+0x2e6>
 800756c:	2304      	movs	r3, #4
 800756e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007572:	e0d0      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007574:	2308      	movs	r3, #8
 8007576:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800757a:	e0cc      	b.n	8007716 <UART_SetConfig+0x2e6>
 800757c:	2310      	movs	r3, #16
 800757e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007582:	e0c8      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a5e      	ldr	r2, [pc, #376]	; (8007704 <UART_SetConfig+0x2d4>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d125      	bne.n	80075da <UART_SetConfig+0x1aa>
 800758e:	4b5b      	ldr	r3, [pc, #364]	; (80076fc <UART_SetConfig+0x2cc>)
 8007590:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007594:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007598:	2b30      	cmp	r3, #48	; 0x30
 800759a:	d016      	beq.n	80075ca <UART_SetConfig+0x19a>
 800759c:	2b30      	cmp	r3, #48	; 0x30
 800759e:	d818      	bhi.n	80075d2 <UART_SetConfig+0x1a2>
 80075a0:	2b20      	cmp	r3, #32
 80075a2:	d00a      	beq.n	80075ba <UART_SetConfig+0x18a>
 80075a4:	2b20      	cmp	r3, #32
 80075a6:	d814      	bhi.n	80075d2 <UART_SetConfig+0x1a2>
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d002      	beq.n	80075b2 <UART_SetConfig+0x182>
 80075ac:	2b10      	cmp	r3, #16
 80075ae:	d008      	beq.n	80075c2 <UART_SetConfig+0x192>
 80075b0:	e00f      	b.n	80075d2 <UART_SetConfig+0x1a2>
 80075b2:	2300      	movs	r3, #0
 80075b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075b8:	e0ad      	b.n	8007716 <UART_SetConfig+0x2e6>
 80075ba:	2302      	movs	r3, #2
 80075bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075c0:	e0a9      	b.n	8007716 <UART_SetConfig+0x2e6>
 80075c2:	2304      	movs	r3, #4
 80075c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075c8:	e0a5      	b.n	8007716 <UART_SetConfig+0x2e6>
 80075ca:	2308      	movs	r3, #8
 80075cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075d0:	e0a1      	b.n	8007716 <UART_SetConfig+0x2e6>
 80075d2:	2310      	movs	r3, #16
 80075d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075d8:	e09d      	b.n	8007716 <UART_SetConfig+0x2e6>
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a4a      	ldr	r2, [pc, #296]	; (8007708 <UART_SetConfig+0x2d8>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d125      	bne.n	8007630 <UART_SetConfig+0x200>
 80075e4:	4b45      	ldr	r3, [pc, #276]	; (80076fc <UART_SetConfig+0x2cc>)
 80075e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80075ee:	2bc0      	cmp	r3, #192	; 0xc0
 80075f0:	d016      	beq.n	8007620 <UART_SetConfig+0x1f0>
 80075f2:	2bc0      	cmp	r3, #192	; 0xc0
 80075f4:	d818      	bhi.n	8007628 <UART_SetConfig+0x1f8>
 80075f6:	2b80      	cmp	r3, #128	; 0x80
 80075f8:	d00a      	beq.n	8007610 <UART_SetConfig+0x1e0>
 80075fa:	2b80      	cmp	r3, #128	; 0x80
 80075fc:	d814      	bhi.n	8007628 <UART_SetConfig+0x1f8>
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d002      	beq.n	8007608 <UART_SetConfig+0x1d8>
 8007602:	2b40      	cmp	r3, #64	; 0x40
 8007604:	d008      	beq.n	8007618 <UART_SetConfig+0x1e8>
 8007606:	e00f      	b.n	8007628 <UART_SetConfig+0x1f8>
 8007608:	2300      	movs	r3, #0
 800760a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800760e:	e082      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007610:	2302      	movs	r3, #2
 8007612:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007616:	e07e      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007618:	2304      	movs	r3, #4
 800761a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800761e:	e07a      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007620:	2308      	movs	r3, #8
 8007622:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007626:	e076      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007628:	2310      	movs	r3, #16
 800762a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800762e:	e072      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a35      	ldr	r2, [pc, #212]	; (800770c <UART_SetConfig+0x2dc>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d12a      	bne.n	8007690 <UART_SetConfig+0x260>
 800763a:	4b30      	ldr	r3, [pc, #192]	; (80076fc <UART_SetConfig+0x2cc>)
 800763c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007640:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007644:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007648:	d01a      	beq.n	8007680 <UART_SetConfig+0x250>
 800764a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800764e:	d81b      	bhi.n	8007688 <UART_SetConfig+0x258>
 8007650:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007654:	d00c      	beq.n	8007670 <UART_SetConfig+0x240>
 8007656:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800765a:	d815      	bhi.n	8007688 <UART_SetConfig+0x258>
 800765c:	2b00      	cmp	r3, #0
 800765e:	d003      	beq.n	8007668 <UART_SetConfig+0x238>
 8007660:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007664:	d008      	beq.n	8007678 <UART_SetConfig+0x248>
 8007666:	e00f      	b.n	8007688 <UART_SetConfig+0x258>
 8007668:	2300      	movs	r3, #0
 800766a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800766e:	e052      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007670:	2302      	movs	r3, #2
 8007672:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007676:	e04e      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007678:	2304      	movs	r3, #4
 800767a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800767e:	e04a      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007680:	2308      	movs	r3, #8
 8007682:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007686:	e046      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007688:	2310      	movs	r3, #16
 800768a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800768e:	e042      	b.n	8007716 <UART_SetConfig+0x2e6>
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a17      	ldr	r2, [pc, #92]	; (80076f4 <UART_SetConfig+0x2c4>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d13a      	bne.n	8007710 <UART_SetConfig+0x2e0>
 800769a:	4b18      	ldr	r3, [pc, #96]	; (80076fc <UART_SetConfig+0x2cc>)
 800769c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80076a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80076a8:	d01a      	beq.n	80076e0 <UART_SetConfig+0x2b0>
 80076aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80076ae:	d81b      	bhi.n	80076e8 <UART_SetConfig+0x2b8>
 80076b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076b4:	d00c      	beq.n	80076d0 <UART_SetConfig+0x2a0>
 80076b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076ba:	d815      	bhi.n	80076e8 <UART_SetConfig+0x2b8>
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d003      	beq.n	80076c8 <UART_SetConfig+0x298>
 80076c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076c4:	d008      	beq.n	80076d8 <UART_SetConfig+0x2a8>
 80076c6:	e00f      	b.n	80076e8 <UART_SetConfig+0x2b8>
 80076c8:	2300      	movs	r3, #0
 80076ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076ce:	e022      	b.n	8007716 <UART_SetConfig+0x2e6>
 80076d0:	2302      	movs	r3, #2
 80076d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076d6:	e01e      	b.n	8007716 <UART_SetConfig+0x2e6>
 80076d8:	2304      	movs	r3, #4
 80076da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076de:	e01a      	b.n	8007716 <UART_SetConfig+0x2e6>
 80076e0:	2308      	movs	r3, #8
 80076e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076e6:	e016      	b.n	8007716 <UART_SetConfig+0x2e6>
 80076e8:	2310      	movs	r3, #16
 80076ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076ee:	e012      	b.n	8007716 <UART_SetConfig+0x2e6>
 80076f0:	efff69f3 	.word	0xefff69f3
 80076f4:	40008000 	.word	0x40008000
 80076f8:	40013800 	.word	0x40013800
 80076fc:	40021000 	.word	0x40021000
 8007700:	40004400 	.word	0x40004400
 8007704:	40004800 	.word	0x40004800
 8007708:	40004c00 	.word	0x40004c00
 800770c:	40005000 	.word	0x40005000
 8007710:	2310      	movs	r3, #16
 8007712:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a9f      	ldr	r2, [pc, #636]	; (8007998 <UART_SetConfig+0x568>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d17a      	bne.n	8007816 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007720:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007724:	2b08      	cmp	r3, #8
 8007726:	d824      	bhi.n	8007772 <UART_SetConfig+0x342>
 8007728:	a201      	add	r2, pc, #4	; (adr r2, 8007730 <UART_SetConfig+0x300>)
 800772a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772e:	bf00      	nop
 8007730:	08007755 	.word	0x08007755
 8007734:	08007773 	.word	0x08007773
 8007738:	0800775d 	.word	0x0800775d
 800773c:	08007773 	.word	0x08007773
 8007740:	08007763 	.word	0x08007763
 8007744:	08007773 	.word	0x08007773
 8007748:	08007773 	.word	0x08007773
 800774c:	08007773 	.word	0x08007773
 8007750:	0800776b 	.word	0x0800776b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007754:	f7fd fe58 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 8007758:	61f8      	str	r0, [r7, #28]
        break;
 800775a:	e010      	b.n	800777e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800775c:	4b8f      	ldr	r3, [pc, #572]	; (800799c <UART_SetConfig+0x56c>)
 800775e:	61fb      	str	r3, [r7, #28]
        break;
 8007760:	e00d      	b.n	800777e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007762:	f7fd fdb9 	bl	80052d8 <HAL_RCC_GetSysClockFreq>
 8007766:	61f8      	str	r0, [r7, #28]
        break;
 8007768:	e009      	b.n	800777e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800776a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800776e:	61fb      	str	r3, [r7, #28]
        break;
 8007770:	e005      	b.n	800777e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007772:	2300      	movs	r3, #0
 8007774:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800777c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	2b00      	cmp	r3, #0
 8007782:	f000 80fb 	beq.w	800797c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	4613      	mov	r3, r2
 800778c:	005b      	lsls	r3, r3, #1
 800778e:	4413      	add	r3, r2
 8007790:	69fa      	ldr	r2, [r7, #28]
 8007792:	429a      	cmp	r2, r3
 8007794:	d305      	bcc.n	80077a2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800779c:	69fa      	ldr	r2, [r7, #28]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d903      	bls.n	80077aa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80077a8:	e0e8      	b.n	800797c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	2200      	movs	r2, #0
 80077ae:	461c      	mov	r4, r3
 80077b0:	4615      	mov	r5, r2
 80077b2:	f04f 0200 	mov.w	r2, #0
 80077b6:	f04f 0300 	mov.w	r3, #0
 80077ba:	022b      	lsls	r3, r5, #8
 80077bc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80077c0:	0222      	lsls	r2, r4, #8
 80077c2:	68f9      	ldr	r1, [r7, #12]
 80077c4:	6849      	ldr	r1, [r1, #4]
 80077c6:	0849      	lsrs	r1, r1, #1
 80077c8:	2000      	movs	r0, #0
 80077ca:	4688      	mov	r8, r1
 80077cc:	4681      	mov	r9, r0
 80077ce:	eb12 0a08 	adds.w	sl, r2, r8
 80077d2:	eb43 0b09 	adc.w	fp, r3, r9
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	603b      	str	r3, [r7, #0]
 80077de:	607a      	str	r2, [r7, #4]
 80077e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077e4:	4650      	mov	r0, sl
 80077e6:	4659      	mov	r1, fp
 80077e8:	f7f9 fa2e 	bl	8000c48 <__aeabi_uldivmod>
 80077ec:	4602      	mov	r2, r0
 80077ee:	460b      	mov	r3, r1
 80077f0:	4613      	mov	r3, r2
 80077f2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80077f4:	69bb      	ldr	r3, [r7, #24]
 80077f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077fa:	d308      	bcc.n	800780e <UART_SetConfig+0x3de>
 80077fc:	69bb      	ldr	r3, [r7, #24]
 80077fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007802:	d204      	bcs.n	800780e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	69ba      	ldr	r2, [r7, #24]
 800780a:	60da      	str	r2, [r3, #12]
 800780c:	e0b6      	b.n	800797c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007814:	e0b2      	b.n	800797c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	69db      	ldr	r3, [r3, #28]
 800781a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800781e:	d15e      	bne.n	80078de <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007820:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007824:	2b08      	cmp	r3, #8
 8007826:	d828      	bhi.n	800787a <UART_SetConfig+0x44a>
 8007828:	a201      	add	r2, pc, #4	; (adr r2, 8007830 <UART_SetConfig+0x400>)
 800782a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782e:	bf00      	nop
 8007830:	08007855 	.word	0x08007855
 8007834:	0800785d 	.word	0x0800785d
 8007838:	08007865 	.word	0x08007865
 800783c:	0800787b 	.word	0x0800787b
 8007840:	0800786b 	.word	0x0800786b
 8007844:	0800787b 	.word	0x0800787b
 8007848:	0800787b 	.word	0x0800787b
 800784c:	0800787b 	.word	0x0800787b
 8007850:	08007873 	.word	0x08007873
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007854:	f7fd fdd8 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 8007858:	61f8      	str	r0, [r7, #28]
        break;
 800785a:	e014      	b.n	8007886 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800785c:	f7fd fdea 	bl	8005434 <HAL_RCC_GetPCLK2Freq>
 8007860:	61f8      	str	r0, [r7, #28]
        break;
 8007862:	e010      	b.n	8007886 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007864:	4b4d      	ldr	r3, [pc, #308]	; (800799c <UART_SetConfig+0x56c>)
 8007866:	61fb      	str	r3, [r7, #28]
        break;
 8007868:	e00d      	b.n	8007886 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800786a:	f7fd fd35 	bl	80052d8 <HAL_RCC_GetSysClockFreq>
 800786e:	61f8      	str	r0, [r7, #28]
        break;
 8007870:	e009      	b.n	8007886 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007872:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007876:	61fb      	str	r3, [r7, #28]
        break;
 8007878:	e005      	b.n	8007886 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800787a:	2300      	movs	r3, #0
 800787c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007884:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d077      	beq.n	800797c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	005a      	lsls	r2, r3, #1
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	085b      	lsrs	r3, r3, #1
 8007896:	441a      	add	r2, r3
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	fbb2 f3f3 	udiv	r3, r2, r3
 80078a0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078a2:	69bb      	ldr	r3, [r7, #24]
 80078a4:	2b0f      	cmp	r3, #15
 80078a6:	d916      	bls.n	80078d6 <UART_SetConfig+0x4a6>
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078ae:	d212      	bcs.n	80078d6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	f023 030f 	bic.w	r3, r3, #15
 80078b8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80078ba:	69bb      	ldr	r3, [r7, #24]
 80078bc:	085b      	lsrs	r3, r3, #1
 80078be:	b29b      	uxth	r3, r3
 80078c0:	f003 0307 	and.w	r3, r3, #7
 80078c4:	b29a      	uxth	r2, r3
 80078c6:	8afb      	ldrh	r3, [r7, #22]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	8afa      	ldrh	r2, [r7, #22]
 80078d2:	60da      	str	r2, [r3, #12]
 80078d4:	e052      	b.n	800797c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80078d6:	2301      	movs	r3, #1
 80078d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80078dc:	e04e      	b.n	800797c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80078de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80078e2:	2b08      	cmp	r3, #8
 80078e4:	d827      	bhi.n	8007936 <UART_SetConfig+0x506>
 80078e6:	a201      	add	r2, pc, #4	; (adr r2, 80078ec <UART_SetConfig+0x4bc>)
 80078e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ec:	08007911 	.word	0x08007911
 80078f0:	08007919 	.word	0x08007919
 80078f4:	08007921 	.word	0x08007921
 80078f8:	08007937 	.word	0x08007937
 80078fc:	08007927 	.word	0x08007927
 8007900:	08007937 	.word	0x08007937
 8007904:	08007937 	.word	0x08007937
 8007908:	08007937 	.word	0x08007937
 800790c:	0800792f 	.word	0x0800792f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007910:	f7fd fd7a 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 8007914:	61f8      	str	r0, [r7, #28]
        break;
 8007916:	e014      	b.n	8007942 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007918:	f7fd fd8c 	bl	8005434 <HAL_RCC_GetPCLK2Freq>
 800791c:	61f8      	str	r0, [r7, #28]
        break;
 800791e:	e010      	b.n	8007942 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007920:	4b1e      	ldr	r3, [pc, #120]	; (800799c <UART_SetConfig+0x56c>)
 8007922:	61fb      	str	r3, [r7, #28]
        break;
 8007924:	e00d      	b.n	8007942 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007926:	f7fd fcd7 	bl	80052d8 <HAL_RCC_GetSysClockFreq>
 800792a:	61f8      	str	r0, [r7, #28]
        break;
 800792c:	e009      	b.n	8007942 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800792e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007932:	61fb      	str	r3, [r7, #28]
        break;
 8007934:	e005      	b.n	8007942 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007936:	2300      	movs	r3, #0
 8007938:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007940:	bf00      	nop
    }

    if (pclk != 0U)
 8007942:	69fb      	ldr	r3, [r7, #28]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d019      	beq.n	800797c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	085a      	lsrs	r2, r3, #1
 800794e:	69fb      	ldr	r3, [r7, #28]
 8007950:	441a      	add	r2, r3
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	fbb2 f3f3 	udiv	r3, r2, r3
 800795a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800795c:	69bb      	ldr	r3, [r7, #24]
 800795e:	2b0f      	cmp	r3, #15
 8007960:	d909      	bls.n	8007976 <UART_SetConfig+0x546>
 8007962:	69bb      	ldr	r3, [r7, #24]
 8007964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007968:	d205      	bcs.n	8007976 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800796a:	69bb      	ldr	r3, [r7, #24]
 800796c:	b29a      	uxth	r2, r3
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	60da      	str	r2, [r3, #12]
 8007974:	e002      	b.n	800797c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007988:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800798c:	4618      	mov	r0, r3
 800798e:	3728      	adds	r7, #40	; 0x28
 8007990:	46bd      	mov	sp, r7
 8007992:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007996:	bf00      	nop
 8007998:	40008000 	.word	0x40008000
 800799c:	00f42400 	.word	0x00f42400

080079a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ac:	f003 0308 	and.w	r3, r3, #8
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d00a      	beq.n	80079ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	430a      	orrs	r2, r1
 80079c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ce:	f003 0301 	and.w	r3, r3, #1
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00a      	beq.n	80079ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	430a      	orrs	r2, r1
 80079ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f0:	f003 0302 	and.w	r3, r3, #2
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d00a      	beq.n	8007a0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	430a      	orrs	r2, r1
 8007a0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a12:	f003 0304 	and.w	r3, r3, #4
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d00a      	beq.n	8007a30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	430a      	orrs	r2, r1
 8007a2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a34:	f003 0310 	and.w	r3, r3, #16
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00a      	beq.n	8007a52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a56:	f003 0320 	and.w	r3, r3, #32
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00a      	beq.n	8007a74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	430a      	orrs	r2, r1
 8007a72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d01a      	beq.n	8007ab6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	430a      	orrs	r2, r1
 8007a94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a9e:	d10a      	bne.n	8007ab6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	430a      	orrs	r2, r1
 8007ab4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d00a      	beq.n	8007ad8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	430a      	orrs	r2, r1
 8007ad6:	605a      	str	r2, [r3, #4]
  }
}
 8007ad8:	bf00      	nop
 8007ada:	370c      	adds	r7, #12
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b098      	sub	sp, #96	; 0x60
 8007ae8:	af02      	add	r7, sp, #8
 8007aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007af4:	f7fa f98e 	bl	8001e14 <HAL_GetTick>
 8007af8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 0308 	and.w	r3, r3, #8
 8007b04:	2b08      	cmp	r3, #8
 8007b06:	d12e      	bne.n	8007b66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b0c:	9300      	str	r3, [sp, #0]
 8007b0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b10:	2200      	movs	r2, #0
 8007b12:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 f88c 	bl	8007c34 <UART_WaitOnFlagUntilTimeout>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d021      	beq.n	8007b66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b2a:	e853 3f00 	ldrex	r3, [r3]
 8007b2e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b36:	653b      	str	r3, [r7, #80]	; 0x50
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b40:	647b      	str	r3, [r7, #68]	; 0x44
 8007b42:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b44:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b48:	e841 2300 	strex	r3, r2, [r1]
 8007b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1e6      	bne.n	8007b22 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2220      	movs	r2, #32
 8007b58:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b62:	2303      	movs	r3, #3
 8007b64:	e062      	b.n	8007c2c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 0304 	and.w	r3, r3, #4
 8007b70:	2b04      	cmp	r3, #4
 8007b72:	d149      	bne.n	8007c08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b78:	9300      	str	r3, [sp, #0]
 8007b7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f000 f856 	bl	8007c34 <UART_WaitOnFlagUntilTimeout>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d03c      	beq.n	8007c08 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b96:	e853 3f00 	ldrex	r3, [r3]
 8007b9a:	623b      	str	r3, [r7, #32]
   return(result);
 8007b9c:	6a3b      	ldr	r3, [r7, #32]
 8007b9e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ba2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	461a      	mov	r2, r3
 8007baa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bac:	633b      	str	r3, [r7, #48]	; 0x30
 8007bae:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007bb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bb4:	e841 2300 	strex	r3, r2, [r1]
 8007bb8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d1e6      	bne.n	8007b8e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	3308      	adds	r3, #8
 8007bc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	e853 3f00 	ldrex	r3, [r3]
 8007bce:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f023 0301 	bic.w	r3, r3, #1
 8007bd6:	64bb      	str	r3, [r7, #72]	; 0x48
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	3308      	adds	r3, #8
 8007bde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007be0:	61fa      	str	r2, [r7, #28]
 8007be2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be4:	69b9      	ldr	r1, [r7, #24]
 8007be6:	69fa      	ldr	r2, [r7, #28]
 8007be8:	e841 2300 	strex	r3, r2, [r1]
 8007bec:	617b      	str	r3, [r7, #20]
   return(result);
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1e5      	bne.n	8007bc0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c04:	2303      	movs	r3, #3
 8007c06:	e011      	b.n	8007c2c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2220      	movs	r2, #32
 8007c0c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2220      	movs	r2, #32
 8007c12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007c2a:	2300      	movs	r3, #0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3758      	adds	r7, #88	; 0x58
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b084      	sub	sp, #16
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	603b      	str	r3, [r7, #0]
 8007c40:	4613      	mov	r3, r2
 8007c42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c44:	e049      	b.n	8007cda <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c4c:	d045      	beq.n	8007cda <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c4e:	f7fa f8e1 	bl	8001e14 <HAL_GetTick>
 8007c52:	4602      	mov	r2, r0
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	69ba      	ldr	r2, [r7, #24]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d302      	bcc.n	8007c64 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d101      	bne.n	8007c68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c64:	2303      	movs	r3, #3
 8007c66:	e048      	b.n	8007cfa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 0304 	and.w	r3, r3, #4
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d031      	beq.n	8007cda <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	69db      	ldr	r3, [r3, #28]
 8007c7c:	f003 0308 	and.w	r3, r3, #8
 8007c80:	2b08      	cmp	r3, #8
 8007c82:	d110      	bne.n	8007ca6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	2208      	movs	r2, #8
 8007c8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c8c:	68f8      	ldr	r0, [r7, #12]
 8007c8e:	f000 f838 	bl	8007d02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2208      	movs	r2, #8
 8007c96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e029      	b.n	8007cfa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	69db      	ldr	r3, [r3, #28]
 8007cac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cb4:	d111      	bne.n	8007cda <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007cbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cc0:	68f8      	ldr	r0, [r7, #12]
 8007cc2:	f000 f81e 	bl	8007d02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	2220      	movs	r2, #32
 8007cca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007cd6:	2303      	movs	r3, #3
 8007cd8:	e00f      	b.n	8007cfa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	69da      	ldr	r2, [r3, #28]
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	68ba      	ldr	r2, [r7, #8]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	bf0c      	ite	eq
 8007cea:	2301      	moveq	r3, #1
 8007cec:	2300      	movne	r3, #0
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	461a      	mov	r2, r3
 8007cf2:	79fb      	ldrb	r3, [r7, #7]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d0a6      	beq.n	8007c46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3710      	adds	r7, #16
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}

08007d02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d02:	b480      	push	{r7}
 8007d04:	b095      	sub	sp, #84	; 0x54
 8007d06:	af00      	add	r7, sp, #0
 8007d08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d12:	e853 3f00 	ldrex	r3, [r3]
 8007d16:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d1a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	461a      	mov	r2, r3
 8007d26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d28:	643b      	str	r3, [r7, #64]	; 0x40
 8007d2a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d2c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007d2e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007d30:	e841 2300 	strex	r3, r2, [r1]
 8007d34:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d1e6      	bne.n	8007d0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3308      	adds	r3, #8
 8007d42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	e853 3f00 	ldrex	r3, [r3]
 8007d4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d4c:	69fb      	ldr	r3, [r7, #28]
 8007d4e:	f023 0301 	bic.w	r3, r3, #1
 8007d52:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	3308      	adds	r3, #8
 8007d5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d5c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007d5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007d62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d64:	e841 2300 	strex	r3, r2, [r1]
 8007d68:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1e5      	bne.n	8007d3c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d118      	bne.n	8007daa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	e853 3f00 	ldrex	r3, [r3]
 8007d84:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	f023 0310 	bic.w	r3, r3, #16
 8007d8c:	647b      	str	r3, [r7, #68]	; 0x44
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	461a      	mov	r2, r3
 8007d94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d96:	61bb      	str	r3, [r7, #24]
 8007d98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9a:	6979      	ldr	r1, [r7, #20]
 8007d9c:	69ba      	ldr	r2, [r7, #24]
 8007d9e:	e841 2300 	strex	r3, r2, [r1]
 8007da2:	613b      	str	r3, [r7, #16]
   return(result);
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1e6      	bne.n	8007d78 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2220      	movs	r2, #32
 8007dae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007dbe:	bf00      	nop
 8007dc0:	3754      	adds	r7, #84	; 0x54
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr

08007dca <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b084      	sub	sp, #16
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dd6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f7ff fb0b 	bl	8007404 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007dee:	bf00      	nop
 8007df0:	3710      	adds	r7, #16
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}

08007df6 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007df6:	b480      	push	{r7}
 8007df8:	b08f      	sub	sp, #60	; 0x3c
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e02:	2b21      	cmp	r3, #33	; 0x21
 8007e04:	d14d      	bne.n	8007ea2 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d132      	bne.n	8007e78 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e18:	6a3b      	ldr	r3, [r7, #32]
 8007e1a:	e853 3f00 	ldrex	r3, [r3]
 8007e1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e26:	637b      	str	r3, [r7, #52]	; 0x34
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e32:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e38:	e841 2300 	strex	r3, r2, [r1]
 8007e3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1e6      	bne.n	8007e12 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	e853 3f00 	ldrex	r3, [r3]
 8007e50:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e58:	633b      	str	r3, [r7, #48]	; 0x30
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	461a      	mov	r2, r3
 8007e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e62:	61bb      	str	r3, [r7, #24]
 8007e64:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e66:	6979      	ldr	r1, [r7, #20]
 8007e68:	69ba      	ldr	r2, [r7, #24]
 8007e6a:	e841 2300 	strex	r3, r2, [r1]
 8007e6e:	613b      	str	r3, [r7, #16]
   return(result);
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1e6      	bne.n	8007e44 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007e76:	e014      	b.n	8007ea2 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e7c:	781a      	ldrb	r2, [r3, #0]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	b292      	uxth	r2, r2
 8007e84:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e8a:	1c5a      	adds	r2, r3, #1
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e96:	b29b      	uxth	r3, r3
 8007e98:	3b01      	subs	r3, #1
 8007e9a:	b29a      	uxth	r2, r3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007ea2:	bf00      	nop
 8007ea4:	373c      	adds	r7, #60	; 0x3c
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr

08007eae <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007eae:	b480      	push	{r7}
 8007eb0:	b091      	sub	sp, #68	; 0x44
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007eba:	2b21      	cmp	r3, #33	; 0x21
 8007ebc:	d151      	bne.n	8007f62 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d132      	bne.n	8007f30 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed2:	e853 3f00 	ldrex	r3, [r3]
 8007ed6:	623b      	str	r3, [r7, #32]
   return(result);
 8007ed8:	6a3b      	ldr	r3, [r7, #32]
 8007eda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ede:	63bb      	str	r3, [r7, #56]	; 0x38
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ee8:	633b      	str	r3, [r7, #48]	; 0x30
 8007eea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007eee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ef0:	e841 2300 	strex	r3, r2, [r1]
 8007ef4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1e6      	bne.n	8007eca <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	e853 3f00 	ldrex	r3, [r3]
 8007f08:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f10:	637b      	str	r3, [r7, #52]	; 0x34
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	461a      	mov	r2, r3
 8007f18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f1a:	61fb      	str	r3, [r7, #28]
 8007f1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1e:	69b9      	ldr	r1, [r7, #24]
 8007f20:	69fa      	ldr	r2, [r7, #28]
 8007f22:	e841 2300 	strex	r3, r2, [r1]
 8007f26:	617b      	str	r3, [r7, #20]
   return(result);
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d1e6      	bne.n	8007efc <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007f2e:	e018      	b.n	8007f62 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f34:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007f36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f38:	881a      	ldrh	r2, [r3, #0]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f42:	b292      	uxth	r2, r2
 8007f44:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f4a:	1c9a      	adds	r2, r3, #2
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	3b01      	subs	r3, #1
 8007f5a:	b29a      	uxth	r2, r3
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007f62:	bf00      	nop
 8007f64:	3744      	adds	r7, #68	; 0x44
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr

08007f6e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f6e:	b580      	push	{r7, lr}
 8007f70:	b088      	sub	sp, #32
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	e853 3f00 	ldrex	r3, [r3]
 8007f82:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f8a:	61fb      	str	r3, [r7, #28]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	461a      	mov	r2, r3
 8007f92:	69fb      	ldr	r3, [r7, #28]
 8007f94:	61bb      	str	r3, [r7, #24]
 8007f96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f98:	6979      	ldr	r1, [r7, #20]
 8007f9a:	69ba      	ldr	r2, [r7, #24]
 8007f9c:	e841 2300 	strex	r3, r2, [r1]
 8007fa0:	613b      	str	r3, [r7, #16]
   return(result);
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d1e6      	bne.n	8007f76 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2220      	movs	r2, #32
 8007fac:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f7ff fa1b 	bl	80073f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fba:	bf00      	nop
 8007fbc:	3720      	adds	r7, #32
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007fc2:	b480      	push	{r7}
 8007fc4:	b083      	sub	sp, #12
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007fca:	bf00      	nop
 8007fcc:	370c      	adds	r7, #12
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
	...

08007fd8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007fdc:	4b05      	ldr	r3, [pc, #20]	; (8007ff4 <SysTick_Handler+0x1c>)
 8007fde:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007fe0:	f000 f996 	bl	8008310 <xTaskGetSchedulerState>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d001      	beq.n	8007fee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007fea:	f000 f9fd 	bl	80083e8 <xPortSysTickHandler>
  }
}
 8007fee:	bf00      	nop
 8007ff0:	bd80      	pop	{r7, pc}
 8007ff2:	bf00      	nop
 8007ff4:	e000e010 	.word	0xe000e010

08007ff8 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b085      	sub	sp, #20
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	689a      	ldr	r2, [r3, #8]
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	683a      	ldr	r2, [r7, #0]
 8008022:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	1c5a      	adds	r2, r3, #1
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	601a      	str	r2, [r3, #0]
}
 8008034:	bf00      	nop
 8008036:	3714      	adds	r7, #20
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr

08008040 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008040:	b480      	push	{r7}
 8008042:	b085      	sub	sp, #20
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	691b      	ldr	r3, [r3, #16]
 800804c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	6892      	ldr	r2, [r2, #8]
 8008056:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	687a      	ldr	r2, [r7, #4]
 800805e:	6852      	ldr	r2, [r2, #4]
 8008060:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	687a      	ldr	r2, [r7, #4]
 8008068:	429a      	cmp	r2, r3
 800806a:	d103      	bne.n	8008074 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	689a      	ldr	r2, [r3, #8]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2200      	movs	r2, #0
 8008078:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	1e5a      	subs	r2, r3, #1
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
}
 8008088:	4618      	mov	r0, r3
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr

08008094 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b086      	sub	sp, #24
 8008098:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800809a:	2300      	movs	r3, #0
 800809c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800809e:	4b4f      	ldr	r3, [pc, #316]	; (80081dc <xTaskIncrementTick+0x148>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	f040 808f 	bne.w	80081c6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80080a8:	4b4d      	ldr	r3, [pc, #308]	; (80081e0 <xTaskIncrementTick+0x14c>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	3301      	adds	r3, #1
 80080ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80080b0:	4a4b      	ldr	r2, [pc, #300]	; (80081e0 <xTaskIncrementTick+0x14c>)
 80080b2:	693b      	ldr	r3, [r7, #16]
 80080b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d120      	bne.n	80080fe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80080bc:	4b49      	ldr	r3, [pc, #292]	; (80081e4 <xTaskIncrementTick+0x150>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d00a      	beq.n	80080dc <xTaskIncrementTick+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80080c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ca:	f383 8811 	msr	BASEPRI, r3
 80080ce:	f3bf 8f6f 	isb	sy
 80080d2:	f3bf 8f4f 	dsb	sy
 80080d6:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80080d8:	bf00      	nop
 80080da:	e7fe      	b.n	80080da <xTaskIncrementTick+0x46>
 80080dc:	4b41      	ldr	r3, [pc, #260]	; (80081e4 <xTaskIncrementTick+0x150>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	60fb      	str	r3, [r7, #12]
 80080e2:	4b41      	ldr	r3, [pc, #260]	; (80081e8 <xTaskIncrementTick+0x154>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a3f      	ldr	r2, [pc, #252]	; (80081e4 <xTaskIncrementTick+0x150>)
 80080e8:	6013      	str	r3, [r2, #0]
 80080ea:	4a3f      	ldr	r2, [pc, #252]	; (80081e8 <xTaskIncrementTick+0x154>)
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6013      	str	r3, [r2, #0]
 80080f0:	4b3e      	ldr	r3, [pc, #248]	; (80081ec <xTaskIncrementTick+0x158>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	3301      	adds	r3, #1
 80080f6:	4a3d      	ldr	r2, [pc, #244]	; (80081ec <xTaskIncrementTick+0x158>)
 80080f8:	6013      	str	r3, [r2, #0]
 80080fa:	f000 f8e9 	bl	80082d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80080fe:	4b3c      	ldr	r3, [pc, #240]	; (80081f0 <xTaskIncrementTick+0x15c>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	429a      	cmp	r2, r3
 8008106:	d349      	bcc.n	800819c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008108:	4b36      	ldr	r3, [pc, #216]	; (80081e4 <xTaskIncrementTick+0x150>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d104      	bne.n	800811c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008112:	4b37      	ldr	r3, [pc, #220]	; (80081f0 <xTaskIncrementTick+0x15c>)
 8008114:	f04f 32ff 	mov.w	r2, #4294967295
 8008118:	601a      	str	r2, [r3, #0]
					break;
 800811a:	e03f      	b.n	800819c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800811c:	4b31      	ldr	r3, [pc, #196]	; (80081e4 <xTaskIncrementTick+0x150>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	68db      	ldr	r3, [r3, #12]
 8008124:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800812c:	693a      	ldr	r2, [r7, #16]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	429a      	cmp	r2, r3
 8008132:	d203      	bcs.n	800813c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008134:	4a2e      	ldr	r2, [pc, #184]	; (80081f0 <xTaskIncrementTick+0x15c>)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800813a:	e02f      	b.n	800819c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	3304      	adds	r3, #4
 8008140:	4618      	mov	r0, r3
 8008142:	f7ff ff7d 	bl	8008040 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800814a:	2b00      	cmp	r3, #0
 800814c:	d004      	beq.n	8008158 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	3318      	adds	r3, #24
 8008152:	4618      	mov	r0, r3
 8008154:	f7ff ff74 	bl	8008040 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800815c:	4b25      	ldr	r3, [pc, #148]	; (80081f4 <xTaskIncrementTick+0x160>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	429a      	cmp	r2, r3
 8008162:	d903      	bls.n	800816c <xTaskIncrementTick+0xd8>
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008168:	4a22      	ldr	r2, [pc, #136]	; (80081f4 <xTaskIncrementTick+0x160>)
 800816a:	6013      	str	r3, [r2, #0]
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008170:	4613      	mov	r3, r2
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	4413      	add	r3, r2
 8008176:	009b      	lsls	r3, r3, #2
 8008178:	4a1f      	ldr	r2, [pc, #124]	; (80081f8 <xTaskIncrementTick+0x164>)
 800817a:	441a      	add	r2, r3
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	3304      	adds	r3, #4
 8008180:	4619      	mov	r1, r3
 8008182:	4610      	mov	r0, r2
 8008184:	f7ff ff38 	bl	8007ff8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800818c:	4b1b      	ldr	r3, [pc, #108]	; (80081fc <xTaskIncrementTick+0x168>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008192:	429a      	cmp	r2, r3
 8008194:	d3b8      	bcc.n	8008108 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008196:	2301      	movs	r3, #1
 8008198:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800819a:	e7b5      	b.n	8008108 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800819c:	4b17      	ldr	r3, [pc, #92]	; (80081fc <xTaskIncrementTick+0x168>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081a2:	4915      	ldr	r1, [pc, #84]	; (80081f8 <xTaskIncrementTick+0x164>)
 80081a4:	4613      	mov	r3, r2
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	4413      	add	r3, r2
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	440b      	add	r3, r1
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d901      	bls.n	80081b8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80081b4:	2301      	movs	r3, #1
 80081b6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80081b8:	4b11      	ldr	r3, [pc, #68]	; (8008200 <xTaskIncrementTick+0x16c>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d007      	beq.n	80081d0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80081c0:	2301      	movs	r3, #1
 80081c2:	617b      	str	r3, [r7, #20]
 80081c4:	e004      	b.n	80081d0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80081c6:	4b0f      	ldr	r3, [pc, #60]	; (8008204 <xTaskIncrementTick+0x170>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	3301      	adds	r3, #1
 80081cc:	4a0d      	ldr	r2, [pc, #52]	; (8008204 <xTaskIncrementTick+0x170>)
 80081ce:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80081d0:	697b      	ldr	r3, [r7, #20]
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3718      	adds	r7, #24
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	200008f8 	.word	0x200008f8
 80081e0:	200008dc 	.word	0x200008dc
 80081e4:	200008d4 	.word	0x200008d4
 80081e8:	200008d8 	.word	0x200008d8
 80081ec:	200008f0 	.word	0x200008f0
 80081f0:	200008f4 	.word	0x200008f4
 80081f4:	200008e0 	.word	0x200008e0
 80081f8:	20000474 	.word	0x20000474
 80081fc:	20000470 	.word	0x20000470
 8008200:	200008ec 	.word	0x200008ec
 8008204:	200008e8 	.word	0x200008e8

08008208 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008208:	b480      	push	{r7}
 800820a:	b085      	sub	sp, #20
 800820c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800820e:	4b2a      	ldr	r3, [pc, #168]	; (80082b8 <vTaskSwitchContext+0xb0>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d003      	beq.n	800821e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008216:	4b29      	ldr	r3, [pc, #164]	; (80082bc <vTaskSwitchContext+0xb4>)
 8008218:	2201      	movs	r2, #1
 800821a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800821c:	e046      	b.n	80082ac <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800821e:	4b27      	ldr	r3, [pc, #156]	; (80082bc <vTaskSwitchContext+0xb4>)
 8008220:	2200      	movs	r2, #0
 8008222:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008224:	4b26      	ldr	r3, [pc, #152]	; (80082c0 <vTaskSwitchContext+0xb8>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	60fb      	str	r3, [r7, #12]
 800822a:	e010      	b.n	800824e <vTaskSwitchContext+0x46>
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d10a      	bne.n	8008248 <vTaskSwitchContext+0x40>
	__asm volatile
 8008232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008236:	f383 8811 	msr	BASEPRI, r3
 800823a:	f3bf 8f6f 	isb	sy
 800823e:	f3bf 8f4f 	dsb	sy
 8008242:	607b      	str	r3, [r7, #4]
}
 8008244:	bf00      	nop
 8008246:	e7fe      	b.n	8008246 <vTaskSwitchContext+0x3e>
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	3b01      	subs	r3, #1
 800824c:	60fb      	str	r3, [r7, #12]
 800824e:	491d      	ldr	r1, [pc, #116]	; (80082c4 <vTaskSwitchContext+0xbc>)
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	4613      	mov	r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	4413      	add	r3, r2
 8008258:	009b      	lsls	r3, r3, #2
 800825a:	440b      	add	r3, r1
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d0e4      	beq.n	800822c <vTaskSwitchContext+0x24>
 8008262:	68fa      	ldr	r2, [r7, #12]
 8008264:	4613      	mov	r3, r2
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	4413      	add	r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	4a15      	ldr	r2, [pc, #84]	; (80082c4 <vTaskSwitchContext+0xbc>)
 800826e:	4413      	add	r3, r2
 8008270:	60bb      	str	r3, [r7, #8]
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	685a      	ldr	r2, [r3, #4]
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	605a      	str	r2, [r3, #4]
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	685a      	ldr	r2, [r3, #4]
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	3308      	adds	r3, #8
 8008284:	429a      	cmp	r2, r3
 8008286:	d104      	bne.n	8008292 <vTaskSwitchContext+0x8a>
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	685a      	ldr	r2, [r3, #4]
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	605a      	str	r2, [r3, #4]
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	4a0b      	ldr	r2, [pc, #44]	; (80082c8 <vTaskSwitchContext+0xc0>)
 800829a:	6013      	str	r3, [r2, #0]
 800829c:	4a08      	ldr	r2, [pc, #32]	; (80082c0 <vTaskSwitchContext+0xb8>)
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80082a2:	4b09      	ldr	r3, [pc, #36]	; (80082c8 <vTaskSwitchContext+0xc0>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	3354      	adds	r3, #84	; 0x54
 80082a8:	4a08      	ldr	r2, [pc, #32]	; (80082cc <vTaskSwitchContext+0xc4>)
 80082aa:	6013      	str	r3, [r2, #0]
}
 80082ac:	bf00      	nop
 80082ae:	3714      	adds	r7, #20
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr
 80082b8:	200008f8 	.word	0x200008f8
 80082bc:	200008ec 	.word	0x200008ec
 80082c0:	200008e0 	.word	0x200008e0
 80082c4:	20000474 	.word	0x20000474
 80082c8:	20000470 	.word	0x20000470
 80082cc:	20000060 	.word	0x20000060

080082d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082d6:	4b0c      	ldr	r3, [pc, #48]	; (8008308 <prvResetNextTaskUnblockTime+0x38>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d104      	bne.n	80082ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80082e0:	4b0a      	ldr	r3, [pc, #40]	; (800830c <prvResetNextTaskUnblockTime+0x3c>)
 80082e2:	f04f 32ff 	mov.w	r2, #4294967295
 80082e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80082e8:	e008      	b.n	80082fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082ea:	4b07      	ldr	r3, [pc, #28]	; (8008308 <prvResetNextTaskUnblockTime+0x38>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	68db      	ldr	r3, [r3, #12]
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	4a04      	ldr	r2, [pc, #16]	; (800830c <prvResetNextTaskUnblockTime+0x3c>)
 80082fa:	6013      	str	r3, [r2, #0]
}
 80082fc:	bf00      	nop
 80082fe:	370c      	adds	r7, #12
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr
 8008308:	200008d4 	.word	0x200008d4
 800830c:	200008f4 	.word	0x200008f4

08008310 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008316:	4b0b      	ldr	r3, [pc, #44]	; (8008344 <xTaskGetSchedulerState+0x34>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d102      	bne.n	8008324 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800831e:	2301      	movs	r3, #1
 8008320:	607b      	str	r3, [r7, #4]
 8008322:	e008      	b.n	8008336 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008324:	4b08      	ldr	r3, [pc, #32]	; (8008348 <xTaskGetSchedulerState+0x38>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d102      	bne.n	8008332 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800832c:	2302      	movs	r3, #2
 800832e:	607b      	str	r3, [r7, #4]
 8008330:	e001      	b.n	8008336 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008332:	2300      	movs	r3, #0
 8008334:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008336:	687b      	ldr	r3, [r7, #4]
	}
 8008338:	4618      	mov	r0, r3
 800833a:	370c      	adds	r7, #12
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr
 8008344:	200008e4 	.word	0x200008e4
 8008348:	200008f8 	.word	0x200008f8
 800834c:	00000000 	.word	0x00000000

08008350 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008350:	4b07      	ldr	r3, [pc, #28]	; (8008370 <pxCurrentTCBConst2>)
 8008352:	6819      	ldr	r1, [r3, #0]
 8008354:	6808      	ldr	r0, [r1, #0]
 8008356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800835a:	f380 8809 	msr	PSP, r0
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f04f 0000 	mov.w	r0, #0
 8008366:	f380 8811 	msr	BASEPRI, r0
 800836a:	4770      	bx	lr
 800836c:	f3af 8000 	nop.w

08008370 <pxCurrentTCBConst2>:
 8008370:	20000470 	.word	0x20000470
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008374:	bf00      	nop
 8008376:	bf00      	nop
	...

08008380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008380:	f3ef 8009 	mrs	r0, PSP
 8008384:	f3bf 8f6f 	isb	sy
 8008388:	4b15      	ldr	r3, [pc, #84]	; (80083e0 <pxCurrentTCBConst>)
 800838a:	681a      	ldr	r2, [r3, #0]
 800838c:	f01e 0f10 	tst.w	lr, #16
 8008390:	bf08      	it	eq
 8008392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800839a:	6010      	str	r0, [r2, #0]
 800839c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80083a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80083a4:	f380 8811 	msr	BASEPRI, r0
 80083a8:	f3bf 8f4f 	dsb	sy
 80083ac:	f3bf 8f6f 	isb	sy
 80083b0:	f7ff ff2a 	bl	8008208 <vTaskSwitchContext>
 80083b4:	f04f 0000 	mov.w	r0, #0
 80083b8:	f380 8811 	msr	BASEPRI, r0
 80083bc:	bc09      	pop	{r0, r3}
 80083be:	6819      	ldr	r1, [r3, #0]
 80083c0:	6808      	ldr	r0, [r1, #0]
 80083c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c6:	f01e 0f10 	tst.w	lr, #16
 80083ca:	bf08      	it	eq
 80083cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80083d0:	f380 8809 	msr	PSP, r0
 80083d4:	f3bf 8f6f 	isb	sy
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	f3af 8000 	nop.w

080083e0 <pxCurrentTCBConst>:
 80083e0:	20000470 	.word	0x20000470
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80083e4:	bf00      	nop
 80083e6:	bf00      	nop

080083e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b082      	sub	sp, #8
 80083ec:	af00      	add	r7, sp, #0
	__asm volatile
 80083ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f2:	f383 8811 	msr	BASEPRI, r3
 80083f6:	f3bf 8f6f 	isb	sy
 80083fa:	f3bf 8f4f 	dsb	sy
 80083fe:	607b      	str	r3, [r7, #4]
}
 8008400:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008402:	f7ff fe47 	bl	8008094 <xTaskIncrementTick>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d003      	beq.n	8008414 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800840c:	4b06      	ldr	r3, [pc, #24]	; (8008428 <xPortSysTickHandler+0x40>)
 800840e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008412:	601a      	str	r2, [r3, #0]
 8008414:	2300      	movs	r3, #0
 8008416:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800841e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008420:	bf00      	nop
 8008422:	3708      	adds	r7, #8
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}
 8008428:	e000ed04 	.word	0xe000ed04

0800842c <__cvt>:
 800842c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008430:	ec55 4b10 	vmov	r4, r5, d0
 8008434:	2d00      	cmp	r5, #0
 8008436:	460e      	mov	r6, r1
 8008438:	4619      	mov	r1, r3
 800843a:	462b      	mov	r3, r5
 800843c:	bfbb      	ittet	lt
 800843e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008442:	461d      	movlt	r5, r3
 8008444:	2300      	movge	r3, #0
 8008446:	232d      	movlt	r3, #45	; 0x2d
 8008448:	700b      	strb	r3, [r1, #0]
 800844a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800844c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008450:	4691      	mov	r9, r2
 8008452:	f023 0820 	bic.w	r8, r3, #32
 8008456:	bfbc      	itt	lt
 8008458:	4622      	movlt	r2, r4
 800845a:	4614      	movlt	r4, r2
 800845c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008460:	d005      	beq.n	800846e <__cvt+0x42>
 8008462:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008466:	d100      	bne.n	800846a <__cvt+0x3e>
 8008468:	3601      	adds	r6, #1
 800846a:	2102      	movs	r1, #2
 800846c:	e000      	b.n	8008470 <__cvt+0x44>
 800846e:	2103      	movs	r1, #3
 8008470:	ab03      	add	r3, sp, #12
 8008472:	9301      	str	r3, [sp, #4]
 8008474:	ab02      	add	r3, sp, #8
 8008476:	9300      	str	r3, [sp, #0]
 8008478:	ec45 4b10 	vmov	d0, r4, r5
 800847c:	4653      	mov	r3, sl
 800847e:	4632      	mov	r2, r6
 8008480:	f000 fe8a 	bl	8009198 <_dtoa_r>
 8008484:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008488:	4607      	mov	r7, r0
 800848a:	d102      	bne.n	8008492 <__cvt+0x66>
 800848c:	f019 0f01 	tst.w	r9, #1
 8008490:	d022      	beq.n	80084d8 <__cvt+0xac>
 8008492:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008496:	eb07 0906 	add.w	r9, r7, r6
 800849a:	d110      	bne.n	80084be <__cvt+0x92>
 800849c:	783b      	ldrb	r3, [r7, #0]
 800849e:	2b30      	cmp	r3, #48	; 0x30
 80084a0:	d10a      	bne.n	80084b8 <__cvt+0x8c>
 80084a2:	2200      	movs	r2, #0
 80084a4:	2300      	movs	r3, #0
 80084a6:	4620      	mov	r0, r4
 80084a8:	4629      	mov	r1, r5
 80084aa:	f7f8 fb0d 	bl	8000ac8 <__aeabi_dcmpeq>
 80084ae:	b918      	cbnz	r0, 80084b8 <__cvt+0x8c>
 80084b0:	f1c6 0601 	rsb	r6, r6, #1
 80084b4:	f8ca 6000 	str.w	r6, [sl]
 80084b8:	f8da 3000 	ldr.w	r3, [sl]
 80084bc:	4499      	add	r9, r3
 80084be:	2200      	movs	r2, #0
 80084c0:	2300      	movs	r3, #0
 80084c2:	4620      	mov	r0, r4
 80084c4:	4629      	mov	r1, r5
 80084c6:	f7f8 faff 	bl	8000ac8 <__aeabi_dcmpeq>
 80084ca:	b108      	cbz	r0, 80084d0 <__cvt+0xa4>
 80084cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80084d0:	2230      	movs	r2, #48	; 0x30
 80084d2:	9b03      	ldr	r3, [sp, #12]
 80084d4:	454b      	cmp	r3, r9
 80084d6:	d307      	bcc.n	80084e8 <__cvt+0xbc>
 80084d8:	9b03      	ldr	r3, [sp, #12]
 80084da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084dc:	1bdb      	subs	r3, r3, r7
 80084de:	4638      	mov	r0, r7
 80084e0:	6013      	str	r3, [r2, #0]
 80084e2:	b004      	add	sp, #16
 80084e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084e8:	1c59      	adds	r1, r3, #1
 80084ea:	9103      	str	r1, [sp, #12]
 80084ec:	701a      	strb	r2, [r3, #0]
 80084ee:	e7f0      	b.n	80084d2 <__cvt+0xa6>

080084f0 <__exponent>:
 80084f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084f2:	4603      	mov	r3, r0
 80084f4:	2900      	cmp	r1, #0
 80084f6:	bfb8      	it	lt
 80084f8:	4249      	neglt	r1, r1
 80084fa:	f803 2b02 	strb.w	r2, [r3], #2
 80084fe:	bfb4      	ite	lt
 8008500:	222d      	movlt	r2, #45	; 0x2d
 8008502:	222b      	movge	r2, #43	; 0x2b
 8008504:	2909      	cmp	r1, #9
 8008506:	7042      	strb	r2, [r0, #1]
 8008508:	dd2a      	ble.n	8008560 <__exponent+0x70>
 800850a:	f10d 0207 	add.w	r2, sp, #7
 800850e:	4617      	mov	r7, r2
 8008510:	260a      	movs	r6, #10
 8008512:	4694      	mov	ip, r2
 8008514:	fb91 f5f6 	sdiv	r5, r1, r6
 8008518:	fb06 1415 	mls	r4, r6, r5, r1
 800851c:	3430      	adds	r4, #48	; 0x30
 800851e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008522:	460c      	mov	r4, r1
 8008524:	2c63      	cmp	r4, #99	; 0x63
 8008526:	f102 32ff 	add.w	r2, r2, #4294967295
 800852a:	4629      	mov	r1, r5
 800852c:	dcf1      	bgt.n	8008512 <__exponent+0x22>
 800852e:	3130      	adds	r1, #48	; 0x30
 8008530:	f1ac 0402 	sub.w	r4, ip, #2
 8008534:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008538:	1c41      	adds	r1, r0, #1
 800853a:	4622      	mov	r2, r4
 800853c:	42ba      	cmp	r2, r7
 800853e:	d30a      	bcc.n	8008556 <__exponent+0x66>
 8008540:	f10d 0209 	add.w	r2, sp, #9
 8008544:	eba2 020c 	sub.w	r2, r2, ip
 8008548:	42bc      	cmp	r4, r7
 800854a:	bf88      	it	hi
 800854c:	2200      	movhi	r2, #0
 800854e:	4413      	add	r3, r2
 8008550:	1a18      	subs	r0, r3, r0
 8008552:	b003      	add	sp, #12
 8008554:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008556:	f812 5b01 	ldrb.w	r5, [r2], #1
 800855a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800855e:	e7ed      	b.n	800853c <__exponent+0x4c>
 8008560:	2330      	movs	r3, #48	; 0x30
 8008562:	3130      	adds	r1, #48	; 0x30
 8008564:	7083      	strb	r3, [r0, #2]
 8008566:	70c1      	strb	r1, [r0, #3]
 8008568:	1d03      	adds	r3, r0, #4
 800856a:	e7f1      	b.n	8008550 <__exponent+0x60>

0800856c <_printf_float>:
 800856c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008570:	ed2d 8b02 	vpush	{d8}
 8008574:	b08d      	sub	sp, #52	; 0x34
 8008576:	460c      	mov	r4, r1
 8008578:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800857c:	4616      	mov	r6, r2
 800857e:	461f      	mov	r7, r3
 8008580:	4605      	mov	r5, r0
 8008582:	f000 fcfb 	bl	8008f7c <_localeconv_r>
 8008586:	f8d0 a000 	ldr.w	sl, [r0]
 800858a:	4650      	mov	r0, sl
 800858c:	f7f7 fe70 	bl	8000270 <strlen>
 8008590:	2300      	movs	r3, #0
 8008592:	930a      	str	r3, [sp, #40]	; 0x28
 8008594:	6823      	ldr	r3, [r4, #0]
 8008596:	9305      	str	r3, [sp, #20]
 8008598:	f8d8 3000 	ldr.w	r3, [r8]
 800859c:	f894 b018 	ldrb.w	fp, [r4, #24]
 80085a0:	3307      	adds	r3, #7
 80085a2:	f023 0307 	bic.w	r3, r3, #7
 80085a6:	f103 0208 	add.w	r2, r3, #8
 80085aa:	f8c8 2000 	str.w	r2, [r8]
 80085ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80085b6:	9307      	str	r3, [sp, #28]
 80085b8:	f8cd 8018 	str.w	r8, [sp, #24]
 80085bc:	ee08 0a10 	vmov	s16, r0
 80085c0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80085c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085c8:	4b9e      	ldr	r3, [pc, #632]	; (8008844 <_printf_float+0x2d8>)
 80085ca:	f04f 32ff 	mov.w	r2, #4294967295
 80085ce:	f7f8 faad 	bl	8000b2c <__aeabi_dcmpun>
 80085d2:	bb88      	cbnz	r0, 8008638 <_printf_float+0xcc>
 80085d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085d8:	4b9a      	ldr	r3, [pc, #616]	; (8008844 <_printf_float+0x2d8>)
 80085da:	f04f 32ff 	mov.w	r2, #4294967295
 80085de:	f7f8 fa87 	bl	8000af0 <__aeabi_dcmple>
 80085e2:	bb48      	cbnz	r0, 8008638 <_printf_float+0xcc>
 80085e4:	2200      	movs	r2, #0
 80085e6:	2300      	movs	r3, #0
 80085e8:	4640      	mov	r0, r8
 80085ea:	4649      	mov	r1, r9
 80085ec:	f7f8 fa76 	bl	8000adc <__aeabi_dcmplt>
 80085f0:	b110      	cbz	r0, 80085f8 <_printf_float+0x8c>
 80085f2:	232d      	movs	r3, #45	; 0x2d
 80085f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085f8:	4a93      	ldr	r2, [pc, #588]	; (8008848 <_printf_float+0x2dc>)
 80085fa:	4b94      	ldr	r3, [pc, #592]	; (800884c <_printf_float+0x2e0>)
 80085fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008600:	bf94      	ite	ls
 8008602:	4690      	movls	r8, r2
 8008604:	4698      	movhi	r8, r3
 8008606:	2303      	movs	r3, #3
 8008608:	6123      	str	r3, [r4, #16]
 800860a:	9b05      	ldr	r3, [sp, #20]
 800860c:	f023 0304 	bic.w	r3, r3, #4
 8008610:	6023      	str	r3, [r4, #0]
 8008612:	f04f 0900 	mov.w	r9, #0
 8008616:	9700      	str	r7, [sp, #0]
 8008618:	4633      	mov	r3, r6
 800861a:	aa0b      	add	r2, sp, #44	; 0x2c
 800861c:	4621      	mov	r1, r4
 800861e:	4628      	mov	r0, r5
 8008620:	f000 f9da 	bl	80089d8 <_printf_common>
 8008624:	3001      	adds	r0, #1
 8008626:	f040 8090 	bne.w	800874a <_printf_float+0x1de>
 800862a:	f04f 30ff 	mov.w	r0, #4294967295
 800862e:	b00d      	add	sp, #52	; 0x34
 8008630:	ecbd 8b02 	vpop	{d8}
 8008634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008638:	4642      	mov	r2, r8
 800863a:	464b      	mov	r3, r9
 800863c:	4640      	mov	r0, r8
 800863e:	4649      	mov	r1, r9
 8008640:	f7f8 fa74 	bl	8000b2c <__aeabi_dcmpun>
 8008644:	b140      	cbz	r0, 8008658 <_printf_float+0xec>
 8008646:	464b      	mov	r3, r9
 8008648:	2b00      	cmp	r3, #0
 800864a:	bfbc      	itt	lt
 800864c:	232d      	movlt	r3, #45	; 0x2d
 800864e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008652:	4a7f      	ldr	r2, [pc, #508]	; (8008850 <_printf_float+0x2e4>)
 8008654:	4b7f      	ldr	r3, [pc, #508]	; (8008854 <_printf_float+0x2e8>)
 8008656:	e7d1      	b.n	80085fc <_printf_float+0x90>
 8008658:	6863      	ldr	r3, [r4, #4]
 800865a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800865e:	9206      	str	r2, [sp, #24]
 8008660:	1c5a      	adds	r2, r3, #1
 8008662:	d13f      	bne.n	80086e4 <_printf_float+0x178>
 8008664:	2306      	movs	r3, #6
 8008666:	6063      	str	r3, [r4, #4]
 8008668:	9b05      	ldr	r3, [sp, #20]
 800866a:	6861      	ldr	r1, [r4, #4]
 800866c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008670:	2300      	movs	r3, #0
 8008672:	9303      	str	r3, [sp, #12]
 8008674:	ab0a      	add	r3, sp, #40	; 0x28
 8008676:	e9cd b301 	strd	fp, r3, [sp, #4]
 800867a:	ab09      	add	r3, sp, #36	; 0x24
 800867c:	ec49 8b10 	vmov	d0, r8, r9
 8008680:	9300      	str	r3, [sp, #0]
 8008682:	6022      	str	r2, [r4, #0]
 8008684:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008688:	4628      	mov	r0, r5
 800868a:	f7ff fecf 	bl	800842c <__cvt>
 800868e:	9b06      	ldr	r3, [sp, #24]
 8008690:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008692:	2b47      	cmp	r3, #71	; 0x47
 8008694:	4680      	mov	r8, r0
 8008696:	d108      	bne.n	80086aa <_printf_float+0x13e>
 8008698:	1cc8      	adds	r0, r1, #3
 800869a:	db02      	blt.n	80086a2 <_printf_float+0x136>
 800869c:	6863      	ldr	r3, [r4, #4]
 800869e:	4299      	cmp	r1, r3
 80086a0:	dd41      	ble.n	8008726 <_printf_float+0x1ba>
 80086a2:	f1ab 0302 	sub.w	r3, fp, #2
 80086a6:	fa5f fb83 	uxtb.w	fp, r3
 80086aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80086ae:	d820      	bhi.n	80086f2 <_printf_float+0x186>
 80086b0:	3901      	subs	r1, #1
 80086b2:	465a      	mov	r2, fp
 80086b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80086b8:	9109      	str	r1, [sp, #36]	; 0x24
 80086ba:	f7ff ff19 	bl	80084f0 <__exponent>
 80086be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086c0:	1813      	adds	r3, r2, r0
 80086c2:	2a01      	cmp	r2, #1
 80086c4:	4681      	mov	r9, r0
 80086c6:	6123      	str	r3, [r4, #16]
 80086c8:	dc02      	bgt.n	80086d0 <_printf_float+0x164>
 80086ca:	6822      	ldr	r2, [r4, #0]
 80086cc:	07d2      	lsls	r2, r2, #31
 80086ce:	d501      	bpl.n	80086d4 <_printf_float+0x168>
 80086d0:	3301      	adds	r3, #1
 80086d2:	6123      	str	r3, [r4, #16]
 80086d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d09c      	beq.n	8008616 <_printf_float+0xaa>
 80086dc:	232d      	movs	r3, #45	; 0x2d
 80086de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086e2:	e798      	b.n	8008616 <_printf_float+0xaa>
 80086e4:	9a06      	ldr	r2, [sp, #24]
 80086e6:	2a47      	cmp	r2, #71	; 0x47
 80086e8:	d1be      	bne.n	8008668 <_printf_float+0xfc>
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d1bc      	bne.n	8008668 <_printf_float+0xfc>
 80086ee:	2301      	movs	r3, #1
 80086f0:	e7b9      	b.n	8008666 <_printf_float+0xfa>
 80086f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80086f6:	d118      	bne.n	800872a <_printf_float+0x1be>
 80086f8:	2900      	cmp	r1, #0
 80086fa:	6863      	ldr	r3, [r4, #4]
 80086fc:	dd0b      	ble.n	8008716 <_printf_float+0x1aa>
 80086fe:	6121      	str	r1, [r4, #16]
 8008700:	b913      	cbnz	r3, 8008708 <_printf_float+0x19c>
 8008702:	6822      	ldr	r2, [r4, #0]
 8008704:	07d0      	lsls	r0, r2, #31
 8008706:	d502      	bpl.n	800870e <_printf_float+0x1a2>
 8008708:	3301      	adds	r3, #1
 800870a:	440b      	add	r3, r1
 800870c:	6123      	str	r3, [r4, #16]
 800870e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008710:	f04f 0900 	mov.w	r9, #0
 8008714:	e7de      	b.n	80086d4 <_printf_float+0x168>
 8008716:	b913      	cbnz	r3, 800871e <_printf_float+0x1b2>
 8008718:	6822      	ldr	r2, [r4, #0]
 800871a:	07d2      	lsls	r2, r2, #31
 800871c:	d501      	bpl.n	8008722 <_printf_float+0x1b6>
 800871e:	3302      	adds	r3, #2
 8008720:	e7f4      	b.n	800870c <_printf_float+0x1a0>
 8008722:	2301      	movs	r3, #1
 8008724:	e7f2      	b.n	800870c <_printf_float+0x1a0>
 8008726:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800872a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800872c:	4299      	cmp	r1, r3
 800872e:	db05      	blt.n	800873c <_printf_float+0x1d0>
 8008730:	6823      	ldr	r3, [r4, #0]
 8008732:	6121      	str	r1, [r4, #16]
 8008734:	07d8      	lsls	r0, r3, #31
 8008736:	d5ea      	bpl.n	800870e <_printf_float+0x1a2>
 8008738:	1c4b      	adds	r3, r1, #1
 800873a:	e7e7      	b.n	800870c <_printf_float+0x1a0>
 800873c:	2900      	cmp	r1, #0
 800873e:	bfd4      	ite	le
 8008740:	f1c1 0202 	rsble	r2, r1, #2
 8008744:	2201      	movgt	r2, #1
 8008746:	4413      	add	r3, r2
 8008748:	e7e0      	b.n	800870c <_printf_float+0x1a0>
 800874a:	6823      	ldr	r3, [r4, #0]
 800874c:	055a      	lsls	r2, r3, #21
 800874e:	d407      	bmi.n	8008760 <_printf_float+0x1f4>
 8008750:	6923      	ldr	r3, [r4, #16]
 8008752:	4642      	mov	r2, r8
 8008754:	4631      	mov	r1, r6
 8008756:	4628      	mov	r0, r5
 8008758:	47b8      	blx	r7
 800875a:	3001      	adds	r0, #1
 800875c:	d12c      	bne.n	80087b8 <_printf_float+0x24c>
 800875e:	e764      	b.n	800862a <_printf_float+0xbe>
 8008760:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008764:	f240 80e0 	bls.w	8008928 <_printf_float+0x3bc>
 8008768:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800876c:	2200      	movs	r2, #0
 800876e:	2300      	movs	r3, #0
 8008770:	f7f8 f9aa 	bl	8000ac8 <__aeabi_dcmpeq>
 8008774:	2800      	cmp	r0, #0
 8008776:	d034      	beq.n	80087e2 <_printf_float+0x276>
 8008778:	4a37      	ldr	r2, [pc, #220]	; (8008858 <_printf_float+0x2ec>)
 800877a:	2301      	movs	r3, #1
 800877c:	4631      	mov	r1, r6
 800877e:	4628      	mov	r0, r5
 8008780:	47b8      	blx	r7
 8008782:	3001      	adds	r0, #1
 8008784:	f43f af51 	beq.w	800862a <_printf_float+0xbe>
 8008788:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800878c:	429a      	cmp	r2, r3
 800878e:	db02      	blt.n	8008796 <_printf_float+0x22a>
 8008790:	6823      	ldr	r3, [r4, #0]
 8008792:	07d8      	lsls	r0, r3, #31
 8008794:	d510      	bpl.n	80087b8 <_printf_float+0x24c>
 8008796:	ee18 3a10 	vmov	r3, s16
 800879a:	4652      	mov	r2, sl
 800879c:	4631      	mov	r1, r6
 800879e:	4628      	mov	r0, r5
 80087a0:	47b8      	blx	r7
 80087a2:	3001      	adds	r0, #1
 80087a4:	f43f af41 	beq.w	800862a <_printf_float+0xbe>
 80087a8:	f04f 0800 	mov.w	r8, #0
 80087ac:	f104 091a 	add.w	r9, r4, #26
 80087b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087b2:	3b01      	subs	r3, #1
 80087b4:	4543      	cmp	r3, r8
 80087b6:	dc09      	bgt.n	80087cc <_printf_float+0x260>
 80087b8:	6823      	ldr	r3, [r4, #0]
 80087ba:	079b      	lsls	r3, r3, #30
 80087bc:	f100 8107 	bmi.w	80089ce <_printf_float+0x462>
 80087c0:	68e0      	ldr	r0, [r4, #12]
 80087c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087c4:	4298      	cmp	r0, r3
 80087c6:	bfb8      	it	lt
 80087c8:	4618      	movlt	r0, r3
 80087ca:	e730      	b.n	800862e <_printf_float+0xc2>
 80087cc:	2301      	movs	r3, #1
 80087ce:	464a      	mov	r2, r9
 80087d0:	4631      	mov	r1, r6
 80087d2:	4628      	mov	r0, r5
 80087d4:	47b8      	blx	r7
 80087d6:	3001      	adds	r0, #1
 80087d8:	f43f af27 	beq.w	800862a <_printf_float+0xbe>
 80087dc:	f108 0801 	add.w	r8, r8, #1
 80087e0:	e7e6      	b.n	80087b0 <_printf_float+0x244>
 80087e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	dc39      	bgt.n	800885c <_printf_float+0x2f0>
 80087e8:	4a1b      	ldr	r2, [pc, #108]	; (8008858 <_printf_float+0x2ec>)
 80087ea:	2301      	movs	r3, #1
 80087ec:	4631      	mov	r1, r6
 80087ee:	4628      	mov	r0, r5
 80087f0:	47b8      	blx	r7
 80087f2:	3001      	adds	r0, #1
 80087f4:	f43f af19 	beq.w	800862a <_printf_float+0xbe>
 80087f8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80087fc:	4313      	orrs	r3, r2
 80087fe:	d102      	bne.n	8008806 <_printf_float+0x29a>
 8008800:	6823      	ldr	r3, [r4, #0]
 8008802:	07d9      	lsls	r1, r3, #31
 8008804:	d5d8      	bpl.n	80087b8 <_printf_float+0x24c>
 8008806:	ee18 3a10 	vmov	r3, s16
 800880a:	4652      	mov	r2, sl
 800880c:	4631      	mov	r1, r6
 800880e:	4628      	mov	r0, r5
 8008810:	47b8      	blx	r7
 8008812:	3001      	adds	r0, #1
 8008814:	f43f af09 	beq.w	800862a <_printf_float+0xbe>
 8008818:	f04f 0900 	mov.w	r9, #0
 800881c:	f104 0a1a 	add.w	sl, r4, #26
 8008820:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008822:	425b      	negs	r3, r3
 8008824:	454b      	cmp	r3, r9
 8008826:	dc01      	bgt.n	800882c <_printf_float+0x2c0>
 8008828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800882a:	e792      	b.n	8008752 <_printf_float+0x1e6>
 800882c:	2301      	movs	r3, #1
 800882e:	4652      	mov	r2, sl
 8008830:	4631      	mov	r1, r6
 8008832:	4628      	mov	r0, r5
 8008834:	47b8      	blx	r7
 8008836:	3001      	adds	r0, #1
 8008838:	f43f aef7 	beq.w	800862a <_printf_float+0xbe>
 800883c:	f109 0901 	add.w	r9, r9, #1
 8008840:	e7ee      	b.n	8008820 <_printf_float+0x2b4>
 8008842:	bf00      	nop
 8008844:	7fefffff 	.word	0x7fefffff
 8008848:	0800b21c 	.word	0x0800b21c
 800884c:	0800b220 	.word	0x0800b220
 8008850:	0800b224 	.word	0x0800b224
 8008854:	0800b228 	.word	0x0800b228
 8008858:	0800b22c 	.word	0x0800b22c
 800885c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800885e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008860:	429a      	cmp	r2, r3
 8008862:	bfa8      	it	ge
 8008864:	461a      	movge	r2, r3
 8008866:	2a00      	cmp	r2, #0
 8008868:	4691      	mov	r9, r2
 800886a:	dc37      	bgt.n	80088dc <_printf_float+0x370>
 800886c:	f04f 0b00 	mov.w	fp, #0
 8008870:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008874:	f104 021a 	add.w	r2, r4, #26
 8008878:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800887a:	9305      	str	r3, [sp, #20]
 800887c:	eba3 0309 	sub.w	r3, r3, r9
 8008880:	455b      	cmp	r3, fp
 8008882:	dc33      	bgt.n	80088ec <_printf_float+0x380>
 8008884:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008888:	429a      	cmp	r2, r3
 800888a:	db3b      	blt.n	8008904 <_printf_float+0x398>
 800888c:	6823      	ldr	r3, [r4, #0]
 800888e:	07da      	lsls	r2, r3, #31
 8008890:	d438      	bmi.n	8008904 <_printf_float+0x398>
 8008892:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008896:	eba2 0903 	sub.w	r9, r2, r3
 800889a:	9b05      	ldr	r3, [sp, #20]
 800889c:	1ad2      	subs	r2, r2, r3
 800889e:	4591      	cmp	r9, r2
 80088a0:	bfa8      	it	ge
 80088a2:	4691      	movge	r9, r2
 80088a4:	f1b9 0f00 	cmp.w	r9, #0
 80088a8:	dc35      	bgt.n	8008916 <_printf_float+0x3aa>
 80088aa:	f04f 0800 	mov.w	r8, #0
 80088ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088b2:	f104 0a1a 	add.w	sl, r4, #26
 80088b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80088ba:	1a9b      	subs	r3, r3, r2
 80088bc:	eba3 0309 	sub.w	r3, r3, r9
 80088c0:	4543      	cmp	r3, r8
 80088c2:	f77f af79 	ble.w	80087b8 <_printf_float+0x24c>
 80088c6:	2301      	movs	r3, #1
 80088c8:	4652      	mov	r2, sl
 80088ca:	4631      	mov	r1, r6
 80088cc:	4628      	mov	r0, r5
 80088ce:	47b8      	blx	r7
 80088d0:	3001      	adds	r0, #1
 80088d2:	f43f aeaa 	beq.w	800862a <_printf_float+0xbe>
 80088d6:	f108 0801 	add.w	r8, r8, #1
 80088da:	e7ec      	b.n	80088b6 <_printf_float+0x34a>
 80088dc:	4613      	mov	r3, r2
 80088de:	4631      	mov	r1, r6
 80088e0:	4642      	mov	r2, r8
 80088e2:	4628      	mov	r0, r5
 80088e4:	47b8      	blx	r7
 80088e6:	3001      	adds	r0, #1
 80088e8:	d1c0      	bne.n	800886c <_printf_float+0x300>
 80088ea:	e69e      	b.n	800862a <_printf_float+0xbe>
 80088ec:	2301      	movs	r3, #1
 80088ee:	4631      	mov	r1, r6
 80088f0:	4628      	mov	r0, r5
 80088f2:	9205      	str	r2, [sp, #20]
 80088f4:	47b8      	blx	r7
 80088f6:	3001      	adds	r0, #1
 80088f8:	f43f ae97 	beq.w	800862a <_printf_float+0xbe>
 80088fc:	9a05      	ldr	r2, [sp, #20]
 80088fe:	f10b 0b01 	add.w	fp, fp, #1
 8008902:	e7b9      	b.n	8008878 <_printf_float+0x30c>
 8008904:	ee18 3a10 	vmov	r3, s16
 8008908:	4652      	mov	r2, sl
 800890a:	4631      	mov	r1, r6
 800890c:	4628      	mov	r0, r5
 800890e:	47b8      	blx	r7
 8008910:	3001      	adds	r0, #1
 8008912:	d1be      	bne.n	8008892 <_printf_float+0x326>
 8008914:	e689      	b.n	800862a <_printf_float+0xbe>
 8008916:	9a05      	ldr	r2, [sp, #20]
 8008918:	464b      	mov	r3, r9
 800891a:	4442      	add	r2, r8
 800891c:	4631      	mov	r1, r6
 800891e:	4628      	mov	r0, r5
 8008920:	47b8      	blx	r7
 8008922:	3001      	adds	r0, #1
 8008924:	d1c1      	bne.n	80088aa <_printf_float+0x33e>
 8008926:	e680      	b.n	800862a <_printf_float+0xbe>
 8008928:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800892a:	2a01      	cmp	r2, #1
 800892c:	dc01      	bgt.n	8008932 <_printf_float+0x3c6>
 800892e:	07db      	lsls	r3, r3, #31
 8008930:	d53a      	bpl.n	80089a8 <_printf_float+0x43c>
 8008932:	2301      	movs	r3, #1
 8008934:	4642      	mov	r2, r8
 8008936:	4631      	mov	r1, r6
 8008938:	4628      	mov	r0, r5
 800893a:	47b8      	blx	r7
 800893c:	3001      	adds	r0, #1
 800893e:	f43f ae74 	beq.w	800862a <_printf_float+0xbe>
 8008942:	ee18 3a10 	vmov	r3, s16
 8008946:	4652      	mov	r2, sl
 8008948:	4631      	mov	r1, r6
 800894a:	4628      	mov	r0, r5
 800894c:	47b8      	blx	r7
 800894e:	3001      	adds	r0, #1
 8008950:	f43f ae6b 	beq.w	800862a <_printf_float+0xbe>
 8008954:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008958:	2200      	movs	r2, #0
 800895a:	2300      	movs	r3, #0
 800895c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008960:	f7f8 f8b2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008964:	b9d8      	cbnz	r0, 800899e <_printf_float+0x432>
 8008966:	f10a 33ff 	add.w	r3, sl, #4294967295
 800896a:	f108 0201 	add.w	r2, r8, #1
 800896e:	4631      	mov	r1, r6
 8008970:	4628      	mov	r0, r5
 8008972:	47b8      	blx	r7
 8008974:	3001      	adds	r0, #1
 8008976:	d10e      	bne.n	8008996 <_printf_float+0x42a>
 8008978:	e657      	b.n	800862a <_printf_float+0xbe>
 800897a:	2301      	movs	r3, #1
 800897c:	4652      	mov	r2, sl
 800897e:	4631      	mov	r1, r6
 8008980:	4628      	mov	r0, r5
 8008982:	47b8      	blx	r7
 8008984:	3001      	adds	r0, #1
 8008986:	f43f ae50 	beq.w	800862a <_printf_float+0xbe>
 800898a:	f108 0801 	add.w	r8, r8, #1
 800898e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008990:	3b01      	subs	r3, #1
 8008992:	4543      	cmp	r3, r8
 8008994:	dcf1      	bgt.n	800897a <_printf_float+0x40e>
 8008996:	464b      	mov	r3, r9
 8008998:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800899c:	e6da      	b.n	8008754 <_printf_float+0x1e8>
 800899e:	f04f 0800 	mov.w	r8, #0
 80089a2:	f104 0a1a 	add.w	sl, r4, #26
 80089a6:	e7f2      	b.n	800898e <_printf_float+0x422>
 80089a8:	2301      	movs	r3, #1
 80089aa:	4642      	mov	r2, r8
 80089ac:	e7df      	b.n	800896e <_printf_float+0x402>
 80089ae:	2301      	movs	r3, #1
 80089b0:	464a      	mov	r2, r9
 80089b2:	4631      	mov	r1, r6
 80089b4:	4628      	mov	r0, r5
 80089b6:	47b8      	blx	r7
 80089b8:	3001      	adds	r0, #1
 80089ba:	f43f ae36 	beq.w	800862a <_printf_float+0xbe>
 80089be:	f108 0801 	add.w	r8, r8, #1
 80089c2:	68e3      	ldr	r3, [r4, #12]
 80089c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80089c6:	1a5b      	subs	r3, r3, r1
 80089c8:	4543      	cmp	r3, r8
 80089ca:	dcf0      	bgt.n	80089ae <_printf_float+0x442>
 80089cc:	e6f8      	b.n	80087c0 <_printf_float+0x254>
 80089ce:	f04f 0800 	mov.w	r8, #0
 80089d2:	f104 0919 	add.w	r9, r4, #25
 80089d6:	e7f4      	b.n	80089c2 <_printf_float+0x456>

080089d8 <_printf_common>:
 80089d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089dc:	4616      	mov	r6, r2
 80089de:	4699      	mov	r9, r3
 80089e0:	688a      	ldr	r2, [r1, #8]
 80089e2:	690b      	ldr	r3, [r1, #16]
 80089e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80089e8:	4293      	cmp	r3, r2
 80089ea:	bfb8      	it	lt
 80089ec:	4613      	movlt	r3, r2
 80089ee:	6033      	str	r3, [r6, #0]
 80089f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80089f4:	4607      	mov	r7, r0
 80089f6:	460c      	mov	r4, r1
 80089f8:	b10a      	cbz	r2, 80089fe <_printf_common+0x26>
 80089fa:	3301      	adds	r3, #1
 80089fc:	6033      	str	r3, [r6, #0]
 80089fe:	6823      	ldr	r3, [r4, #0]
 8008a00:	0699      	lsls	r1, r3, #26
 8008a02:	bf42      	ittt	mi
 8008a04:	6833      	ldrmi	r3, [r6, #0]
 8008a06:	3302      	addmi	r3, #2
 8008a08:	6033      	strmi	r3, [r6, #0]
 8008a0a:	6825      	ldr	r5, [r4, #0]
 8008a0c:	f015 0506 	ands.w	r5, r5, #6
 8008a10:	d106      	bne.n	8008a20 <_printf_common+0x48>
 8008a12:	f104 0a19 	add.w	sl, r4, #25
 8008a16:	68e3      	ldr	r3, [r4, #12]
 8008a18:	6832      	ldr	r2, [r6, #0]
 8008a1a:	1a9b      	subs	r3, r3, r2
 8008a1c:	42ab      	cmp	r3, r5
 8008a1e:	dc26      	bgt.n	8008a6e <_printf_common+0x96>
 8008a20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a24:	1e13      	subs	r3, r2, #0
 8008a26:	6822      	ldr	r2, [r4, #0]
 8008a28:	bf18      	it	ne
 8008a2a:	2301      	movne	r3, #1
 8008a2c:	0692      	lsls	r2, r2, #26
 8008a2e:	d42b      	bmi.n	8008a88 <_printf_common+0xb0>
 8008a30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a34:	4649      	mov	r1, r9
 8008a36:	4638      	mov	r0, r7
 8008a38:	47c0      	blx	r8
 8008a3a:	3001      	adds	r0, #1
 8008a3c:	d01e      	beq.n	8008a7c <_printf_common+0xa4>
 8008a3e:	6823      	ldr	r3, [r4, #0]
 8008a40:	6922      	ldr	r2, [r4, #16]
 8008a42:	f003 0306 	and.w	r3, r3, #6
 8008a46:	2b04      	cmp	r3, #4
 8008a48:	bf02      	ittt	eq
 8008a4a:	68e5      	ldreq	r5, [r4, #12]
 8008a4c:	6833      	ldreq	r3, [r6, #0]
 8008a4e:	1aed      	subeq	r5, r5, r3
 8008a50:	68a3      	ldr	r3, [r4, #8]
 8008a52:	bf0c      	ite	eq
 8008a54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a58:	2500      	movne	r5, #0
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	bfc4      	itt	gt
 8008a5e:	1a9b      	subgt	r3, r3, r2
 8008a60:	18ed      	addgt	r5, r5, r3
 8008a62:	2600      	movs	r6, #0
 8008a64:	341a      	adds	r4, #26
 8008a66:	42b5      	cmp	r5, r6
 8008a68:	d11a      	bne.n	8008aa0 <_printf_common+0xc8>
 8008a6a:	2000      	movs	r0, #0
 8008a6c:	e008      	b.n	8008a80 <_printf_common+0xa8>
 8008a6e:	2301      	movs	r3, #1
 8008a70:	4652      	mov	r2, sl
 8008a72:	4649      	mov	r1, r9
 8008a74:	4638      	mov	r0, r7
 8008a76:	47c0      	blx	r8
 8008a78:	3001      	adds	r0, #1
 8008a7a:	d103      	bne.n	8008a84 <_printf_common+0xac>
 8008a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a84:	3501      	adds	r5, #1
 8008a86:	e7c6      	b.n	8008a16 <_printf_common+0x3e>
 8008a88:	18e1      	adds	r1, r4, r3
 8008a8a:	1c5a      	adds	r2, r3, #1
 8008a8c:	2030      	movs	r0, #48	; 0x30
 8008a8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a92:	4422      	add	r2, r4
 8008a94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a9c:	3302      	adds	r3, #2
 8008a9e:	e7c7      	b.n	8008a30 <_printf_common+0x58>
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	4622      	mov	r2, r4
 8008aa4:	4649      	mov	r1, r9
 8008aa6:	4638      	mov	r0, r7
 8008aa8:	47c0      	blx	r8
 8008aaa:	3001      	adds	r0, #1
 8008aac:	d0e6      	beq.n	8008a7c <_printf_common+0xa4>
 8008aae:	3601      	adds	r6, #1
 8008ab0:	e7d9      	b.n	8008a66 <_printf_common+0x8e>
	...

08008ab4 <_printf_i>:
 8008ab4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab8:	7e0f      	ldrb	r7, [r1, #24]
 8008aba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008abc:	2f78      	cmp	r7, #120	; 0x78
 8008abe:	4691      	mov	r9, r2
 8008ac0:	4680      	mov	r8, r0
 8008ac2:	460c      	mov	r4, r1
 8008ac4:	469a      	mov	sl, r3
 8008ac6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008aca:	d807      	bhi.n	8008adc <_printf_i+0x28>
 8008acc:	2f62      	cmp	r7, #98	; 0x62
 8008ace:	d80a      	bhi.n	8008ae6 <_printf_i+0x32>
 8008ad0:	2f00      	cmp	r7, #0
 8008ad2:	f000 80d4 	beq.w	8008c7e <_printf_i+0x1ca>
 8008ad6:	2f58      	cmp	r7, #88	; 0x58
 8008ad8:	f000 80c0 	beq.w	8008c5c <_printf_i+0x1a8>
 8008adc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ae0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ae4:	e03a      	b.n	8008b5c <_printf_i+0xa8>
 8008ae6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008aea:	2b15      	cmp	r3, #21
 8008aec:	d8f6      	bhi.n	8008adc <_printf_i+0x28>
 8008aee:	a101      	add	r1, pc, #4	; (adr r1, 8008af4 <_printf_i+0x40>)
 8008af0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008af4:	08008b4d 	.word	0x08008b4d
 8008af8:	08008b61 	.word	0x08008b61
 8008afc:	08008add 	.word	0x08008add
 8008b00:	08008add 	.word	0x08008add
 8008b04:	08008add 	.word	0x08008add
 8008b08:	08008add 	.word	0x08008add
 8008b0c:	08008b61 	.word	0x08008b61
 8008b10:	08008add 	.word	0x08008add
 8008b14:	08008add 	.word	0x08008add
 8008b18:	08008add 	.word	0x08008add
 8008b1c:	08008add 	.word	0x08008add
 8008b20:	08008c65 	.word	0x08008c65
 8008b24:	08008b8d 	.word	0x08008b8d
 8008b28:	08008c1f 	.word	0x08008c1f
 8008b2c:	08008add 	.word	0x08008add
 8008b30:	08008add 	.word	0x08008add
 8008b34:	08008c87 	.word	0x08008c87
 8008b38:	08008add 	.word	0x08008add
 8008b3c:	08008b8d 	.word	0x08008b8d
 8008b40:	08008add 	.word	0x08008add
 8008b44:	08008add 	.word	0x08008add
 8008b48:	08008c27 	.word	0x08008c27
 8008b4c:	682b      	ldr	r3, [r5, #0]
 8008b4e:	1d1a      	adds	r2, r3, #4
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	602a      	str	r2, [r5, #0]
 8008b54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	e09f      	b.n	8008ca0 <_printf_i+0x1ec>
 8008b60:	6820      	ldr	r0, [r4, #0]
 8008b62:	682b      	ldr	r3, [r5, #0]
 8008b64:	0607      	lsls	r7, r0, #24
 8008b66:	f103 0104 	add.w	r1, r3, #4
 8008b6a:	6029      	str	r1, [r5, #0]
 8008b6c:	d501      	bpl.n	8008b72 <_printf_i+0xbe>
 8008b6e:	681e      	ldr	r6, [r3, #0]
 8008b70:	e003      	b.n	8008b7a <_printf_i+0xc6>
 8008b72:	0646      	lsls	r6, r0, #25
 8008b74:	d5fb      	bpl.n	8008b6e <_printf_i+0xba>
 8008b76:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008b7a:	2e00      	cmp	r6, #0
 8008b7c:	da03      	bge.n	8008b86 <_printf_i+0xd2>
 8008b7e:	232d      	movs	r3, #45	; 0x2d
 8008b80:	4276      	negs	r6, r6
 8008b82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b86:	485a      	ldr	r0, [pc, #360]	; (8008cf0 <_printf_i+0x23c>)
 8008b88:	230a      	movs	r3, #10
 8008b8a:	e012      	b.n	8008bb2 <_printf_i+0xfe>
 8008b8c:	682b      	ldr	r3, [r5, #0]
 8008b8e:	6820      	ldr	r0, [r4, #0]
 8008b90:	1d19      	adds	r1, r3, #4
 8008b92:	6029      	str	r1, [r5, #0]
 8008b94:	0605      	lsls	r5, r0, #24
 8008b96:	d501      	bpl.n	8008b9c <_printf_i+0xe8>
 8008b98:	681e      	ldr	r6, [r3, #0]
 8008b9a:	e002      	b.n	8008ba2 <_printf_i+0xee>
 8008b9c:	0641      	lsls	r1, r0, #25
 8008b9e:	d5fb      	bpl.n	8008b98 <_printf_i+0xe4>
 8008ba0:	881e      	ldrh	r6, [r3, #0]
 8008ba2:	4853      	ldr	r0, [pc, #332]	; (8008cf0 <_printf_i+0x23c>)
 8008ba4:	2f6f      	cmp	r7, #111	; 0x6f
 8008ba6:	bf0c      	ite	eq
 8008ba8:	2308      	moveq	r3, #8
 8008baa:	230a      	movne	r3, #10
 8008bac:	2100      	movs	r1, #0
 8008bae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008bb2:	6865      	ldr	r5, [r4, #4]
 8008bb4:	60a5      	str	r5, [r4, #8]
 8008bb6:	2d00      	cmp	r5, #0
 8008bb8:	bfa2      	ittt	ge
 8008bba:	6821      	ldrge	r1, [r4, #0]
 8008bbc:	f021 0104 	bicge.w	r1, r1, #4
 8008bc0:	6021      	strge	r1, [r4, #0]
 8008bc2:	b90e      	cbnz	r6, 8008bc8 <_printf_i+0x114>
 8008bc4:	2d00      	cmp	r5, #0
 8008bc6:	d04b      	beq.n	8008c60 <_printf_i+0x1ac>
 8008bc8:	4615      	mov	r5, r2
 8008bca:	fbb6 f1f3 	udiv	r1, r6, r3
 8008bce:	fb03 6711 	mls	r7, r3, r1, r6
 8008bd2:	5dc7      	ldrb	r7, [r0, r7]
 8008bd4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008bd8:	4637      	mov	r7, r6
 8008bda:	42bb      	cmp	r3, r7
 8008bdc:	460e      	mov	r6, r1
 8008bde:	d9f4      	bls.n	8008bca <_printf_i+0x116>
 8008be0:	2b08      	cmp	r3, #8
 8008be2:	d10b      	bne.n	8008bfc <_printf_i+0x148>
 8008be4:	6823      	ldr	r3, [r4, #0]
 8008be6:	07de      	lsls	r6, r3, #31
 8008be8:	d508      	bpl.n	8008bfc <_printf_i+0x148>
 8008bea:	6923      	ldr	r3, [r4, #16]
 8008bec:	6861      	ldr	r1, [r4, #4]
 8008bee:	4299      	cmp	r1, r3
 8008bf0:	bfde      	ittt	le
 8008bf2:	2330      	movle	r3, #48	; 0x30
 8008bf4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008bf8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008bfc:	1b52      	subs	r2, r2, r5
 8008bfe:	6122      	str	r2, [r4, #16]
 8008c00:	f8cd a000 	str.w	sl, [sp]
 8008c04:	464b      	mov	r3, r9
 8008c06:	aa03      	add	r2, sp, #12
 8008c08:	4621      	mov	r1, r4
 8008c0a:	4640      	mov	r0, r8
 8008c0c:	f7ff fee4 	bl	80089d8 <_printf_common>
 8008c10:	3001      	adds	r0, #1
 8008c12:	d14a      	bne.n	8008caa <_printf_i+0x1f6>
 8008c14:	f04f 30ff 	mov.w	r0, #4294967295
 8008c18:	b004      	add	sp, #16
 8008c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c1e:	6823      	ldr	r3, [r4, #0]
 8008c20:	f043 0320 	orr.w	r3, r3, #32
 8008c24:	6023      	str	r3, [r4, #0]
 8008c26:	4833      	ldr	r0, [pc, #204]	; (8008cf4 <_printf_i+0x240>)
 8008c28:	2778      	movs	r7, #120	; 0x78
 8008c2a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c2e:	6823      	ldr	r3, [r4, #0]
 8008c30:	6829      	ldr	r1, [r5, #0]
 8008c32:	061f      	lsls	r7, r3, #24
 8008c34:	f851 6b04 	ldr.w	r6, [r1], #4
 8008c38:	d402      	bmi.n	8008c40 <_printf_i+0x18c>
 8008c3a:	065f      	lsls	r7, r3, #25
 8008c3c:	bf48      	it	mi
 8008c3e:	b2b6      	uxthmi	r6, r6
 8008c40:	07df      	lsls	r7, r3, #31
 8008c42:	bf48      	it	mi
 8008c44:	f043 0320 	orrmi.w	r3, r3, #32
 8008c48:	6029      	str	r1, [r5, #0]
 8008c4a:	bf48      	it	mi
 8008c4c:	6023      	strmi	r3, [r4, #0]
 8008c4e:	b91e      	cbnz	r6, 8008c58 <_printf_i+0x1a4>
 8008c50:	6823      	ldr	r3, [r4, #0]
 8008c52:	f023 0320 	bic.w	r3, r3, #32
 8008c56:	6023      	str	r3, [r4, #0]
 8008c58:	2310      	movs	r3, #16
 8008c5a:	e7a7      	b.n	8008bac <_printf_i+0xf8>
 8008c5c:	4824      	ldr	r0, [pc, #144]	; (8008cf0 <_printf_i+0x23c>)
 8008c5e:	e7e4      	b.n	8008c2a <_printf_i+0x176>
 8008c60:	4615      	mov	r5, r2
 8008c62:	e7bd      	b.n	8008be0 <_printf_i+0x12c>
 8008c64:	682b      	ldr	r3, [r5, #0]
 8008c66:	6826      	ldr	r6, [r4, #0]
 8008c68:	6961      	ldr	r1, [r4, #20]
 8008c6a:	1d18      	adds	r0, r3, #4
 8008c6c:	6028      	str	r0, [r5, #0]
 8008c6e:	0635      	lsls	r5, r6, #24
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	d501      	bpl.n	8008c78 <_printf_i+0x1c4>
 8008c74:	6019      	str	r1, [r3, #0]
 8008c76:	e002      	b.n	8008c7e <_printf_i+0x1ca>
 8008c78:	0670      	lsls	r0, r6, #25
 8008c7a:	d5fb      	bpl.n	8008c74 <_printf_i+0x1c0>
 8008c7c:	8019      	strh	r1, [r3, #0]
 8008c7e:	2300      	movs	r3, #0
 8008c80:	6123      	str	r3, [r4, #16]
 8008c82:	4615      	mov	r5, r2
 8008c84:	e7bc      	b.n	8008c00 <_printf_i+0x14c>
 8008c86:	682b      	ldr	r3, [r5, #0]
 8008c88:	1d1a      	adds	r2, r3, #4
 8008c8a:	602a      	str	r2, [r5, #0]
 8008c8c:	681d      	ldr	r5, [r3, #0]
 8008c8e:	6862      	ldr	r2, [r4, #4]
 8008c90:	2100      	movs	r1, #0
 8008c92:	4628      	mov	r0, r5
 8008c94:	f7f7 fa9c 	bl	80001d0 <memchr>
 8008c98:	b108      	cbz	r0, 8008c9e <_printf_i+0x1ea>
 8008c9a:	1b40      	subs	r0, r0, r5
 8008c9c:	6060      	str	r0, [r4, #4]
 8008c9e:	6863      	ldr	r3, [r4, #4]
 8008ca0:	6123      	str	r3, [r4, #16]
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ca8:	e7aa      	b.n	8008c00 <_printf_i+0x14c>
 8008caa:	6923      	ldr	r3, [r4, #16]
 8008cac:	462a      	mov	r2, r5
 8008cae:	4649      	mov	r1, r9
 8008cb0:	4640      	mov	r0, r8
 8008cb2:	47d0      	blx	sl
 8008cb4:	3001      	adds	r0, #1
 8008cb6:	d0ad      	beq.n	8008c14 <_printf_i+0x160>
 8008cb8:	6823      	ldr	r3, [r4, #0]
 8008cba:	079b      	lsls	r3, r3, #30
 8008cbc:	d413      	bmi.n	8008ce6 <_printf_i+0x232>
 8008cbe:	68e0      	ldr	r0, [r4, #12]
 8008cc0:	9b03      	ldr	r3, [sp, #12]
 8008cc2:	4298      	cmp	r0, r3
 8008cc4:	bfb8      	it	lt
 8008cc6:	4618      	movlt	r0, r3
 8008cc8:	e7a6      	b.n	8008c18 <_printf_i+0x164>
 8008cca:	2301      	movs	r3, #1
 8008ccc:	4632      	mov	r2, r6
 8008cce:	4649      	mov	r1, r9
 8008cd0:	4640      	mov	r0, r8
 8008cd2:	47d0      	blx	sl
 8008cd4:	3001      	adds	r0, #1
 8008cd6:	d09d      	beq.n	8008c14 <_printf_i+0x160>
 8008cd8:	3501      	adds	r5, #1
 8008cda:	68e3      	ldr	r3, [r4, #12]
 8008cdc:	9903      	ldr	r1, [sp, #12]
 8008cde:	1a5b      	subs	r3, r3, r1
 8008ce0:	42ab      	cmp	r3, r5
 8008ce2:	dcf2      	bgt.n	8008cca <_printf_i+0x216>
 8008ce4:	e7eb      	b.n	8008cbe <_printf_i+0x20a>
 8008ce6:	2500      	movs	r5, #0
 8008ce8:	f104 0619 	add.w	r6, r4, #25
 8008cec:	e7f5      	b.n	8008cda <_printf_i+0x226>
 8008cee:	bf00      	nop
 8008cf0:	0800b22e 	.word	0x0800b22e
 8008cf4:	0800b23f 	.word	0x0800b23f

08008cf8 <std>:
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	b510      	push	{r4, lr}
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	e9c0 3300 	strd	r3, r3, [r0]
 8008d02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d06:	6083      	str	r3, [r0, #8]
 8008d08:	8181      	strh	r1, [r0, #12]
 8008d0a:	6643      	str	r3, [r0, #100]	; 0x64
 8008d0c:	81c2      	strh	r2, [r0, #14]
 8008d0e:	6183      	str	r3, [r0, #24]
 8008d10:	4619      	mov	r1, r3
 8008d12:	2208      	movs	r2, #8
 8008d14:	305c      	adds	r0, #92	; 0x5c
 8008d16:	f000 f928 	bl	8008f6a <memset>
 8008d1a:	4b0d      	ldr	r3, [pc, #52]	; (8008d50 <std+0x58>)
 8008d1c:	6263      	str	r3, [r4, #36]	; 0x24
 8008d1e:	4b0d      	ldr	r3, [pc, #52]	; (8008d54 <std+0x5c>)
 8008d20:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d22:	4b0d      	ldr	r3, [pc, #52]	; (8008d58 <std+0x60>)
 8008d24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d26:	4b0d      	ldr	r3, [pc, #52]	; (8008d5c <std+0x64>)
 8008d28:	6323      	str	r3, [r4, #48]	; 0x30
 8008d2a:	4b0d      	ldr	r3, [pc, #52]	; (8008d60 <std+0x68>)
 8008d2c:	6224      	str	r4, [r4, #32]
 8008d2e:	429c      	cmp	r4, r3
 8008d30:	d006      	beq.n	8008d40 <std+0x48>
 8008d32:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008d36:	4294      	cmp	r4, r2
 8008d38:	d002      	beq.n	8008d40 <std+0x48>
 8008d3a:	33d0      	adds	r3, #208	; 0xd0
 8008d3c:	429c      	cmp	r4, r3
 8008d3e:	d105      	bne.n	8008d4c <std+0x54>
 8008d40:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d48:	f000 b98c 	b.w	8009064 <__retarget_lock_init_recursive>
 8008d4c:	bd10      	pop	{r4, pc}
 8008d4e:	bf00      	nop
 8008d50:	08008ee5 	.word	0x08008ee5
 8008d54:	08008f07 	.word	0x08008f07
 8008d58:	08008f3f 	.word	0x08008f3f
 8008d5c:	08008f63 	.word	0x08008f63
 8008d60:	200008fc 	.word	0x200008fc

08008d64 <stdio_exit_handler>:
 8008d64:	4a02      	ldr	r2, [pc, #8]	; (8008d70 <stdio_exit_handler+0xc>)
 8008d66:	4903      	ldr	r1, [pc, #12]	; (8008d74 <stdio_exit_handler+0x10>)
 8008d68:	4803      	ldr	r0, [pc, #12]	; (8008d78 <stdio_exit_handler+0x14>)
 8008d6a:	f000 b869 	b.w	8008e40 <_fwalk_sglue>
 8008d6e:	bf00      	nop
 8008d70:	20000008 	.word	0x20000008
 8008d74:	0800aa31 	.word	0x0800aa31
 8008d78:	20000014 	.word	0x20000014

08008d7c <cleanup_stdio>:
 8008d7c:	6841      	ldr	r1, [r0, #4]
 8008d7e:	4b0c      	ldr	r3, [pc, #48]	; (8008db0 <cleanup_stdio+0x34>)
 8008d80:	4299      	cmp	r1, r3
 8008d82:	b510      	push	{r4, lr}
 8008d84:	4604      	mov	r4, r0
 8008d86:	d001      	beq.n	8008d8c <cleanup_stdio+0x10>
 8008d88:	f001 fe52 	bl	800aa30 <_fflush_r>
 8008d8c:	68a1      	ldr	r1, [r4, #8]
 8008d8e:	4b09      	ldr	r3, [pc, #36]	; (8008db4 <cleanup_stdio+0x38>)
 8008d90:	4299      	cmp	r1, r3
 8008d92:	d002      	beq.n	8008d9a <cleanup_stdio+0x1e>
 8008d94:	4620      	mov	r0, r4
 8008d96:	f001 fe4b 	bl	800aa30 <_fflush_r>
 8008d9a:	68e1      	ldr	r1, [r4, #12]
 8008d9c:	4b06      	ldr	r3, [pc, #24]	; (8008db8 <cleanup_stdio+0x3c>)
 8008d9e:	4299      	cmp	r1, r3
 8008da0:	d004      	beq.n	8008dac <cleanup_stdio+0x30>
 8008da2:	4620      	mov	r0, r4
 8008da4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008da8:	f001 be42 	b.w	800aa30 <_fflush_r>
 8008dac:	bd10      	pop	{r4, pc}
 8008dae:	bf00      	nop
 8008db0:	200008fc 	.word	0x200008fc
 8008db4:	20000964 	.word	0x20000964
 8008db8:	200009cc 	.word	0x200009cc

08008dbc <global_stdio_init.part.0>:
 8008dbc:	b510      	push	{r4, lr}
 8008dbe:	4b0b      	ldr	r3, [pc, #44]	; (8008dec <global_stdio_init.part.0+0x30>)
 8008dc0:	4c0b      	ldr	r4, [pc, #44]	; (8008df0 <global_stdio_init.part.0+0x34>)
 8008dc2:	4a0c      	ldr	r2, [pc, #48]	; (8008df4 <global_stdio_init.part.0+0x38>)
 8008dc4:	601a      	str	r2, [r3, #0]
 8008dc6:	4620      	mov	r0, r4
 8008dc8:	2200      	movs	r2, #0
 8008dca:	2104      	movs	r1, #4
 8008dcc:	f7ff ff94 	bl	8008cf8 <std>
 8008dd0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	2109      	movs	r1, #9
 8008dd8:	f7ff ff8e 	bl	8008cf8 <std>
 8008ddc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008de0:	2202      	movs	r2, #2
 8008de2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008de6:	2112      	movs	r1, #18
 8008de8:	f7ff bf86 	b.w	8008cf8 <std>
 8008dec:	20000a34 	.word	0x20000a34
 8008df0:	200008fc 	.word	0x200008fc
 8008df4:	08008d65 	.word	0x08008d65

08008df8 <__sfp_lock_acquire>:
 8008df8:	4801      	ldr	r0, [pc, #4]	; (8008e00 <__sfp_lock_acquire+0x8>)
 8008dfa:	f000 b934 	b.w	8009066 <__retarget_lock_acquire_recursive>
 8008dfe:	bf00      	nop
 8008e00:	20000a3d 	.word	0x20000a3d

08008e04 <__sfp_lock_release>:
 8008e04:	4801      	ldr	r0, [pc, #4]	; (8008e0c <__sfp_lock_release+0x8>)
 8008e06:	f000 b92f 	b.w	8009068 <__retarget_lock_release_recursive>
 8008e0a:	bf00      	nop
 8008e0c:	20000a3d 	.word	0x20000a3d

08008e10 <__sinit>:
 8008e10:	b510      	push	{r4, lr}
 8008e12:	4604      	mov	r4, r0
 8008e14:	f7ff fff0 	bl	8008df8 <__sfp_lock_acquire>
 8008e18:	6a23      	ldr	r3, [r4, #32]
 8008e1a:	b11b      	cbz	r3, 8008e24 <__sinit+0x14>
 8008e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e20:	f7ff bff0 	b.w	8008e04 <__sfp_lock_release>
 8008e24:	4b04      	ldr	r3, [pc, #16]	; (8008e38 <__sinit+0x28>)
 8008e26:	6223      	str	r3, [r4, #32]
 8008e28:	4b04      	ldr	r3, [pc, #16]	; (8008e3c <__sinit+0x2c>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d1f5      	bne.n	8008e1c <__sinit+0xc>
 8008e30:	f7ff ffc4 	bl	8008dbc <global_stdio_init.part.0>
 8008e34:	e7f2      	b.n	8008e1c <__sinit+0xc>
 8008e36:	bf00      	nop
 8008e38:	08008d7d 	.word	0x08008d7d
 8008e3c:	20000a34 	.word	0x20000a34

08008e40 <_fwalk_sglue>:
 8008e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e44:	4607      	mov	r7, r0
 8008e46:	4688      	mov	r8, r1
 8008e48:	4614      	mov	r4, r2
 8008e4a:	2600      	movs	r6, #0
 8008e4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e50:	f1b9 0901 	subs.w	r9, r9, #1
 8008e54:	d505      	bpl.n	8008e62 <_fwalk_sglue+0x22>
 8008e56:	6824      	ldr	r4, [r4, #0]
 8008e58:	2c00      	cmp	r4, #0
 8008e5a:	d1f7      	bne.n	8008e4c <_fwalk_sglue+0xc>
 8008e5c:	4630      	mov	r0, r6
 8008e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e62:	89ab      	ldrh	r3, [r5, #12]
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d907      	bls.n	8008e78 <_fwalk_sglue+0x38>
 8008e68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	d003      	beq.n	8008e78 <_fwalk_sglue+0x38>
 8008e70:	4629      	mov	r1, r5
 8008e72:	4638      	mov	r0, r7
 8008e74:	47c0      	blx	r8
 8008e76:	4306      	orrs	r6, r0
 8008e78:	3568      	adds	r5, #104	; 0x68
 8008e7a:	e7e9      	b.n	8008e50 <_fwalk_sglue+0x10>

08008e7c <sniprintf>:
 8008e7c:	b40c      	push	{r2, r3}
 8008e7e:	b530      	push	{r4, r5, lr}
 8008e80:	4b17      	ldr	r3, [pc, #92]	; (8008ee0 <sniprintf+0x64>)
 8008e82:	1e0c      	subs	r4, r1, #0
 8008e84:	681d      	ldr	r5, [r3, #0]
 8008e86:	b09d      	sub	sp, #116	; 0x74
 8008e88:	da08      	bge.n	8008e9c <sniprintf+0x20>
 8008e8a:	238b      	movs	r3, #139	; 0x8b
 8008e8c:	602b      	str	r3, [r5, #0]
 8008e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e92:	b01d      	add	sp, #116	; 0x74
 8008e94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e98:	b002      	add	sp, #8
 8008e9a:	4770      	bx	lr
 8008e9c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008ea0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008ea4:	bf14      	ite	ne
 8008ea6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008eaa:	4623      	moveq	r3, r4
 8008eac:	9304      	str	r3, [sp, #16]
 8008eae:	9307      	str	r3, [sp, #28]
 8008eb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008eb4:	9002      	str	r0, [sp, #8]
 8008eb6:	9006      	str	r0, [sp, #24]
 8008eb8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008ebc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008ebe:	ab21      	add	r3, sp, #132	; 0x84
 8008ec0:	a902      	add	r1, sp, #8
 8008ec2:	4628      	mov	r0, r5
 8008ec4:	9301      	str	r3, [sp, #4]
 8008ec6:	f001 fc2f 	bl	800a728 <_svfiprintf_r>
 8008eca:	1c43      	adds	r3, r0, #1
 8008ecc:	bfbc      	itt	lt
 8008ece:	238b      	movlt	r3, #139	; 0x8b
 8008ed0:	602b      	strlt	r3, [r5, #0]
 8008ed2:	2c00      	cmp	r4, #0
 8008ed4:	d0dd      	beq.n	8008e92 <sniprintf+0x16>
 8008ed6:	9b02      	ldr	r3, [sp, #8]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	701a      	strb	r2, [r3, #0]
 8008edc:	e7d9      	b.n	8008e92 <sniprintf+0x16>
 8008ede:	bf00      	nop
 8008ee0:	20000060 	.word	0x20000060

08008ee4 <__sread>:
 8008ee4:	b510      	push	{r4, lr}
 8008ee6:	460c      	mov	r4, r1
 8008ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eec:	f000 f86c 	bl	8008fc8 <_read_r>
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	bfab      	itete	ge
 8008ef4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008ef6:	89a3      	ldrhlt	r3, [r4, #12]
 8008ef8:	181b      	addge	r3, r3, r0
 8008efa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008efe:	bfac      	ite	ge
 8008f00:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f02:	81a3      	strhlt	r3, [r4, #12]
 8008f04:	bd10      	pop	{r4, pc}

08008f06 <__swrite>:
 8008f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f0a:	461f      	mov	r7, r3
 8008f0c:	898b      	ldrh	r3, [r1, #12]
 8008f0e:	05db      	lsls	r3, r3, #23
 8008f10:	4605      	mov	r5, r0
 8008f12:	460c      	mov	r4, r1
 8008f14:	4616      	mov	r6, r2
 8008f16:	d505      	bpl.n	8008f24 <__swrite+0x1e>
 8008f18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f1c:	2302      	movs	r3, #2
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f000 f840 	bl	8008fa4 <_lseek_r>
 8008f24:	89a3      	ldrh	r3, [r4, #12]
 8008f26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f2e:	81a3      	strh	r3, [r4, #12]
 8008f30:	4632      	mov	r2, r6
 8008f32:	463b      	mov	r3, r7
 8008f34:	4628      	mov	r0, r5
 8008f36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f3a:	f000 b857 	b.w	8008fec <_write_r>

08008f3e <__sseek>:
 8008f3e:	b510      	push	{r4, lr}
 8008f40:	460c      	mov	r4, r1
 8008f42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f46:	f000 f82d 	bl	8008fa4 <_lseek_r>
 8008f4a:	1c43      	adds	r3, r0, #1
 8008f4c:	89a3      	ldrh	r3, [r4, #12]
 8008f4e:	bf15      	itete	ne
 8008f50:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f5a:	81a3      	strheq	r3, [r4, #12]
 8008f5c:	bf18      	it	ne
 8008f5e:	81a3      	strhne	r3, [r4, #12]
 8008f60:	bd10      	pop	{r4, pc}

08008f62 <__sclose>:
 8008f62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f66:	f000 b80d 	b.w	8008f84 <_close_r>

08008f6a <memset>:
 8008f6a:	4402      	add	r2, r0
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d100      	bne.n	8008f74 <memset+0xa>
 8008f72:	4770      	bx	lr
 8008f74:	f803 1b01 	strb.w	r1, [r3], #1
 8008f78:	e7f9      	b.n	8008f6e <memset+0x4>
	...

08008f7c <_localeconv_r>:
 8008f7c:	4800      	ldr	r0, [pc, #0]	; (8008f80 <_localeconv_r+0x4>)
 8008f7e:	4770      	bx	lr
 8008f80:	20000154 	.word	0x20000154

08008f84 <_close_r>:
 8008f84:	b538      	push	{r3, r4, r5, lr}
 8008f86:	4d06      	ldr	r5, [pc, #24]	; (8008fa0 <_close_r+0x1c>)
 8008f88:	2300      	movs	r3, #0
 8008f8a:	4604      	mov	r4, r0
 8008f8c:	4608      	mov	r0, r1
 8008f8e:	602b      	str	r3, [r5, #0]
 8008f90:	f7f8 fe79 	bl	8001c86 <_close>
 8008f94:	1c43      	adds	r3, r0, #1
 8008f96:	d102      	bne.n	8008f9e <_close_r+0x1a>
 8008f98:	682b      	ldr	r3, [r5, #0]
 8008f9a:	b103      	cbz	r3, 8008f9e <_close_r+0x1a>
 8008f9c:	6023      	str	r3, [r4, #0]
 8008f9e:	bd38      	pop	{r3, r4, r5, pc}
 8008fa0:	20000a38 	.word	0x20000a38

08008fa4 <_lseek_r>:
 8008fa4:	b538      	push	{r3, r4, r5, lr}
 8008fa6:	4d07      	ldr	r5, [pc, #28]	; (8008fc4 <_lseek_r+0x20>)
 8008fa8:	4604      	mov	r4, r0
 8008faa:	4608      	mov	r0, r1
 8008fac:	4611      	mov	r1, r2
 8008fae:	2200      	movs	r2, #0
 8008fb0:	602a      	str	r2, [r5, #0]
 8008fb2:	461a      	mov	r2, r3
 8008fb4:	f7f8 fe8e 	bl	8001cd4 <_lseek>
 8008fb8:	1c43      	adds	r3, r0, #1
 8008fba:	d102      	bne.n	8008fc2 <_lseek_r+0x1e>
 8008fbc:	682b      	ldr	r3, [r5, #0]
 8008fbe:	b103      	cbz	r3, 8008fc2 <_lseek_r+0x1e>
 8008fc0:	6023      	str	r3, [r4, #0]
 8008fc2:	bd38      	pop	{r3, r4, r5, pc}
 8008fc4:	20000a38 	.word	0x20000a38

08008fc8 <_read_r>:
 8008fc8:	b538      	push	{r3, r4, r5, lr}
 8008fca:	4d07      	ldr	r5, [pc, #28]	; (8008fe8 <_read_r+0x20>)
 8008fcc:	4604      	mov	r4, r0
 8008fce:	4608      	mov	r0, r1
 8008fd0:	4611      	mov	r1, r2
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	602a      	str	r2, [r5, #0]
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	f7f8 fe1c 	bl	8001c14 <_read>
 8008fdc:	1c43      	adds	r3, r0, #1
 8008fde:	d102      	bne.n	8008fe6 <_read_r+0x1e>
 8008fe0:	682b      	ldr	r3, [r5, #0]
 8008fe2:	b103      	cbz	r3, 8008fe6 <_read_r+0x1e>
 8008fe4:	6023      	str	r3, [r4, #0]
 8008fe6:	bd38      	pop	{r3, r4, r5, pc}
 8008fe8:	20000a38 	.word	0x20000a38

08008fec <_write_r>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	4d07      	ldr	r5, [pc, #28]	; (800900c <_write_r+0x20>)
 8008ff0:	4604      	mov	r4, r0
 8008ff2:	4608      	mov	r0, r1
 8008ff4:	4611      	mov	r1, r2
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	602a      	str	r2, [r5, #0]
 8008ffa:	461a      	mov	r2, r3
 8008ffc:	f7f8 fe27 	bl	8001c4e <_write>
 8009000:	1c43      	adds	r3, r0, #1
 8009002:	d102      	bne.n	800900a <_write_r+0x1e>
 8009004:	682b      	ldr	r3, [r5, #0]
 8009006:	b103      	cbz	r3, 800900a <_write_r+0x1e>
 8009008:	6023      	str	r3, [r4, #0]
 800900a:	bd38      	pop	{r3, r4, r5, pc}
 800900c:	20000a38 	.word	0x20000a38

08009010 <__errno>:
 8009010:	4b01      	ldr	r3, [pc, #4]	; (8009018 <__errno+0x8>)
 8009012:	6818      	ldr	r0, [r3, #0]
 8009014:	4770      	bx	lr
 8009016:	bf00      	nop
 8009018:	20000060 	.word	0x20000060

0800901c <__libc_init_array>:
 800901c:	b570      	push	{r4, r5, r6, lr}
 800901e:	4d0d      	ldr	r5, [pc, #52]	; (8009054 <__libc_init_array+0x38>)
 8009020:	4c0d      	ldr	r4, [pc, #52]	; (8009058 <__libc_init_array+0x3c>)
 8009022:	1b64      	subs	r4, r4, r5
 8009024:	10a4      	asrs	r4, r4, #2
 8009026:	2600      	movs	r6, #0
 8009028:	42a6      	cmp	r6, r4
 800902a:	d109      	bne.n	8009040 <__libc_init_array+0x24>
 800902c:	4d0b      	ldr	r5, [pc, #44]	; (800905c <__libc_init_array+0x40>)
 800902e:	4c0c      	ldr	r4, [pc, #48]	; (8009060 <__libc_init_array+0x44>)
 8009030:	f002 f894 	bl	800b15c <_init>
 8009034:	1b64      	subs	r4, r4, r5
 8009036:	10a4      	asrs	r4, r4, #2
 8009038:	2600      	movs	r6, #0
 800903a:	42a6      	cmp	r6, r4
 800903c:	d105      	bne.n	800904a <__libc_init_array+0x2e>
 800903e:	bd70      	pop	{r4, r5, r6, pc}
 8009040:	f855 3b04 	ldr.w	r3, [r5], #4
 8009044:	4798      	blx	r3
 8009046:	3601      	adds	r6, #1
 8009048:	e7ee      	b.n	8009028 <__libc_init_array+0xc>
 800904a:	f855 3b04 	ldr.w	r3, [r5], #4
 800904e:	4798      	blx	r3
 8009050:	3601      	adds	r6, #1
 8009052:	e7f2      	b.n	800903a <__libc_init_array+0x1e>
 8009054:	0800b594 	.word	0x0800b594
 8009058:	0800b594 	.word	0x0800b594
 800905c:	0800b594 	.word	0x0800b594
 8009060:	0800b598 	.word	0x0800b598

08009064 <__retarget_lock_init_recursive>:
 8009064:	4770      	bx	lr

08009066 <__retarget_lock_acquire_recursive>:
 8009066:	4770      	bx	lr

08009068 <__retarget_lock_release_recursive>:
 8009068:	4770      	bx	lr

0800906a <memcpy>:
 800906a:	440a      	add	r2, r1
 800906c:	4291      	cmp	r1, r2
 800906e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009072:	d100      	bne.n	8009076 <memcpy+0xc>
 8009074:	4770      	bx	lr
 8009076:	b510      	push	{r4, lr}
 8009078:	f811 4b01 	ldrb.w	r4, [r1], #1
 800907c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009080:	4291      	cmp	r1, r2
 8009082:	d1f9      	bne.n	8009078 <memcpy+0xe>
 8009084:	bd10      	pop	{r4, pc}

08009086 <quorem>:
 8009086:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800908a:	6903      	ldr	r3, [r0, #16]
 800908c:	690c      	ldr	r4, [r1, #16]
 800908e:	42a3      	cmp	r3, r4
 8009090:	4607      	mov	r7, r0
 8009092:	db7e      	blt.n	8009192 <quorem+0x10c>
 8009094:	3c01      	subs	r4, #1
 8009096:	f101 0814 	add.w	r8, r1, #20
 800909a:	f100 0514 	add.w	r5, r0, #20
 800909e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80090a2:	9301      	str	r3, [sp, #4]
 80090a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80090a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80090ac:	3301      	adds	r3, #1
 80090ae:	429a      	cmp	r2, r3
 80090b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80090b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80090b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80090bc:	d331      	bcc.n	8009122 <quorem+0x9c>
 80090be:	f04f 0e00 	mov.w	lr, #0
 80090c2:	4640      	mov	r0, r8
 80090c4:	46ac      	mov	ip, r5
 80090c6:	46f2      	mov	sl, lr
 80090c8:	f850 2b04 	ldr.w	r2, [r0], #4
 80090cc:	b293      	uxth	r3, r2
 80090ce:	fb06 e303 	mla	r3, r6, r3, lr
 80090d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80090d6:	0c1a      	lsrs	r2, r3, #16
 80090d8:	b29b      	uxth	r3, r3
 80090da:	ebaa 0303 	sub.w	r3, sl, r3
 80090de:	f8dc a000 	ldr.w	sl, [ip]
 80090e2:	fa13 f38a 	uxtah	r3, r3, sl
 80090e6:	fb06 220e 	mla	r2, r6, lr, r2
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	9b00      	ldr	r3, [sp, #0]
 80090ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80090f2:	b292      	uxth	r2, r2
 80090f4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80090f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80090fc:	f8bd 3000 	ldrh.w	r3, [sp]
 8009100:	4581      	cmp	r9, r0
 8009102:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009106:	f84c 3b04 	str.w	r3, [ip], #4
 800910a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800910e:	d2db      	bcs.n	80090c8 <quorem+0x42>
 8009110:	f855 300b 	ldr.w	r3, [r5, fp]
 8009114:	b92b      	cbnz	r3, 8009122 <quorem+0x9c>
 8009116:	9b01      	ldr	r3, [sp, #4]
 8009118:	3b04      	subs	r3, #4
 800911a:	429d      	cmp	r5, r3
 800911c:	461a      	mov	r2, r3
 800911e:	d32c      	bcc.n	800917a <quorem+0xf4>
 8009120:	613c      	str	r4, [r7, #16]
 8009122:	4638      	mov	r0, r7
 8009124:	f001 f9a6 	bl	800a474 <__mcmp>
 8009128:	2800      	cmp	r0, #0
 800912a:	db22      	blt.n	8009172 <quorem+0xec>
 800912c:	3601      	adds	r6, #1
 800912e:	4629      	mov	r1, r5
 8009130:	2000      	movs	r0, #0
 8009132:	f858 2b04 	ldr.w	r2, [r8], #4
 8009136:	f8d1 c000 	ldr.w	ip, [r1]
 800913a:	b293      	uxth	r3, r2
 800913c:	1ac3      	subs	r3, r0, r3
 800913e:	0c12      	lsrs	r2, r2, #16
 8009140:	fa13 f38c 	uxtah	r3, r3, ip
 8009144:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009148:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800914c:	b29b      	uxth	r3, r3
 800914e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009152:	45c1      	cmp	r9, r8
 8009154:	f841 3b04 	str.w	r3, [r1], #4
 8009158:	ea4f 4022 	mov.w	r0, r2, asr #16
 800915c:	d2e9      	bcs.n	8009132 <quorem+0xac>
 800915e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009162:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009166:	b922      	cbnz	r2, 8009172 <quorem+0xec>
 8009168:	3b04      	subs	r3, #4
 800916a:	429d      	cmp	r5, r3
 800916c:	461a      	mov	r2, r3
 800916e:	d30a      	bcc.n	8009186 <quorem+0x100>
 8009170:	613c      	str	r4, [r7, #16]
 8009172:	4630      	mov	r0, r6
 8009174:	b003      	add	sp, #12
 8009176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800917a:	6812      	ldr	r2, [r2, #0]
 800917c:	3b04      	subs	r3, #4
 800917e:	2a00      	cmp	r2, #0
 8009180:	d1ce      	bne.n	8009120 <quorem+0x9a>
 8009182:	3c01      	subs	r4, #1
 8009184:	e7c9      	b.n	800911a <quorem+0x94>
 8009186:	6812      	ldr	r2, [r2, #0]
 8009188:	3b04      	subs	r3, #4
 800918a:	2a00      	cmp	r2, #0
 800918c:	d1f0      	bne.n	8009170 <quorem+0xea>
 800918e:	3c01      	subs	r4, #1
 8009190:	e7eb      	b.n	800916a <quorem+0xe4>
 8009192:	2000      	movs	r0, #0
 8009194:	e7ee      	b.n	8009174 <quorem+0xee>
	...

08009198 <_dtoa_r>:
 8009198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800919c:	ed2d 8b04 	vpush	{d8-d9}
 80091a0:	69c5      	ldr	r5, [r0, #28]
 80091a2:	b093      	sub	sp, #76	; 0x4c
 80091a4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80091a8:	ec57 6b10 	vmov	r6, r7, d0
 80091ac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80091b0:	9107      	str	r1, [sp, #28]
 80091b2:	4604      	mov	r4, r0
 80091b4:	920a      	str	r2, [sp, #40]	; 0x28
 80091b6:	930d      	str	r3, [sp, #52]	; 0x34
 80091b8:	b975      	cbnz	r5, 80091d8 <_dtoa_r+0x40>
 80091ba:	2010      	movs	r0, #16
 80091bc:	f000 fe2a 	bl	8009e14 <malloc>
 80091c0:	4602      	mov	r2, r0
 80091c2:	61e0      	str	r0, [r4, #28]
 80091c4:	b920      	cbnz	r0, 80091d0 <_dtoa_r+0x38>
 80091c6:	4bae      	ldr	r3, [pc, #696]	; (8009480 <_dtoa_r+0x2e8>)
 80091c8:	21ef      	movs	r1, #239	; 0xef
 80091ca:	48ae      	ldr	r0, [pc, #696]	; (8009484 <_dtoa_r+0x2ec>)
 80091cc:	f001 fc82 	bl	800aad4 <__assert_func>
 80091d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80091d4:	6005      	str	r5, [r0, #0]
 80091d6:	60c5      	str	r5, [r0, #12]
 80091d8:	69e3      	ldr	r3, [r4, #28]
 80091da:	6819      	ldr	r1, [r3, #0]
 80091dc:	b151      	cbz	r1, 80091f4 <_dtoa_r+0x5c>
 80091de:	685a      	ldr	r2, [r3, #4]
 80091e0:	604a      	str	r2, [r1, #4]
 80091e2:	2301      	movs	r3, #1
 80091e4:	4093      	lsls	r3, r2
 80091e6:	608b      	str	r3, [r1, #8]
 80091e8:	4620      	mov	r0, r4
 80091ea:	f000 ff07 	bl	8009ffc <_Bfree>
 80091ee:	69e3      	ldr	r3, [r4, #28]
 80091f0:	2200      	movs	r2, #0
 80091f2:	601a      	str	r2, [r3, #0]
 80091f4:	1e3b      	subs	r3, r7, #0
 80091f6:	bfbb      	ittet	lt
 80091f8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80091fc:	9303      	strlt	r3, [sp, #12]
 80091fe:	2300      	movge	r3, #0
 8009200:	2201      	movlt	r2, #1
 8009202:	bfac      	ite	ge
 8009204:	f8c8 3000 	strge.w	r3, [r8]
 8009208:	f8c8 2000 	strlt.w	r2, [r8]
 800920c:	4b9e      	ldr	r3, [pc, #632]	; (8009488 <_dtoa_r+0x2f0>)
 800920e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009212:	ea33 0308 	bics.w	r3, r3, r8
 8009216:	d11b      	bne.n	8009250 <_dtoa_r+0xb8>
 8009218:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800921a:	f242 730f 	movw	r3, #9999	; 0x270f
 800921e:	6013      	str	r3, [r2, #0]
 8009220:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009224:	4333      	orrs	r3, r6
 8009226:	f000 8593 	beq.w	8009d50 <_dtoa_r+0xbb8>
 800922a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800922c:	b963      	cbnz	r3, 8009248 <_dtoa_r+0xb0>
 800922e:	4b97      	ldr	r3, [pc, #604]	; (800948c <_dtoa_r+0x2f4>)
 8009230:	e027      	b.n	8009282 <_dtoa_r+0xea>
 8009232:	4b97      	ldr	r3, [pc, #604]	; (8009490 <_dtoa_r+0x2f8>)
 8009234:	9300      	str	r3, [sp, #0]
 8009236:	3308      	adds	r3, #8
 8009238:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800923a:	6013      	str	r3, [r2, #0]
 800923c:	9800      	ldr	r0, [sp, #0]
 800923e:	b013      	add	sp, #76	; 0x4c
 8009240:	ecbd 8b04 	vpop	{d8-d9}
 8009244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009248:	4b90      	ldr	r3, [pc, #576]	; (800948c <_dtoa_r+0x2f4>)
 800924a:	9300      	str	r3, [sp, #0]
 800924c:	3303      	adds	r3, #3
 800924e:	e7f3      	b.n	8009238 <_dtoa_r+0xa0>
 8009250:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009254:	2200      	movs	r2, #0
 8009256:	ec51 0b17 	vmov	r0, r1, d7
 800925a:	eeb0 8a47 	vmov.f32	s16, s14
 800925e:	eef0 8a67 	vmov.f32	s17, s15
 8009262:	2300      	movs	r3, #0
 8009264:	f7f7 fc30 	bl	8000ac8 <__aeabi_dcmpeq>
 8009268:	4681      	mov	r9, r0
 800926a:	b160      	cbz	r0, 8009286 <_dtoa_r+0xee>
 800926c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800926e:	2301      	movs	r3, #1
 8009270:	6013      	str	r3, [r2, #0]
 8009272:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009274:	2b00      	cmp	r3, #0
 8009276:	f000 8568 	beq.w	8009d4a <_dtoa_r+0xbb2>
 800927a:	4b86      	ldr	r3, [pc, #536]	; (8009494 <_dtoa_r+0x2fc>)
 800927c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800927e:	6013      	str	r3, [r2, #0]
 8009280:	3b01      	subs	r3, #1
 8009282:	9300      	str	r3, [sp, #0]
 8009284:	e7da      	b.n	800923c <_dtoa_r+0xa4>
 8009286:	aa10      	add	r2, sp, #64	; 0x40
 8009288:	a911      	add	r1, sp, #68	; 0x44
 800928a:	4620      	mov	r0, r4
 800928c:	eeb0 0a48 	vmov.f32	s0, s16
 8009290:	eef0 0a68 	vmov.f32	s1, s17
 8009294:	f001 f994 	bl	800a5c0 <__d2b>
 8009298:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800929c:	4682      	mov	sl, r0
 800929e:	2d00      	cmp	r5, #0
 80092a0:	d07f      	beq.n	80093a2 <_dtoa_r+0x20a>
 80092a2:	ee18 3a90 	vmov	r3, s17
 80092a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80092aa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80092ae:	ec51 0b18 	vmov	r0, r1, d8
 80092b2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80092b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80092ba:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80092be:	4619      	mov	r1, r3
 80092c0:	2200      	movs	r2, #0
 80092c2:	4b75      	ldr	r3, [pc, #468]	; (8009498 <_dtoa_r+0x300>)
 80092c4:	f7f6 ffe0 	bl	8000288 <__aeabi_dsub>
 80092c8:	a367      	add	r3, pc, #412	; (adr r3, 8009468 <_dtoa_r+0x2d0>)
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	f7f7 f993 	bl	80005f8 <__aeabi_dmul>
 80092d2:	a367      	add	r3, pc, #412	; (adr r3, 8009470 <_dtoa_r+0x2d8>)
 80092d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092d8:	f7f6 ffd8 	bl	800028c <__adddf3>
 80092dc:	4606      	mov	r6, r0
 80092de:	4628      	mov	r0, r5
 80092e0:	460f      	mov	r7, r1
 80092e2:	f7f7 f91f 	bl	8000524 <__aeabi_i2d>
 80092e6:	a364      	add	r3, pc, #400	; (adr r3, 8009478 <_dtoa_r+0x2e0>)
 80092e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ec:	f7f7 f984 	bl	80005f8 <__aeabi_dmul>
 80092f0:	4602      	mov	r2, r0
 80092f2:	460b      	mov	r3, r1
 80092f4:	4630      	mov	r0, r6
 80092f6:	4639      	mov	r1, r7
 80092f8:	f7f6 ffc8 	bl	800028c <__adddf3>
 80092fc:	4606      	mov	r6, r0
 80092fe:	460f      	mov	r7, r1
 8009300:	f7f7 fc2a 	bl	8000b58 <__aeabi_d2iz>
 8009304:	2200      	movs	r2, #0
 8009306:	4683      	mov	fp, r0
 8009308:	2300      	movs	r3, #0
 800930a:	4630      	mov	r0, r6
 800930c:	4639      	mov	r1, r7
 800930e:	f7f7 fbe5 	bl	8000adc <__aeabi_dcmplt>
 8009312:	b148      	cbz	r0, 8009328 <_dtoa_r+0x190>
 8009314:	4658      	mov	r0, fp
 8009316:	f7f7 f905 	bl	8000524 <__aeabi_i2d>
 800931a:	4632      	mov	r2, r6
 800931c:	463b      	mov	r3, r7
 800931e:	f7f7 fbd3 	bl	8000ac8 <__aeabi_dcmpeq>
 8009322:	b908      	cbnz	r0, 8009328 <_dtoa_r+0x190>
 8009324:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009328:	f1bb 0f16 	cmp.w	fp, #22
 800932c:	d857      	bhi.n	80093de <_dtoa_r+0x246>
 800932e:	4b5b      	ldr	r3, [pc, #364]	; (800949c <_dtoa_r+0x304>)
 8009330:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009338:	ec51 0b18 	vmov	r0, r1, d8
 800933c:	f7f7 fbce 	bl	8000adc <__aeabi_dcmplt>
 8009340:	2800      	cmp	r0, #0
 8009342:	d04e      	beq.n	80093e2 <_dtoa_r+0x24a>
 8009344:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009348:	2300      	movs	r3, #0
 800934a:	930c      	str	r3, [sp, #48]	; 0x30
 800934c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800934e:	1b5b      	subs	r3, r3, r5
 8009350:	1e5a      	subs	r2, r3, #1
 8009352:	bf45      	ittet	mi
 8009354:	f1c3 0301 	rsbmi	r3, r3, #1
 8009358:	9305      	strmi	r3, [sp, #20]
 800935a:	2300      	movpl	r3, #0
 800935c:	2300      	movmi	r3, #0
 800935e:	9206      	str	r2, [sp, #24]
 8009360:	bf54      	ite	pl
 8009362:	9305      	strpl	r3, [sp, #20]
 8009364:	9306      	strmi	r3, [sp, #24]
 8009366:	f1bb 0f00 	cmp.w	fp, #0
 800936a:	db3c      	blt.n	80093e6 <_dtoa_r+0x24e>
 800936c:	9b06      	ldr	r3, [sp, #24]
 800936e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009372:	445b      	add	r3, fp
 8009374:	9306      	str	r3, [sp, #24]
 8009376:	2300      	movs	r3, #0
 8009378:	9308      	str	r3, [sp, #32]
 800937a:	9b07      	ldr	r3, [sp, #28]
 800937c:	2b09      	cmp	r3, #9
 800937e:	d868      	bhi.n	8009452 <_dtoa_r+0x2ba>
 8009380:	2b05      	cmp	r3, #5
 8009382:	bfc4      	itt	gt
 8009384:	3b04      	subgt	r3, #4
 8009386:	9307      	strgt	r3, [sp, #28]
 8009388:	9b07      	ldr	r3, [sp, #28]
 800938a:	f1a3 0302 	sub.w	r3, r3, #2
 800938e:	bfcc      	ite	gt
 8009390:	2500      	movgt	r5, #0
 8009392:	2501      	movle	r5, #1
 8009394:	2b03      	cmp	r3, #3
 8009396:	f200 8085 	bhi.w	80094a4 <_dtoa_r+0x30c>
 800939a:	e8df f003 	tbb	[pc, r3]
 800939e:	3b2e      	.short	0x3b2e
 80093a0:	5839      	.short	0x5839
 80093a2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80093a6:	441d      	add	r5, r3
 80093a8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80093ac:	2b20      	cmp	r3, #32
 80093ae:	bfc1      	itttt	gt
 80093b0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80093b4:	fa08 f803 	lslgt.w	r8, r8, r3
 80093b8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80093bc:	fa26 f303 	lsrgt.w	r3, r6, r3
 80093c0:	bfd6      	itet	le
 80093c2:	f1c3 0320 	rsble	r3, r3, #32
 80093c6:	ea48 0003 	orrgt.w	r0, r8, r3
 80093ca:	fa06 f003 	lslle.w	r0, r6, r3
 80093ce:	f7f7 f899 	bl	8000504 <__aeabi_ui2d>
 80093d2:	2201      	movs	r2, #1
 80093d4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80093d8:	3d01      	subs	r5, #1
 80093da:	920e      	str	r2, [sp, #56]	; 0x38
 80093dc:	e76f      	b.n	80092be <_dtoa_r+0x126>
 80093de:	2301      	movs	r3, #1
 80093e0:	e7b3      	b.n	800934a <_dtoa_r+0x1b2>
 80093e2:	900c      	str	r0, [sp, #48]	; 0x30
 80093e4:	e7b2      	b.n	800934c <_dtoa_r+0x1b4>
 80093e6:	9b05      	ldr	r3, [sp, #20]
 80093e8:	eba3 030b 	sub.w	r3, r3, fp
 80093ec:	9305      	str	r3, [sp, #20]
 80093ee:	f1cb 0300 	rsb	r3, fp, #0
 80093f2:	9308      	str	r3, [sp, #32]
 80093f4:	2300      	movs	r3, #0
 80093f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80093f8:	e7bf      	b.n	800937a <_dtoa_r+0x1e2>
 80093fa:	2300      	movs	r3, #0
 80093fc:	9309      	str	r3, [sp, #36]	; 0x24
 80093fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009400:	2b00      	cmp	r3, #0
 8009402:	dc52      	bgt.n	80094aa <_dtoa_r+0x312>
 8009404:	2301      	movs	r3, #1
 8009406:	9301      	str	r3, [sp, #4]
 8009408:	9304      	str	r3, [sp, #16]
 800940a:	461a      	mov	r2, r3
 800940c:	920a      	str	r2, [sp, #40]	; 0x28
 800940e:	e00b      	b.n	8009428 <_dtoa_r+0x290>
 8009410:	2301      	movs	r3, #1
 8009412:	e7f3      	b.n	80093fc <_dtoa_r+0x264>
 8009414:	2300      	movs	r3, #0
 8009416:	9309      	str	r3, [sp, #36]	; 0x24
 8009418:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800941a:	445b      	add	r3, fp
 800941c:	9301      	str	r3, [sp, #4]
 800941e:	3301      	adds	r3, #1
 8009420:	2b01      	cmp	r3, #1
 8009422:	9304      	str	r3, [sp, #16]
 8009424:	bfb8      	it	lt
 8009426:	2301      	movlt	r3, #1
 8009428:	69e0      	ldr	r0, [r4, #28]
 800942a:	2100      	movs	r1, #0
 800942c:	2204      	movs	r2, #4
 800942e:	f102 0614 	add.w	r6, r2, #20
 8009432:	429e      	cmp	r6, r3
 8009434:	d93d      	bls.n	80094b2 <_dtoa_r+0x31a>
 8009436:	6041      	str	r1, [r0, #4]
 8009438:	4620      	mov	r0, r4
 800943a:	f000 fd9f 	bl	8009f7c <_Balloc>
 800943e:	9000      	str	r0, [sp, #0]
 8009440:	2800      	cmp	r0, #0
 8009442:	d139      	bne.n	80094b8 <_dtoa_r+0x320>
 8009444:	4b16      	ldr	r3, [pc, #88]	; (80094a0 <_dtoa_r+0x308>)
 8009446:	4602      	mov	r2, r0
 8009448:	f240 11af 	movw	r1, #431	; 0x1af
 800944c:	e6bd      	b.n	80091ca <_dtoa_r+0x32>
 800944e:	2301      	movs	r3, #1
 8009450:	e7e1      	b.n	8009416 <_dtoa_r+0x27e>
 8009452:	2501      	movs	r5, #1
 8009454:	2300      	movs	r3, #0
 8009456:	9307      	str	r3, [sp, #28]
 8009458:	9509      	str	r5, [sp, #36]	; 0x24
 800945a:	f04f 33ff 	mov.w	r3, #4294967295
 800945e:	9301      	str	r3, [sp, #4]
 8009460:	9304      	str	r3, [sp, #16]
 8009462:	2200      	movs	r2, #0
 8009464:	2312      	movs	r3, #18
 8009466:	e7d1      	b.n	800940c <_dtoa_r+0x274>
 8009468:	636f4361 	.word	0x636f4361
 800946c:	3fd287a7 	.word	0x3fd287a7
 8009470:	8b60c8b3 	.word	0x8b60c8b3
 8009474:	3fc68a28 	.word	0x3fc68a28
 8009478:	509f79fb 	.word	0x509f79fb
 800947c:	3fd34413 	.word	0x3fd34413
 8009480:	0800b25d 	.word	0x0800b25d
 8009484:	0800b274 	.word	0x0800b274
 8009488:	7ff00000 	.word	0x7ff00000
 800948c:	0800b259 	.word	0x0800b259
 8009490:	0800b250 	.word	0x0800b250
 8009494:	0800b22d 	.word	0x0800b22d
 8009498:	3ff80000 	.word	0x3ff80000
 800949c:	0800b360 	.word	0x0800b360
 80094a0:	0800b2cc 	.word	0x0800b2cc
 80094a4:	2301      	movs	r3, #1
 80094a6:	9309      	str	r3, [sp, #36]	; 0x24
 80094a8:	e7d7      	b.n	800945a <_dtoa_r+0x2c2>
 80094aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094ac:	9301      	str	r3, [sp, #4]
 80094ae:	9304      	str	r3, [sp, #16]
 80094b0:	e7ba      	b.n	8009428 <_dtoa_r+0x290>
 80094b2:	3101      	adds	r1, #1
 80094b4:	0052      	lsls	r2, r2, #1
 80094b6:	e7ba      	b.n	800942e <_dtoa_r+0x296>
 80094b8:	69e3      	ldr	r3, [r4, #28]
 80094ba:	9a00      	ldr	r2, [sp, #0]
 80094bc:	601a      	str	r2, [r3, #0]
 80094be:	9b04      	ldr	r3, [sp, #16]
 80094c0:	2b0e      	cmp	r3, #14
 80094c2:	f200 80a8 	bhi.w	8009616 <_dtoa_r+0x47e>
 80094c6:	2d00      	cmp	r5, #0
 80094c8:	f000 80a5 	beq.w	8009616 <_dtoa_r+0x47e>
 80094cc:	f1bb 0f00 	cmp.w	fp, #0
 80094d0:	dd38      	ble.n	8009544 <_dtoa_r+0x3ac>
 80094d2:	4bc0      	ldr	r3, [pc, #768]	; (80097d4 <_dtoa_r+0x63c>)
 80094d4:	f00b 020f 	and.w	r2, fp, #15
 80094d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094dc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80094e0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80094e4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80094e8:	d019      	beq.n	800951e <_dtoa_r+0x386>
 80094ea:	4bbb      	ldr	r3, [pc, #748]	; (80097d8 <_dtoa_r+0x640>)
 80094ec:	ec51 0b18 	vmov	r0, r1, d8
 80094f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80094f4:	f7f7 f9aa 	bl	800084c <__aeabi_ddiv>
 80094f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80094fc:	f008 080f 	and.w	r8, r8, #15
 8009500:	2503      	movs	r5, #3
 8009502:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80097d8 <_dtoa_r+0x640>
 8009506:	f1b8 0f00 	cmp.w	r8, #0
 800950a:	d10a      	bne.n	8009522 <_dtoa_r+0x38a>
 800950c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009510:	4632      	mov	r2, r6
 8009512:	463b      	mov	r3, r7
 8009514:	f7f7 f99a 	bl	800084c <__aeabi_ddiv>
 8009518:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800951c:	e02b      	b.n	8009576 <_dtoa_r+0x3de>
 800951e:	2502      	movs	r5, #2
 8009520:	e7ef      	b.n	8009502 <_dtoa_r+0x36a>
 8009522:	f018 0f01 	tst.w	r8, #1
 8009526:	d008      	beq.n	800953a <_dtoa_r+0x3a2>
 8009528:	4630      	mov	r0, r6
 800952a:	4639      	mov	r1, r7
 800952c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009530:	f7f7 f862 	bl	80005f8 <__aeabi_dmul>
 8009534:	3501      	adds	r5, #1
 8009536:	4606      	mov	r6, r0
 8009538:	460f      	mov	r7, r1
 800953a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800953e:	f109 0908 	add.w	r9, r9, #8
 8009542:	e7e0      	b.n	8009506 <_dtoa_r+0x36e>
 8009544:	f000 809f 	beq.w	8009686 <_dtoa_r+0x4ee>
 8009548:	f1cb 0600 	rsb	r6, fp, #0
 800954c:	4ba1      	ldr	r3, [pc, #644]	; (80097d4 <_dtoa_r+0x63c>)
 800954e:	4fa2      	ldr	r7, [pc, #648]	; (80097d8 <_dtoa_r+0x640>)
 8009550:	f006 020f 	and.w	r2, r6, #15
 8009554:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955c:	ec51 0b18 	vmov	r0, r1, d8
 8009560:	f7f7 f84a 	bl	80005f8 <__aeabi_dmul>
 8009564:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009568:	1136      	asrs	r6, r6, #4
 800956a:	2300      	movs	r3, #0
 800956c:	2502      	movs	r5, #2
 800956e:	2e00      	cmp	r6, #0
 8009570:	d17e      	bne.n	8009670 <_dtoa_r+0x4d8>
 8009572:	2b00      	cmp	r3, #0
 8009574:	d1d0      	bne.n	8009518 <_dtoa_r+0x380>
 8009576:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009578:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800957c:	2b00      	cmp	r3, #0
 800957e:	f000 8084 	beq.w	800968a <_dtoa_r+0x4f2>
 8009582:	4b96      	ldr	r3, [pc, #600]	; (80097dc <_dtoa_r+0x644>)
 8009584:	2200      	movs	r2, #0
 8009586:	4640      	mov	r0, r8
 8009588:	4649      	mov	r1, r9
 800958a:	f7f7 faa7 	bl	8000adc <__aeabi_dcmplt>
 800958e:	2800      	cmp	r0, #0
 8009590:	d07b      	beq.n	800968a <_dtoa_r+0x4f2>
 8009592:	9b04      	ldr	r3, [sp, #16]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d078      	beq.n	800968a <_dtoa_r+0x4f2>
 8009598:	9b01      	ldr	r3, [sp, #4]
 800959a:	2b00      	cmp	r3, #0
 800959c:	dd39      	ble.n	8009612 <_dtoa_r+0x47a>
 800959e:	4b90      	ldr	r3, [pc, #576]	; (80097e0 <_dtoa_r+0x648>)
 80095a0:	2200      	movs	r2, #0
 80095a2:	4640      	mov	r0, r8
 80095a4:	4649      	mov	r1, r9
 80095a6:	f7f7 f827 	bl	80005f8 <__aeabi_dmul>
 80095aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095ae:	9e01      	ldr	r6, [sp, #4]
 80095b0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80095b4:	3501      	adds	r5, #1
 80095b6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80095ba:	4628      	mov	r0, r5
 80095bc:	f7f6 ffb2 	bl	8000524 <__aeabi_i2d>
 80095c0:	4642      	mov	r2, r8
 80095c2:	464b      	mov	r3, r9
 80095c4:	f7f7 f818 	bl	80005f8 <__aeabi_dmul>
 80095c8:	4b86      	ldr	r3, [pc, #536]	; (80097e4 <_dtoa_r+0x64c>)
 80095ca:	2200      	movs	r2, #0
 80095cc:	f7f6 fe5e 	bl	800028c <__adddf3>
 80095d0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80095d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095d8:	9303      	str	r3, [sp, #12]
 80095da:	2e00      	cmp	r6, #0
 80095dc:	d158      	bne.n	8009690 <_dtoa_r+0x4f8>
 80095de:	4b82      	ldr	r3, [pc, #520]	; (80097e8 <_dtoa_r+0x650>)
 80095e0:	2200      	movs	r2, #0
 80095e2:	4640      	mov	r0, r8
 80095e4:	4649      	mov	r1, r9
 80095e6:	f7f6 fe4f 	bl	8000288 <__aeabi_dsub>
 80095ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80095ee:	4680      	mov	r8, r0
 80095f0:	4689      	mov	r9, r1
 80095f2:	f7f7 fa91 	bl	8000b18 <__aeabi_dcmpgt>
 80095f6:	2800      	cmp	r0, #0
 80095f8:	f040 8296 	bne.w	8009b28 <_dtoa_r+0x990>
 80095fc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009600:	4640      	mov	r0, r8
 8009602:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009606:	4649      	mov	r1, r9
 8009608:	f7f7 fa68 	bl	8000adc <__aeabi_dcmplt>
 800960c:	2800      	cmp	r0, #0
 800960e:	f040 8289 	bne.w	8009b24 <_dtoa_r+0x98c>
 8009612:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009616:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009618:	2b00      	cmp	r3, #0
 800961a:	f2c0 814e 	blt.w	80098ba <_dtoa_r+0x722>
 800961e:	f1bb 0f0e 	cmp.w	fp, #14
 8009622:	f300 814a 	bgt.w	80098ba <_dtoa_r+0x722>
 8009626:	4b6b      	ldr	r3, [pc, #428]	; (80097d4 <_dtoa_r+0x63c>)
 8009628:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800962c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009632:	2b00      	cmp	r3, #0
 8009634:	f280 80dc 	bge.w	80097f0 <_dtoa_r+0x658>
 8009638:	9b04      	ldr	r3, [sp, #16]
 800963a:	2b00      	cmp	r3, #0
 800963c:	f300 80d8 	bgt.w	80097f0 <_dtoa_r+0x658>
 8009640:	f040 826f 	bne.w	8009b22 <_dtoa_r+0x98a>
 8009644:	4b68      	ldr	r3, [pc, #416]	; (80097e8 <_dtoa_r+0x650>)
 8009646:	2200      	movs	r2, #0
 8009648:	4640      	mov	r0, r8
 800964a:	4649      	mov	r1, r9
 800964c:	f7f6 ffd4 	bl	80005f8 <__aeabi_dmul>
 8009650:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009654:	f7f7 fa56 	bl	8000b04 <__aeabi_dcmpge>
 8009658:	9e04      	ldr	r6, [sp, #16]
 800965a:	4637      	mov	r7, r6
 800965c:	2800      	cmp	r0, #0
 800965e:	f040 8245 	bne.w	8009aec <_dtoa_r+0x954>
 8009662:	9d00      	ldr	r5, [sp, #0]
 8009664:	2331      	movs	r3, #49	; 0x31
 8009666:	f805 3b01 	strb.w	r3, [r5], #1
 800966a:	f10b 0b01 	add.w	fp, fp, #1
 800966e:	e241      	b.n	8009af4 <_dtoa_r+0x95c>
 8009670:	07f2      	lsls	r2, r6, #31
 8009672:	d505      	bpl.n	8009680 <_dtoa_r+0x4e8>
 8009674:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009678:	f7f6 ffbe 	bl	80005f8 <__aeabi_dmul>
 800967c:	3501      	adds	r5, #1
 800967e:	2301      	movs	r3, #1
 8009680:	1076      	asrs	r6, r6, #1
 8009682:	3708      	adds	r7, #8
 8009684:	e773      	b.n	800956e <_dtoa_r+0x3d6>
 8009686:	2502      	movs	r5, #2
 8009688:	e775      	b.n	8009576 <_dtoa_r+0x3de>
 800968a:	9e04      	ldr	r6, [sp, #16]
 800968c:	465f      	mov	r7, fp
 800968e:	e792      	b.n	80095b6 <_dtoa_r+0x41e>
 8009690:	9900      	ldr	r1, [sp, #0]
 8009692:	4b50      	ldr	r3, [pc, #320]	; (80097d4 <_dtoa_r+0x63c>)
 8009694:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009698:	4431      	add	r1, r6
 800969a:	9102      	str	r1, [sp, #8]
 800969c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800969e:	eeb0 9a47 	vmov.f32	s18, s14
 80096a2:	eef0 9a67 	vmov.f32	s19, s15
 80096a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80096aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80096ae:	2900      	cmp	r1, #0
 80096b0:	d044      	beq.n	800973c <_dtoa_r+0x5a4>
 80096b2:	494e      	ldr	r1, [pc, #312]	; (80097ec <_dtoa_r+0x654>)
 80096b4:	2000      	movs	r0, #0
 80096b6:	f7f7 f8c9 	bl	800084c <__aeabi_ddiv>
 80096ba:	ec53 2b19 	vmov	r2, r3, d9
 80096be:	f7f6 fde3 	bl	8000288 <__aeabi_dsub>
 80096c2:	9d00      	ldr	r5, [sp, #0]
 80096c4:	ec41 0b19 	vmov	d9, r0, r1
 80096c8:	4649      	mov	r1, r9
 80096ca:	4640      	mov	r0, r8
 80096cc:	f7f7 fa44 	bl	8000b58 <__aeabi_d2iz>
 80096d0:	4606      	mov	r6, r0
 80096d2:	f7f6 ff27 	bl	8000524 <__aeabi_i2d>
 80096d6:	4602      	mov	r2, r0
 80096d8:	460b      	mov	r3, r1
 80096da:	4640      	mov	r0, r8
 80096dc:	4649      	mov	r1, r9
 80096de:	f7f6 fdd3 	bl	8000288 <__aeabi_dsub>
 80096e2:	3630      	adds	r6, #48	; 0x30
 80096e4:	f805 6b01 	strb.w	r6, [r5], #1
 80096e8:	ec53 2b19 	vmov	r2, r3, d9
 80096ec:	4680      	mov	r8, r0
 80096ee:	4689      	mov	r9, r1
 80096f0:	f7f7 f9f4 	bl	8000adc <__aeabi_dcmplt>
 80096f4:	2800      	cmp	r0, #0
 80096f6:	d164      	bne.n	80097c2 <_dtoa_r+0x62a>
 80096f8:	4642      	mov	r2, r8
 80096fa:	464b      	mov	r3, r9
 80096fc:	4937      	ldr	r1, [pc, #220]	; (80097dc <_dtoa_r+0x644>)
 80096fe:	2000      	movs	r0, #0
 8009700:	f7f6 fdc2 	bl	8000288 <__aeabi_dsub>
 8009704:	ec53 2b19 	vmov	r2, r3, d9
 8009708:	f7f7 f9e8 	bl	8000adc <__aeabi_dcmplt>
 800970c:	2800      	cmp	r0, #0
 800970e:	f040 80b6 	bne.w	800987e <_dtoa_r+0x6e6>
 8009712:	9b02      	ldr	r3, [sp, #8]
 8009714:	429d      	cmp	r5, r3
 8009716:	f43f af7c 	beq.w	8009612 <_dtoa_r+0x47a>
 800971a:	4b31      	ldr	r3, [pc, #196]	; (80097e0 <_dtoa_r+0x648>)
 800971c:	ec51 0b19 	vmov	r0, r1, d9
 8009720:	2200      	movs	r2, #0
 8009722:	f7f6 ff69 	bl	80005f8 <__aeabi_dmul>
 8009726:	4b2e      	ldr	r3, [pc, #184]	; (80097e0 <_dtoa_r+0x648>)
 8009728:	ec41 0b19 	vmov	d9, r0, r1
 800972c:	2200      	movs	r2, #0
 800972e:	4640      	mov	r0, r8
 8009730:	4649      	mov	r1, r9
 8009732:	f7f6 ff61 	bl	80005f8 <__aeabi_dmul>
 8009736:	4680      	mov	r8, r0
 8009738:	4689      	mov	r9, r1
 800973a:	e7c5      	b.n	80096c8 <_dtoa_r+0x530>
 800973c:	ec51 0b17 	vmov	r0, r1, d7
 8009740:	f7f6 ff5a 	bl	80005f8 <__aeabi_dmul>
 8009744:	9b02      	ldr	r3, [sp, #8]
 8009746:	9d00      	ldr	r5, [sp, #0]
 8009748:	930f      	str	r3, [sp, #60]	; 0x3c
 800974a:	ec41 0b19 	vmov	d9, r0, r1
 800974e:	4649      	mov	r1, r9
 8009750:	4640      	mov	r0, r8
 8009752:	f7f7 fa01 	bl	8000b58 <__aeabi_d2iz>
 8009756:	4606      	mov	r6, r0
 8009758:	f7f6 fee4 	bl	8000524 <__aeabi_i2d>
 800975c:	3630      	adds	r6, #48	; 0x30
 800975e:	4602      	mov	r2, r0
 8009760:	460b      	mov	r3, r1
 8009762:	4640      	mov	r0, r8
 8009764:	4649      	mov	r1, r9
 8009766:	f7f6 fd8f 	bl	8000288 <__aeabi_dsub>
 800976a:	f805 6b01 	strb.w	r6, [r5], #1
 800976e:	9b02      	ldr	r3, [sp, #8]
 8009770:	429d      	cmp	r5, r3
 8009772:	4680      	mov	r8, r0
 8009774:	4689      	mov	r9, r1
 8009776:	f04f 0200 	mov.w	r2, #0
 800977a:	d124      	bne.n	80097c6 <_dtoa_r+0x62e>
 800977c:	4b1b      	ldr	r3, [pc, #108]	; (80097ec <_dtoa_r+0x654>)
 800977e:	ec51 0b19 	vmov	r0, r1, d9
 8009782:	f7f6 fd83 	bl	800028c <__adddf3>
 8009786:	4602      	mov	r2, r0
 8009788:	460b      	mov	r3, r1
 800978a:	4640      	mov	r0, r8
 800978c:	4649      	mov	r1, r9
 800978e:	f7f7 f9c3 	bl	8000b18 <__aeabi_dcmpgt>
 8009792:	2800      	cmp	r0, #0
 8009794:	d173      	bne.n	800987e <_dtoa_r+0x6e6>
 8009796:	ec53 2b19 	vmov	r2, r3, d9
 800979a:	4914      	ldr	r1, [pc, #80]	; (80097ec <_dtoa_r+0x654>)
 800979c:	2000      	movs	r0, #0
 800979e:	f7f6 fd73 	bl	8000288 <__aeabi_dsub>
 80097a2:	4602      	mov	r2, r0
 80097a4:	460b      	mov	r3, r1
 80097a6:	4640      	mov	r0, r8
 80097a8:	4649      	mov	r1, r9
 80097aa:	f7f7 f997 	bl	8000adc <__aeabi_dcmplt>
 80097ae:	2800      	cmp	r0, #0
 80097b0:	f43f af2f 	beq.w	8009612 <_dtoa_r+0x47a>
 80097b4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80097b6:	1e6b      	subs	r3, r5, #1
 80097b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80097ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80097be:	2b30      	cmp	r3, #48	; 0x30
 80097c0:	d0f8      	beq.n	80097b4 <_dtoa_r+0x61c>
 80097c2:	46bb      	mov	fp, r7
 80097c4:	e04a      	b.n	800985c <_dtoa_r+0x6c4>
 80097c6:	4b06      	ldr	r3, [pc, #24]	; (80097e0 <_dtoa_r+0x648>)
 80097c8:	f7f6 ff16 	bl	80005f8 <__aeabi_dmul>
 80097cc:	4680      	mov	r8, r0
 80097ce:	4689      	mov	r9, r1
 80097d0:	e7bd      	b.n	800974e <_dtoa_r+0x5b6>
 80097d2:	bf00      	nop
 80097d4:	0800b360 	.word	0x0800b360
 80097d8:	0800b338 	.word	0x0800b338
 80097dc:	3ff00000 	.word	0x3ff00000
 80097e0:	40240000 	.word	0x40240000
 80097e4:	401c0000 	.word	0x401c0000
 80097e8:	40140000 	.word	0x40140000
 80097ec:	3fe00000 	.word	0x3fe00000
 80097f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80097f4:	9d00      	ldr	r5, [sp, #0]
 80097f6:	4642      	mov	r2, r8
 80097f8:	464b      	mov	r3, r9
 80097fa:	4630      	mov	r0, r6
 80097fc:	4639      	mov	r1, r7
 80097fe:	f7f7 f825 	bl	800084c <__aeabi_ddiv>
 8009802:	f7f7 f9a9 	bl	8000b58 <__aeabi_d2iz>
 8009806:	9001      	str	r0, [sp, #4]
 8009808:	f7f6 fe8c 	bl	8000524 <__aeabi_i2d>
 800980c:	4642      	mov	r2, r8
 800980e:	464b      	mov	r3, r9
 8009810:	f7f6 fef2 	bl	80005f8 <__aeabi_dmul>
 8009814:	4602      	mov	r2, r0
 8009816:	460b      	mov	r3, r1
 8009818:	4630      	mov	r0, r6
 800981a:	4639      	mov	r1, r7
 800981c:	f7f6 fd34 	bl	8000288 <__aeabi_dsub>
 8009820:	9e01      	ldr	r6, [sp, #4]
 8009822:	9f04      	ldr	r7, [sp, #16]
 8009824:	3630      	adds	r6, #48	; 0x30
 8009826:	f805 6b01 	strb.w	r6, [r5], #1
 800982a:	9e00      	ldr	r6, [sp, #0]
 800982c:	1bae      	subs	r6, r5, r6
 800982e:	42b7      	cmp	r7, r6
 8009830:	4602      	mov	r2, r0
 8009832:	460b      	mov	r3, r1
 8009834:	d134      	bne.n	80098a0 <_dtoa_r+0x708>
 8009836:	f7f6 fd29 	bl	800028c <__adddf3>
 800983a:	4642      	mov	r2, r8
 800983c:	464b      	mov	r3, r9
 800983e:	4606      	mov	r6, r0
 8009840:	460f      	mov	r7, r1
 8009842:	f7f7 f969 	bl	8000b18 <__aeabi_dcmpgt>
 8009846:	b9c8      	cbnz	r0, 800987c <_dtoa_r+0x6e4>
 8009848:	4642      	mov	r2, r8
 800984a:	464b      	mov	r3, r9
 800984c:	4630      	mov	r0, r6
 800984e:	4639      	mov	r1, r7
 8009850:	f7f7 f93a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009854:	b110      	cbz	r0, 800985c <_dtoa_r+0x6c4>
 8009856:	9b01      	ldr	r3, [sp, #4]
 8009858:	07db      	lsls	r3, r3, #31
 800985a:	d40f      	bmi.n	800987c <_dtoa_r+0x6e4>
 800985c:	4651      	mov	r1, sl
 800985e:	4620      	mov	r0, r4
 8009860:	f000 fbcc 	bl	8009ffc <_Bfree>
 8009864:	2300      	movs	r3, #0
 8009866:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009868:	702b      	strb	r3, [r5, #0]
 800986a:	f10b 0301 	add.w	r3, fp, #1
 800986e:	6013      	str	r3, [r2, #0]
 8009870:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009872:	2b00      	cmp	r3, #0
 8009874:	f43f ace2 	beq.w	800923c <_dtoa_r+0xa4>
 8009878:	601d      	str	r5, [r3, #0]
 800987a:	e4df      	b.n	800923c <_dtoa_r+0xa4>
 800987c:	465f      	mov	r7, fp
 800987e:	462b      	mov	r3, r5
 8009880:	461d      	mov	r5, r3
 8009882:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009886:	2a39      	cmp	r2, #57	; 0x39
 8009888:	d106      	bne.n	8009898 <_dtoa_r+0x700>
 800988a:	9a00      	ldr	r2, [sp, #0]
 800988c:	429a      	cmp	r2, r3
 800988e:	d1f7      	bne.n	8009880 <_dtoa_r+0x6e8>
 8009890:	9900      	ldr	r1, [sp, #0]
 8009892:	2230      	movs	r2, #48	; 0x30
 8009894:	3701      	adds	r7, #1
 8009896:	700a      	strb	r2, [r1, #0]
 8009898:	781a      	ldrb	r2, [r3, #0]
 800989a:	3201      	adds	r2, #1
 800989c:	701a      	strb	r2, [r3, #0]
 800989e:	e790      	b.n	80097c2 <_dtoa_r+0x62a>
 80098a0:	4ba3      	ldr	r3, [pc, #652]	; (8009b30 <_dtoa_r+0x998>)
 80098a2:	2200      	movs	r2, #0
 80098a4:	f7f6 fea8 	bl	80005f8 <__aeabi_dmul>
 80098a8:	2200      	movs	r2, #0
 80098aa:	2300      	movs	r3, #0
 80098ac:	4606      	mov	r6, r0
 80098ae:	460f      	mov	r7, r1
 80098b0:	f7f7 f90a 	bl	8000ac8 <__aeabi_dcmpeq>
 80098b4:	2800      	cmp	r0, #0
 80098b6:	d09e      	beq.n	80097f6 <_dtoa_r+0x65e>
 80098b8:	e7d0      	b.n	800985c <_dtoa_r+0x6c4>
 80098ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098bc:	2a00      	cmp	r2, #0
 80098be:	f000 80ca 	beq.w	8009a56 <_dtoa_r+0x8be>
 80098c2:	9a07      	ldr	r2, [sp, #28]
 80098c4:	2a01      	cmp	r2, #1
 80098c6:	f300 80ad 	bgt.w	8009a24 <_dtoa_r+0x88c>
 80098ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80098cc:	2a00      	cmp	r2, #0
 80098ce:	f000 80a5 	beq.w	8009a1c <_dtoa_r+0x884>
 80098d2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80098d6:	9e08      	ldr	r6, [sp, #32]
 80098d8:	9d05      	ldr	r5, [sp, #20]
 80098da:	9a05      	ldr	r2, [sp, #20]
 80098dc:	441a      	add	r2, r3
 80098de:	9205      	str	r2, [sp, #20]
 80098e0:	9a06      	ldr	r2, [sp, #24]
 80098e2:	2101      	movs	r1, #1
 80098e4:	441a      	add	r2, r3
 80098e6:	4620      	mov	r0, r4
 80098e8:	9206      	str	r2, [sp, #24]
 80098ea:	f000 fc3d 	bl	800a168 <__i2b>
 80098ee:	4607      	mov	r7, r0
 80098f0:	b165      	cbz	r5, 800990c <_dtoa_r+0x774>
 80098f2:	9b06      	ldr	r3, [sp, #24]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	dd09      	ble.n	800990c <_dtoa_r+0x774>
 80098f8:	42ab      	cmp	r3, r5
 80098fa:	9a05      	ldr	r2, [sp, #20]
 80098fc:	bfa8      	it	ge
 80098fe:	462b      	movge	r3, r5
 8009900:	1ad2      	subs	r2, r2, r3
 8009902:	9205      	str	r2, [sp, #20]
 8009904:	9a06      	ldr	r2, [sp, #24]
 8009906:	1aed      	subs	r5, r5, r3
 8009908:	1ad3      	subs	r3, r2, r3
 800990a:	9306      	str	r3, [sp, #24]
 800990c:	9b08      	ldr	r3, [sp, #32]
 800990e:	b1f3      	cbz	r3, 800994e <_dtoa_r+0x7b6>
 8009910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009912:	2b00      	cmp	r3, #0
 8009914:	f000 80a3 	beq.w	8009a5e <_dtoa_r+0x8c6>
 8009918:	2e00      	cmp	r6, #0
 800991a:	dd10      	ble.n	800993e <_dtoa_r+0x7a6>
 800991c:	4639      	mov	r1, r7
 800991e:	4632      	mov	r2, r6
 8009920:	4620      	mov	r0, r4
 8009922:	f000 fce1 	bl	800a2e8 <__pow5mult>
 8009926:	4652      	mov	r2, sl
 8009928:	4601      	mov	r1, r0
 800992a:	4607      	mov	r7, r0
 800992c:	4620      	mov	r0, r4
 800992e:	f000 fc31 	bl	800a194 <__multiply>
 8009932:	4651      	mov	r1, sl
 8009934:	4680      	mov	r8, r0
 8009936:	4620      	mov	r0, r4
 8009938:	f000 fb60 	bl	8009ffc <_Bfree>
 800993c:	46c2      	mov	sl, r8
 800993e:	9b08      	ldr	r3, [sp, #32]
 8009940:	1b9a      	subs	r2, r3, r6
 8009942:	d004      	beq.n	800994e <_dtoa_r+0x7b6>
 8009944:	4651      	mov	r1, sl
 8009946:	4620      	mov	r0, r4
 8009948:	f000 fcce 	bl	800a2e8 <__pow5mult>
 800994c:	4682      	mov	sl, r0
 800994e:	2101      	movs	r1, #1
 8009950:	4620      	mov	r0, r4
 8009952:	f000 fc09 	bl	800a168 <__i2b>
 8009956:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009958:	2b00      	cmp	r3, #0
 800995a:	4606      	mov	r6, r0
 800995c:	f340 8081 	ble.w	8009a62 <_dtoa_r+0x8ca>
 8009960:	461a      	mov	r2, r3
 8009962:	4601      	mov	r1, r0
 8009964:	4620      	mov	r0, r4
 8009966:	f000 fcbf 	bl	800a2e8 <__pow5mult>
 800996a:	9b07      	ldr	r3, [sp, #28]
 800996c:	2b01      	cmp	r3, #1
 800996e:	4606      	mov	r6, r0
 8009970:	dd7a      	ble.n	8009a68 <_dtoa_r+0x8d0>
 8009972:	f04f 0800 	mov.w	r8, #0
 8009976:	6933      	ldr	r3, [r6, #16]
 8009978:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800997c:	6918      	ldr	r0, [r3, #16]
 800997e:	f000 fba5 	bl	800a0cc <__hi0bits>
 8009982:	f1c0 0020 	rsb	r0, r0, #32
 8009986:	9b06      	ldr	r3, [sp, #24]
 8009988:	4418      	add	r0, r3
 800998a:	f010 001f 	ands.w	r0, r0, #31
 800998e:	f000 8094 	beq.w	8009aba <_dtoa_r+0x922>
 8009992:	f1c0 0320 	rsb	r3, r0, #32
 8009996:	2b04      	cmp	r3, #4
 8009998:	f340 8085 	ble.w	8009aa6 <_dtoa_r+0x90e>
 800999c:	9b05      	ldr	r3, [sp, #20]
 800999e:	f1c0 001c 	rsb	r0, r0, #28
 80099a2:	4403      	add	r3, r0
 80099a4:	9305      	str	r3, [sp, #20]
 80099a6:	9b06      	ldr	r3, [sp, #24]
 80099a8:	4403      	add	r3, r0
 80099aa:	4405      	add	r5, r0
 80099ac:	9306      	str	r3, [sp, #24]
 80099ae:	9b05      	ldr	r3, [sp, #20]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	dd05      	ble.n	80099c0 <_dtoa_r+0x828>
 80099b4:	4651      	mov	r1, sl
 80099b6:	461a      	mov	r2, r3
 80099b8:	4620      	mov	r0, r4
 80099ba:	f000 fcef 	bl	800a39c <__lshift>
 80099be:	4682      	mov	sl, r0
 80099c0:	9b06      	ldr	r3, [sp, #24]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	dd05      	ble.n	80099d2 <_dtoa_r+0x83a>
 80099c6:	4631      	mov	r1, r6
 80099c8:	461a      	mov	r2, r3
 80099ca:	4620      	mov	r0, r4
 80099cc:	f000 fce6 	bl	800a39c <__lshift>
 80099d0:	4606      	mov	r6, r0
 80099d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d072      	beq.n	8009abe <_dtoa_r+0x926>
 80099d8:	4631      	mov	r1, r6
 80099da:	4650      	mov	r0, sl
 80099dc:	f000 fd4a 	bl	800a474 <__mcmp>
 80099e0:	2800      	cmp	r0, #0
 80099e2:	da6c      	bge.n	8009abe <_dtoa_r+0x926>
 80099e4:	2300      	movs	r3, #0
 80099e6:	4651      	mov	r1, sl
 80099e8:	220a      	movs	r2, #10
 80099ea:	4620      	mov	r0, r4
 80099ec:	f000 fb28 	bl	800a040 <__multadd>
 80099f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80099f6:	4682      	mov	sl, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	f000 81b0 	beq.w	8009d5e <_dtoa_r+0xbc6>
 80099fe:	2300      	movs	r3, #0
 8009a00:	4639      	mov	r1, r7
 8009a02:	220a      	movs	r2, #10
 8009a04:	4620      	mov	r0, r4
 8009a06:	f000 fb1b 	bl	800a040 <__multadd>
 8009a0a:	9b01      	ldr	r3, [sp, #4]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	4607      	mov	r7, r0
 8009a10:	f300 8096 	bgt.w	8009b40 <_dtoa_r+0x9a8>
 8009a14:	9b07      	ldr	r3, [sp, #28]
 8009a16:	2b02      	cmp	r3, #2
 8009a18:	dc59      	bgt.n	8009ace <_dtoa_r+0x936>
 8009a1a:	e091      	b.n	8009b40 <_dtoa_r+0x9a8>
 8009a1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a1e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009a22:	e758      	b.n	80098d6 <_dtoa_r+0x73e>
 8009a24:	9b04      	ldr	r3, [sp, #16]
 8009a26:	1e5e      	subs	r6, r3, #1
 8009a28:	9b08      	ldr	r3, [sp, #32]
 8009a2a:	42b3      	cmp	r3, r6
 8009a2c:	bfbf      	itttt	lt
 8009a2e:	9b08      	ldrlt	r3, [sp, #32]
 8009a30:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009a32:	9608      	strlt	r6, [sp, #32]
 8009a34:	1af3      	sublt	r3, r6, r3
 8009a36:	bfb4      	ite	lt
 8009a38:	18d2      	addlt	r2, r2, r3
 8009a3a:	1b9e      	subge	r6, r3, r6
 8009a3c:	9b04      	ldr	r3, [sp, #16]
 8009a3e:	bfbc      	itt	lt
 8009a40:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009a42:	2600      	movlt	r6, #0
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	bfb7      	itett	lt
 8009a48:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009a4c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009a50:	1a9d      	sublt	r5, r3, r2
 8009a52:	2300      	movlt	r3, #0
 8009a54:	e741      	b.n	80098da <_dtoa_r+0x742>
 8009a56:	9e08      	ldr	r6, [sp, #32]
 8009a58:	9d05      	ldr	r5, [sp, #20]
 8009a5a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009a5c:	e748      	b.n	80098f0 <_dtoa_r+0x758>
 8009a5e:	9a08      	ldr	r2, [sp, #32]
 8009a60:	e770      	b.n	8009944 <_dtoa_r+0x7ac>
 8009a62:	9b07      	ldr	r3, [sp, #28]
 8009a64:	2b01      	cmp	r3, #1
 8009a66:	dc19      	bgt.n	8009a9c <_dtoa_r+0x904>
 8009a68:	9b02      	ldr	r3, [sp, #8]
 8009a6a:	b9bb      	cbnz	r3, 8009a9c <_dtoa_r+0x904>
 8009a6c:	9b03      	ldr	r3, [sp, #12]
 8009a6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a72:	b99b      	cbnz	r3, 8009a9c <_dtoa_r+0x904>
 8009a74:	9b03      	ldr	r3, [sp, #12]
 8009a76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009a7a:	0d1b      	lsrs	r3, r3, #20
 8009a7c:	051b      	lsls	r3, r3, #20
 8009a7e:	b183      	cbz	r3, 8009aa2 <_dtoa_r+0x90a>
 8009a80:	9b05      	ldr	r3, [sp, #20]
 8009a82:	3301      	adds	r3, #1
 8009a84:	9305      	str	r3, [sp, #20]
 8009a86:	9b06      	ldr	r3, [sp, #24]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	9306      	str	r3, [sp, #24]
 8009a8c:	f04f 0801 	mov.w	r8, #1
 8009a90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	f47f af6f 	bne.w	8009976 <_dtoa_r+0x7de>
 8009a98:	2001      	movs	r0, #1
 8009a9a:	e774      	b.n	8009986 <_dtoa_r+0x7ee>
 8009a9c:	f04f 0800 	mov.w	r8, #0
 8009aa0:	e7f6      	b.n	8009a90 <_dtoa_r+0x8f8>
 8009aa2:	4698      	mov	r8, r3
 8009aa4:	e7f4      	b.n	8009a90 <_dtoa_r+0x8f8>
 8009aa6:	d082      	beq.n	80099ae <_dtoa_r+0x816>
 8009aa8:	9a05      	ldr	r2, [sp, #20]
 8009aaa:	331c      	adds	r3, #28
 8009aac:	441a      	add	r2, r3
 8009aae:	9205      	str	r2, [sp, #20]
 8009ab0:	9a06      	ldr	r2, [sp, #24]
 8009ab2:	441a      	add	r2, r3
 8009ab4:	441d      	add	r5, r3
 8009ab6:	9206      	str	r2, [sp, #24]
 8009ab8:	e779      	b.n	80099ae <_dtoa_r+0x816>
 8009aba:	4603      	mov	r3, r0
 8009abc:	e7f4      	b.n	8009aa8 <_dtoa_r+0x910>
 8009abe:	9b04      	ldr	r3, [sp, #16]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	dc37      	bgt.n	8009b34 <_dtoa_r+0x99c>
 8009ac4:	9b07      	ldr	r3, [sp, #28]
 8009ac6:	2b02      	cmp	r3, #2
 8009ac8:	dd34      	ble.n	8009b34 <_dtoa_r+0x99c>
 8009aca:	9b04      	ldr	r3, [sp, #16]
 8009acc:	9301      	str	r3, [sp, #4]
 8009ace:	9b01      	ldr	r3, [sp, #4]
 8009ad0:	b963      	cbnz	r3, 8009aec <_dtoa_r+0x954>
 8009ad2:	4631      	mov	r1, r6
 8009ad4:	2205      	movs	r2, #5
 8009ad6:	4620      	mov	r0, r4
 8009ad8:	f000 fab2 	bl	800a040 <__multadd>
 8009adc:	4601      	mov	r1, r0
 8009ade:	4606      	mov	r6, r0
 8009ae0:	4650      	mov	r0, sl
 8009ae2:	f000 fcc7 	bl	800a474 <__mcmp>
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	f73f adbb 	bgt.w	8009662 <_dtoa_r+0x4ca>
 8009aec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009aee:	9d00      	ldr	r5, [sp, #0]
 8009af0:	ea6f 0b03 	mvn.w	fp, r3
 8009af4:	f04f 0800 	mov.w	r8, #0
 8009af8:	4631      	mov	r1, r6
 8009afa:	4620      	mov	r0, r4
 8009afc:	f000 fa7e 	bl	8009ffc <_Bfree>
 8009b00:	2f00      	cmp	r7, #0
 8009b02:	f43f aeab 	beq.w	800985c <_dtoa_r+0x6c4>
 8009b06:	f1b8 0f00 	cmp.w	r8, #0
 8009b0a:	d005      	beq.n	8009b18 <_dtoa_r+0x980>
 8009b0c:	45b8      	cmp	r8, r7
 8009b0e:	d003      	beq.n	8009b18 <_dtoa_r+0x980>
 8009b10:	4641      	mov	r1, r8
 8009b12:	4620      	mov	r0, r4
 8009b14:	f000 fa72 	bl	8009ffc <_Bfree>
 8009b18:	4639      	mov	r1, r7
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f000 fa6e 	bl	8009ffc <_Bfree>
 8009b20:	e69c      	b.n	800985c <_dtoa_r+0x6c4>
 8009b22:	2600      	movs	r6, #0
 8009b24:	4637      	mov	r7, r6
 8009b26:	e7e1      	b.n	8009aec <_dtoa_r+0x954>
 8009b28:	46bb      	mov	fp, r7
 8009b2a:	4637      	mov	r7, r6
 8009b2c:	e599      	b.n	8009662 <_dtoa_r+0x4ca>
 8009b2e:	bf00      	nop
 8009b30:	40240000 	.word	0x40240000
 8009b34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	f000 80c8 	beq.w	8009ccc <_dtoa_r+0xb34>
 8009b3c:	9b04      	ldr	r3, [sp, #16]
 8009b3e:	9301      	str	r3, [sp, #4]
 8009b40:	2d00      	cmp	r5, #0
 8009b42:	dd05      	ble.n	8009b50 <_dtoa_r+0x9b8>
 8009b44:	4639      	mov	r1, r7
 8009b46:	462a      	mov	r2, r5
 8009b48:	4620      	mov	r0, r4
 8009b4a:	f000 fc27 	bl	800a39c <__lshift>
 8009b4e:	4607      	mov	r7, r0
 8009b50:	f1b8 0f00 	cmp.w	r8, #0
 8009b54:	d05b      	beq.n	8009c0e <_dtoa_r+0xa76>
 8009b56:	6879      	ldr	r1, [r7, #4]
 8009b58:	4620      	mov	r0, r4
 8009b5a:	f000 fa0f 	bl	8009f7c <_Balloc>
 8009b5e:	4605      	mov	r5, r0
 8009b60:	b928      	cbnz	r0, 8009b6e <_dtoa_r+0x9d6>
 8009b62:	4b83      	ldr	r3, [pc, #524]	; (8009d70 <_dtoa_r+0xbd8>)
 8009b64:	4602      	mov	r2, r0
 8009b66:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009b6a:	f7ff bb2e 	b.w	80091ca <_dtoa_r+0x32>
 8009b6e:	693a      	ldr	r2, [r7, #16]
 8009b70:	3202      	adds	r2, #2
 8009b72:	0092      	lsls	r2, r2, #2
 8009b74:	f107 010c 	add.w	r1, r7, #12
 8009b78:	300c      	adds	r0, #12
 8009b7a:	f7ff fa76 	bl	800906a <memcpy>
 8009b7e:	2201      	movs	r2, #1
 8009b80:	4629      	mov	r1, r5
 8009b82:	4620      	mov	r0, r4
 8009b84:	f000 fc0a 	bl	800a39c <__lshift>
 8009b88:	9b00      	ldr	r3, [sp, #0]
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	9304      	str	r3, [sp, #16]
 8009b8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b92:	4413      	add	r3, r2
 8009b94:	9308      	str	r3, [sp, #32]
 8009b96:	9b02      	ldr	r3, [sp, #8]
 8009b98:	f003 0301 	and.w	r3, r3, #1
 8009b9c:	46b8      	mov	r8, r7
 8009b9e:	9306      	str	r3, [sp, #24]
 8009ba0:	4607      	mov	r7, r0
 8009ba2:	9b04      	ldr	r3, [sp, #16]
 8009ba4:	4631      	mov	r1, r6
 8009ba6:	3b01      	subs	r3, #1
 8009ba8:	4650      	mov	r0, sl
 8009baa:	9301      	str	r3, [sp, #4]
 8009bac:	f7ff fa6b 	bl	8009086 <quorem>
 8009bb0:	4641      	mov	r1, r8
 8009bb2:	9002      	str	r0, [sp, #8]
 8009bb4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009bb8:	4650      	mov	r0, sl
 8009bba:	f000 fc5b 	bl	800a474 <__mcmp>
 8009bbe:	463a      	mov	r2, r7
 8009bc0:	9005      	str	r0, [sp, #20]
 8009bc2:	4631      	mov	r1, r6
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	f000 fc71 	bl	800a4ac <__mdiff>
 8009bca:	68c2      	ldr	r2, [r0, #12]
 8009bcc:	4605      	mov	r5, r0
 8009bce:	bb02      	cbnz	r2, 8009c12 <_dtoa_r+0xa7a>
 8009bd0:	4601      	mov	r1, r0
 8009bd2:	4650      	mov	r0, sl
 8009bd4:	f000 fc4e 	bl	800a474 <__mcmp>
 8009bd8:	4602      	mov	r2, r0
 8009bda:	4629      	mov	r1, r5
 8009bdc:	4620      	mov	r0, r4
 8009bde:	9209      	str	r2, [sp, #36]	; 0x24
 8009be0:	f000 fa0c 	bl	8009ffc <_Bfree>
 8009be4:	9b07      	ldr	r3, [sp, #28]
 8009be6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009be8:	9d04      	ldr	r5, [sp, #16]
 8009bea:	ea43 0102 	orr.w	r1, r3, r2
 8009bee:	9b06      	ldr	r3, [sp, #24]
 8009bf0:	4319      	orrs	r1, r3
 8009bf2:	d110      	bne.n	8009c16 <_dtoa_r+0xa7e>
 8009bf4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009bf8:	d029      	beq.n	8009c4e <_dtoa_r+0xab6>
 8009bfa:	9b05      	ldr	r3, [sp, #20]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	dd02      	ble.n	8009c06 <_dtoa_r+0xa6e>
 8009c00:	9b02      	ldr	r3, [sp, #8]
 8009c02:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009c06:	9b01      	ldr	r3, [sp, #4]
 8009c08:	f883 9000 	strb.w	r9, [r3]
 8009c0c:	e774      	b.n	8009af8 <_dtoa_r+0x960>
 8009c0e:	4638      	mov	r0, r7
 8009c10:	e7ba      	b.n	8009b88 <_dtoa_r+0x9f0>
 8009c12:	2201      	movs	r2, #1
 8009c14:	e7e1      	b.n	8009bda <_dtoa_r+0xa42>
 8009c16:	9b05      	ldr	r3, [sp, #20]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	db04      	blt.n	8009c26 <_dtoa_r+0xa8e>
 8009c1c:	9907      	ldr	r1, [sp, #28]
 8009c1e:	430b      	orrs	r3, r1
 8009c20:	9906      	ldr	r1, [sp, #24]
 8009c22:	430b      	orrs	r3, r1
 8009c24:	d120      	bne.n	8009c68 <_dtoa_r+0xad0>
 8009c26:	2a00      	cmp	r2, #0
 8009c28:	dded      	ble.n	8009c06 <_dtoa_r+0xa6e>
 8009c2a:	4651      	mov	r1, sl
 8009c2c:	2201      	movs	r2, #1
 8009c2e:	4620      	mov	r0, r4
 8009c30:	f000 fbb4 	bl	800a39c <__lshift>
 8009c34:	4631      	mov	r1, r6
 8009c36:	4682      	mov	sl, r0
 8009c38:	f000 fc1c 	bl	800a474 <__mcmp>
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	dc03      	bgt.n	8009c48 <_dtoa_r+0xab0>
 8009c40:	d1e1      	bne.n	8009c06 <_dtoa_r+0xa6e>
 8009c42:	f019 0f01 	tst.w	r9, #1
 8009c46:	d0de      	beq.n	8009c06 <_dtoa_r+0xa6e>
 8009c48:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009c4c:	d1d8      	bne.n	8009c00 <_dtoa_r+0xa68>
 8009c4e:	9a01      	ldr	r2, [sp, #4]
 8009c50:	2339      	movs	r3, #57	; 0x39
 8009c52:	7013      	strb	r3, [r2, #0]
 8009c54:	462b      	mov	r3, r5
 8009c56:	461d      	mov	r5, r3
 8009c58:	3b01      	subs	r3, #1
 8009c5a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009c5e:	2a39      	cmp	r2, #57	; 0x39
 8009c60:	d06c      	beq.n	8009d3c <_dtoa_r+0xba4>
 8009c62:	3201      	adds	r2, #1
 8009c64:	701a      	strb	r2, [r3, #0]
 8009c66:	e747      	b.n	8009af8 <_dtoa_r+0x960>
 8009c68:	2a00      	cmp	r2, #0
 8009c6a:	dd07      	ble.n	8009c7c <_dtoa_r+0xae4>
 8009c6c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009c70:	d0ed      	beq.n	8009c4e <_dtoa_r+0xab6>
 8009c72:	9a01      	ldr	r2, [sp, #4]
 8009c74:	f109 0301 	add.w	r3, r9, #1
 8009c78:	7013      	strb	r3, [r2, #0]
 8009c7a:	e73d      	b.n	8009af8 <_dtoa_r+0x960>
 8009c7c:	9b04      	ldr	r3, [sp, #16]
 8009c7e:	9a08      	ldr	r2, [sp, #32]
 8009c80:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d043      	beq.n	8009d10 <_dtoa_r+0xb78>
 8009c88:	4651      	mov	r1, sl
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	220a      	movs	r2, #10
 8009c8e:	4620      	mov	r0, r4
 8009c90:	f000 f9d6 	bl	800a040 <__multadd>
 8009c94:	45b8      	cmp	r8, r7
 8009c96:	4682      	mov	sl, r0
 8009c98:	f04f 0300 	mov.w	r3, #0
 8009c9c:	f04f 020a 	mov.w	r2, #10
 8009ca0:	4641      	mov	r1, r8
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	d107      	bne.n	8009cb6 <_dtoa_r+0xb1e>
 8009ca6:	f000 f9cb 	bl	800a040 <__multadd>
 8009caa:	4680      	mov	r8, r0
 8009cac:	4607      	mov	r7, r0
 8009cae:	9b04      	ldr	r3, [sp, #16]
 8009cb0:	3301      	adds	r3, #1
 8009cb2:	9304      	str	r3, [sp, #16]
 8009cb4:	e775      	b.n	8009ba2 <_dtoa_r+0xa0a>
 8009cb6:	f000 f9c3 	bl	800a040 <__multadd>
 8009cba:	4639      	mov	r1, r7
 8009cbc:	4680      	mov	r8, r0
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	220a      	movs	r2, #10
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	f000 f9bc 	bl	800a040 <__multadd>
 8009cc8:	4607      	mov	r7, r0
 8009cca:	e7f0      	b.n	8009cae <_dtoa_r+0xb16>
 8009ccc:	9b04      	ldr	r3, [sp, #16]
 8009cce:	9301      	str	r3, [sp, #4]
 8009cd0:	9d00      	ldr	r5, [sp, #0]
 8009cd2:	4631      	mov	r1, r6
 8009cd4:	4650      	mov	r0, sl
 8009cd6:	f7ff f9d6 	bl	8009086 <quorem>
 8009cda:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009cde:	9b00      	ldr	r3, [sp, #0]
 8009ce0:	f805 9b01 	strb.w	r9, [r5], #1
 8009ce4:	1aea      	subs	r2, r5, r3
 8009ce6:	9b01      	ldr	r3, [sp, #4]
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	dd07      	ble.n	8009cfc <_dtoa_r+0xb64>
 8009cec:	4651      	mov	r1, sl
 8009cee:	2300      	movs	r3, #0
 8009cf0:	220a      	movs	r2, #10
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	f000 f9a4 	bl	800a040 <__multadd>
 8009cf8:	4682      	mov	sl, r0
 8009cfa:	e7ea      	b.n	8009cd2 <_dtoa_r+0xb3a>
 8009cfc:	9b01      	ldr	r3, [sp, #4]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	bfc8      	it	gt
 8009d02:	461d      	movgt	r5, r3
 8009d04:	9b00      	ldr	r3, [sp, #0]
 8009d06:	bfd8      	it	le
 8009d08:	2501      	movle	r5, #1
 8009d0a:	441d      	add	r5, r3
 8009d0c:	f04f 0800 	mov.w	r8, #0
 8009d10:	4651      	mov	r1, sl
 8009d12:	2201      	movs	r2, #1
 8009d14:	4620      	mov	r0, r4
 8009d16:	f000 fb41 	bl	800a39c <__lshift>
 8009d1a:	4631      	mov	r1, r6
 8009d1c:	4682      	mov	sl, r0
 8009d1e:	f000 fba9 	bl	800a474 <__mcmp>
 8009d22:	2800      	cmp	r0, #0
 8009d24:	dc96      	bgt.n	8009c54 <_dtoa_r+0xabc>
 8009d26:	d102      	bne.n	8009d2e <_dtoa_r+0xb96>
 8009d28:	f019 0f01 	tst.w	r9, #1
 8009d2c:	d192      	bne.n	8009c54 <_dtoa_r+0xabc>
 8009d2e:	462b      	mov	r3, r5
 8009d30:	461d      	mov	r5, r3
 8009d32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d36:	2a30      	cmp	r2, #48	; 0x30
 8009d38:	d0fa      	beq.n	8009d30 <_dtoa_r+0xb98>
 8009d3a:	e6dd      	b.n	8009af8 <_dtoa_r+0x960>
 8009d3c:	9a00      	ldr	r2, [sp, #0]
 8009d3e:	429a      	cmp	r2, r3
 8009d40:	d189      	bne.n	8009c56 <_dtoa_r+0xabe>
 8009d42:	f10b 0b01 	add.w	fp, fp, #1
 8009d46:	2331      	movs	r3, #49	; 0x31
 8009d48:	e796      	b.n	8009c78 <_dtoa_r+0xae0>
 8009d4a:	4b0a      	ldr	r3, [pc, #40]	; (8009d74 <_dtoa_r+0xbdc>)
 8009d4c:	f7ff ba99 	b.w	8009282 <_dtoa_r+0xea>
 8009d50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	f47f aa6d 	bne.w	8009232 <_dtoa_r+0x9a>
 8009d58:	4b07      	ldr	r3, [pc, #28]	; (8009d78 <_dtoa_r+0xbe0>)
 8009d5a:	f7ff ba92 	b.w	8009282 <_dtoa_r+0xea>
 8009d5e:	9b01      	ldr	r3, [sp, #4]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	dcb5      	bgt.n	8009cd0 <_dtoa_r+0xb38>
 8009d64:	9b07      	ldr	r3, [sp, #28]
 8009d66:	2b02      	cmp	r3, #2
 8009d68:	f73f aeb1 	bgt.w	8009ace <_dtoa_r+0x936>
 8009d6c:	e7b0      	b.n	8009cd0 <_dtoa_r+0xb38>
 8009d6e:	bf00      	nop
 8009d70:	0800b2cc 	.word	0x0800b2cc
 8009d74:	0800b22c 	.word	0x0800b22c
 8009d78:	0800b250 	.word	0x0800b250

08009d7c <_free_r>:
 8009d7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009d7e:	2900      	cmp	r1, #0
 8009d80:	d044      	beq.n	8009e0c <_free_r+0x90>
 8009d82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d86:	9001      	str	r0, [sp, #4]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	f1a1 0404 	sub.w	r4, r1, #4
 8009d8e:	bfb8      	it	lt
 8009d90:	18e4      	addlt	r4, r4, r3
 8009d92:	f000 f8e7 	bl	8009f64 <__malloc_lock>
 8009d96:	4a1e      	ldr	r2, [pc, #120]	; (8009e10 <_free_r+0x94>)
 8009d98:	9801      	ldr	r0, [sp, #4]
 8009d9a:	6813      	ldr	r3, [r2, #0]
 8009d9c:	b933      	cbnz	r3, 8009dac <_free_r+0x30>
 8009d9e:	6063      	str	r3, [r4, #4]
 8009da0:	6014      	str	r4, [r2, #0]
 8009da2:	b003      	add	sp, #12
 8009da4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009da8:	f000 b8e2 	b.w	8009f70 <__malloc_unlock>
 8009dac:	42a3      	cmp	r3, r4
 8009dae:	d908      	bls.n	8009dc2 <_free_r+0x46>
 8009db0:	6825      	ldr	r5, [r4, #0]
 8009db2:	1961      	adds	r1, r4, r5
 8009db4:	428b      	cmp	r3, r1
 8009db6:	bf01      	itttt	eq
 8009db8:	6819      	ldreq	r1, [r3, #0]
 8009dba:	685b      	ldreq	r3, [r3, #4]
 8009dbc:	1949      	addeq	r1, r1, r5
 8009dbe:	6021      	streq	r1, [r4, #0]
 8009dc0:	e7ed      	b.n	8009d9e <_free_r+0x22>
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	b10b      	cbz	r3, 8009dcc <_free_r+0x50>
 8009dc8:	42a3      	cmp	r3, r4
 8009dca:	d9fa      	bls.n	8009dc2 <_free_r+0x46>
 8009dcc:	6811      	ldr	r1, [r2, #0]
 8009dce:	1855      	adds	r5, r2, r1
 8009dd0:	42a5      	cmp	r5, r4
 8009dd2:	d10b      	bne.n	8009dec <_free_r+0x70>
 8009dd4:	6824      	ldr	r4, [r4, #0]
 8009dd6:	4421      	add	r1, r4
 8009dd8:	1854      	adds	r4, r2, r1
 8009dda:	42a3      	cmp	r3, r4
 8009ddc:	6011      	str	r1, [r2, #0]
 8009dde:	d1e0      	bne.n	8009da2 <_free_r+0x26>
 8009de0:	681c      	ldr	r4, [r3, #0]
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	6053      	str	r3, [r2, #4]
 8009de6:	440c      	add	r4, r1
 8009de8:	6014      	str	r4, [r2, #0]
 8009dea:	e7da      	b.n	8009da2 <_free_r+0x26>
 8009dec:	d902      	bls.n	8009df4 <_free_r+0x78>
 8009dee:	230c      	movs	r3, #12
 8009df0:	6003      	str	r3, [r0, #0]
 8009df2:	e7d6      	b.n	8009da2 <_free_r+0x26>
 8009df4:	6825      	ldr	r5, [r4, #0]
 8009df6:	1961      	adds	r1, r4, r5
 8009df8:	428b      	cmp	r3, r1
 8009dfa:	bf04      	itt	eq
 8009dfc:	6819      	ldreq	r1, [r3, #0]
 8009dfe:	685b      	ldreq	r3, [r3, #4]
 8009e00:	6063      	str	r3, [r4, #4]
 8009e02:	bf04      	itt	eq
 8009e04:	1949      	addeq	r1, r1, r5
 8009e06:	6021      	streq	r1, [r4, #0]
 8009e08:	6054      	str	r4, [r2, #4]
 8009e0a:	e7ca      	b.n	8009da2 <_free_r+0x26>
 8009e0c:	b003      	add	sp, #12
 8009e0e:	bd30      	pop	{r4, r5, pc}
 8009e10:	20000a40 	.word	0x20000a40

08009e14 <malloc>:
 8009e14:	4b02      	ldr	r3, [pc, #8]	; (8009e20 <malloc+0xc>)
 8009e16:	4601      	mov	r1, r0
 8009e18:	6818      	ldr	r0, [r3, #0]
 8009e1a:	f000 b823 	b.w	8009e64 <_malloc_r>
 8009e1e:	bf00      	nop
 8009e20:	20000060 	.word	0x20000060

08009e24 <sbrk_aligned>:
 8009e24:	b570      	push	{r4, r5, r6, lr}
 8009e26:	4e0e      	ldr	r6, [pc, #56]	; (8009e60 <sbrk_aligned+0x3c>)
 8009e28:	460c      	mov	r4, r1
 8009e2a:	6831      	ldr	r1, [r6, #0]
 8009e2c:	4605      	mov	r5, r0
 8009e2e:	b911      	cbnz	r1, 8009e36 <sbrk_aligned+0x12>
 8009e30:	f000 fe40 	bl	800aab4 <_sbrk_r>
 8009e34:	6030      	str	r0, [r6, #0]
 8009e36:	4621      	mov	r1, r4
 8009e38:	4628      	mov	r0, r5
 8009e3a:	f000 fe3b 	bl	800aab4 <_sbrk_r>
 8009e3e:	1c43      	adds	r3, r0, #1
 8009e40:	d00a      	beq.n	8009e58 <sbrk_aligned+0x34>
 8009e42:	1cc4      	adds	r4, r0, #3
 8009e44:	f024 0403 	bic.w	r4, r4, #3
 8009e48:	42a0      	cmp	r0, r4
 8009e4a:	d007      	beq.n	8009e5c <sbrk_aligned+0x38>
 8009e4c:	1a21      	subs	r1, r4, r0
 8009e4e:	4628      	mov	r0, r5
 8009e50:	f000 fe30 	bl	800aab4 <_sbrk_r>
 8009e54:	3001      	adds	r0, #1
 8009e56:	d101      	bne.n	8009e5c <sbrk_aligned+0x38>
 8009e58:	f04f 34ff 	mov.w	r4, #4294967295
 8009e5c:	4620      	mov	r0, r4
 8009e5e:	bd70      	pop	{r4, r5, r6, pc}
 8009e60:	20000a44 	.word	0x20000a44

08009e64 <_malloc_r>:
 8009e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e68:	1ccd      	adds	r5, r1, #3
 8009e6a:	f025 0503 	bic.w	r5, r5, #3
 8009e6e:	3508      	adds	r5, #8
 8009e70:	2d0c      	cmp	r5, #12
 8009e72:	bf38      	it	cc
 8009e74:	250c      	movcc	r5, #12
 8009e76:	2d00      	cmp	r5, #0
 8009e78:	4607      	mov	r7, r0
 8009e7a:	db01      	blt.n	8009e80 <_malloc_r+0x1c>
 8009e7c:	42a9      	cmp	r1, r5
 8009e7e:	d905      	bls.n	8009e8c <_malloc_r+0x28>
 8009e80:	230c      	movs	r3, #12
 8009e82:	603b      	str	r3, [r7, #0]
 8009e84:	2600      	movs	r6, #0
 8009e86:	4630      	mov	r0, r6
 8009e88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e8c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009f60 <_malloc_r+0xfc>
 8009e90:	f000 f868 	bl	8009f64 <__malloc_lock>
 8009e94:	f8d8 3000 	ldr.w	r3, [r8]
 8009e98:	461c      	mov	r4, r3
 8009e9a:	bb5c      	cbnz	r4, 8009ef4 <_malloc_r+0x90>
 8009e9c:	4629      	mov	r1, r5
 8009e9e:	4638      	mov	r0, r7
 8009ea0:	f7ff ffc0 	bl	8009e24 <sbrk_aligned>
 8009ea4:	1c43      	adds	r3, r0, #1
 8009ea6:	4604      	mov	r4, r0
 8009ea8:	d155      	bne.n	8009f56 <_malloc_r+0xf2>
 8009eaa:	f8d8 4000 	ldr.w	r4, [r8]
 8009eae:	4626      	mov	r6, r4
 8009eb0:	2e00      	cmp	r6, #0
 8009eb2:	d145      	bne.n	8009f40 <_malloc_r+0xdc>
 8009eb4:	2c00      	cmp	r4, #0
 8009eb6:	d048      	beq.n	8009f4a <_malloc_r+0xe6>
 8009eb8:	6823      	ldr	r3, [r4, #0]
 8009eba:	4631      	mov	r1, r6
 8009ebc:	4638      	mov	r0, r7
 8009ebe:	eb04 0903 	add.w	r9, r4, r3
 8009ec2:	f000 fdf7 	bl	800aab4 <_sbrk_r>
 8009ec6:	4581      	cmp	r9, r0
 8009ec8:	d13f      	bne.n	8009f4a <_malloc_r+0xe6>
 8009eca:	6821      	ldr	r1, [r4, #0]
 8009ecc:	1a6d      	subs	r5, r5, r1
 8009ece:	4629      	mov	r1, r5
 8009ed0:	4638      	mov	r0, r7
 8009ed2:	f7ff ffa7 	bl	8009e24 <sbrk_aligned>
 8009ed6:	3001      	adds	r0, #1
 8009ed8:	d037      	beq.n	8009f4a <_malloc_r+0xe6>
 8009eda:	6823      	ldr	r3, [r4, #0]
 8009edc:	442b      	add	r3, r5
 8009ede:	6023      	str	r3, [r4, #0]
 8009ee0:	f8d8 3000 	ldr.w	r3, [r8]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d038      	beq.n	8009f5a <_malloc_r+0xf6>
 8009ee8:	685a      	ldr	r2, [r3, #4]
 8009eea:	42a2      	cmp	r2, r4
 8009eec:	d12b      	bne.n	8009f46 <_malloc_r+0xe2>
 8009eee:	2200      	movs	r2, #0
 8009ef0:	605a      	str	r2, [r3, #4]
 8009ef2:	e00f      	b.n	8009f14 <_malloc_r+0xb0>
 8009ef4:	6822      	ldr	r2, [r4, #0]
 8009ef6:	1b52      	subs	r2, r2, r5
 8009ef8:	d41f      	bmi.n	8009f3a <_malloc_r+0xd6>
 8009efa:	2a0b      	cmp	r2, #11
 8009efc:	d917      	bls.n	8009f2e <_malloc_r+0xca>
 8009efe:	1961      	adds	r1, r4, r5
 8009f00:	42a3      	cmp	r3, r4
 8009f02:	6025      	str	r5, [r4, #0]
 8009f04:	bf18      	it	ne
 8009f06:	6059      	strne	r1, [r3, #4]
 8009f08:	6863      	ldr	r3, [r4, #4]
 8009f0a:	bf08      	it	eq
 8009f0c:	f8c8 1000 	streq.w	r1, [r8]
 8009f10:	5162      	str	r2, [r4, r5]
 8009f12:	604b      	str	r3, [r1, #4]
 8009f14:	4638      	mov	r0, r7
 8009f16:	f104 060b 	add.w	r6, r4, #11
 8009f1a:	f000 f829 	bl	8009f70 <__malloc_unlock>
 8009f1e:	f026 0607 	bic.w	r6, r6, #7
 8009f22:	1d23      	adds	r3, r4, #4
 8009f24:	1af2      	subs	r2, r6, r3
 8009f26:	d0ae      	beq.n	8009e86 <_malloc_r+0x22>
 8009f28:	1b9b      	subs	r3, r3, r6
 8009f2a:	50a3      	str	r3, [r4, r2]
 8009f2c:	e7ab      	b.n	8009e86 <_malloc_r+0x22>
 8009f2e:	42a3      	cmp	r3, r4
 8009f30:	6862      	ldr	r2, [r4, #4]
 8009f32:	d1dd      	bne.n	8009ef0 <_malloc_r+0x8c>
 8009f34:	f8c8 2000 	str.w	r2, [r8]
 8009f38:	e7ec      	b.n	8009f14 <_malloc_r+0xb0>
 8009f3a:	4623      	mov	r3, r4
 8009f3c:	6864      	ldr	r4, [r4, #4]
 8009f3e:	e7ac      	b.n	8009e9a <_malloc_r+0x36>
 8009f40:	4634      	mov	r4, r6
 8009f42:	6876      	ldr	r6, [r6, #4]
 8009f44:	e7b4      	b.n	8009eb0 <_malloc_r+0x4c>
 8009f46:	4613      	mov	r3, r2
 8009f48:	e7cc      	b.n	8009ee4 <_malloc_r+0x80>
 8009f4a:	230c      	movs	r3, #12
 8009f4c:	603b      	str	r3, [r7, #0]
 8009f4e:	4638      	mov	r0, r7
 8009f50:	f000 f80e 	bl	8009f70 <__malloc_unlock>
 8009f54:	e797      	b.n	8009e86 <_malloc_r+0x22>
 8009f56:	6025      	str	r5, [r4, #0]
 8009f58:	e7dc      	b.n	8009f14 <_malloc_r+0xb0>
 8009f5a:	605b      	str	r3, [r3, #4]
 8009f5c:	deff      	udf	#255	; 0xff
 8009f5e:	bf00      	nop
 8009f60:	20000a40 	.word	0x20000a40

08009f64 <__malloc_lock>:
 8009f64:	4801      	ldr	r0, [pc, #4]	; (8009f6c <__malloc_lock+0x8>)
 8009f66:	f7ff b87e 	b.w	8009066 <__retarget_lock_acquire_recursive>
 8009f6a:	bf00      	nop
 8009f6c:	20000a3c 	.word	0x20000a3c

08009f70 <__malloc_unlock>:
 8009f70:	4801      	ldr	r0, [pc, #4]	; (8009f78 <__malloc_unlock+0x8>)
 8009f72:	f7ff b879 	b.w	8009068 <__retarget_lock_release_recursive>
 8009f76:	bf00      	nop
 8009f78:	20000a3c 	.word	0x20000a3c

08009f7c <_Balloc>:
 8009f7c:	b570      	push	{r4, r5, r6, lr}
 8009f7e:	69c6      	ldr	r6, [r0, #28]
 8009f80:	4604      	mov	r4, r0
 8009f82:	460d      	mov	r5, r1
 8009f84:	b976      	cbnz	r6, 8009fa4 <_Balloc+0x28>
 8009f86:	2010      	movs	r0, #16
 8009f88:	f7ff ff44 	bl	8009e14 <malloc>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	61e0      	str	r0, [r4, #28]
 8009f90:	b920      	cbnz	r0, 8009f9c <_Balloc+0x20>
 8009f92:	4b18      	ldr	r3, [pc, #96]	; (8009ff4 <_Balloc+0x78>)
 8009f94:	4818      	ldr	r0, [pc, #96]	; (8009ff8 <_Balloc+0x7c>)
 8009f96:	216b      	movs	r1, #107	; 0x6b
 8009f98:	f000 fd9c 	bl	800aad4 <__assert_func>
 8009f9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009fa0:	6006      	str	r6, [r0, #0]
 8009fa2:	60c6      	str	r6, [r0, #12]
 8009fa4:	69e6      	ldr	r6, [r4, #28]
 8009fa6:	68f3      	ldr	r3, [r6, #12]
 8009fa8:	b183      	cbz	r3, 8009fcc <_Balloc+0x50>
 8009faa:	69e3      	ldr	r3, [r4, #28]
 8009fac:	68db      	ldr	r3, [r3, #12]
 8009fae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009fb2:	b9b8      	cbnz	r0, 8009fe4 <_Balloc+0x68>
 8009fb4:	2101      	movs	r1, #1
 8009fb6:	fa01 f605 	lsl.w	r6, r1, r5
 8009fba:	1d72      	adds	r2, r6, #5
 8009fbc:	0092      	lsls	r2, r2, #2
 8009fbe:	4620      	mov	r0, r4
 8009fc0:	f000 fda6 	bl	800ab10 <_calloc_r>
 8009fc4:	b160      	cbz	r0, 8009fe0 <_Balloc+0x64>
 8009fc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009fca:	e00e      	b.n	8009fea <_Balloc+0x6e>
 8009fcc:	2221      	movs	r2, #33	; 0x21
 8009fce:	2104      	movs	r1, #4
 8009fd0:	4620      	mov	r0, r4
 8009fd2:	f000 fd9d 	bl	800ab10 <_calloc_r>
 8009fd6:	69e3      	ldr	r3, [r4, #28]
 8009fd8:	60f0      	str	r0, [r6, #12]
 8009fda:	68db      	ldr	r3, [r3, #12]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d1e4      	bne.n	8009faa <_Balloc+0x2e>
 8009fe0:	2000      	movs	r0, #0
 8009fe2:	bd70      	pop	{r4, r5, r6, pc}
 8009fe4:	6802      	ldr	r2, [r0, #0]
 8009fe6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009fea:	2300      	movs	r3, #0
 8009fec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009ff0:	e7f7      	b.n	8009fe2 <_Balloc+0x66>
 8009ff2:	bf00      	nop
 8009ff4:	0800b25d 	.word	0x0800b25d
 8009ff8:	0800b2dd 	.word	0x0800b2dd

08009ffc <_Bfree>:
 8009ffc:	b570      	push	{r4, r5, r6, lr}
 8009ffe:	69c6      	ldr	r6, [r0, #28]
 800a000:	4605      	mov	r5, r0
 800a002:	460c      	mov	r4, r1
 800a004:	b976      	cbnz	r6, 800a024 <_Bfree+0x28>
 800a006:	2010      	movs	r0, #16
 800a008:	f7ff ff04 	bl	8009e14 <malloc>
 800a00c:	4602      	mov	r2, r0
 800a00e:	61e8      	str	r0, [r5, #28]
 800a010:	b920      	cbnz	r0, 800a01c <_Bfree+0x20>
 800a012:	4b09      	ldr	r3, [pc, #36]	; (800a038 <_Bfree+0x3c>)
 800a014:	4809      	ldr	r0, [pc, #36]	; (800a03c <_Bfree+0x40>)
 800a016:	218f      	movs	r1, #143	; 0x8f
 800a018:	f000 fd5c 	bl	800aad4 <__assert_func>
 800a01c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a020:	6006      	str	r6, [r0, #0]
 800a022:	60c6      	str	r6, [r0, #12]
 800a024:	b13c      	cbz	r4, 800a036 <_Bfree+0x3a>
 800a026:	69eb      	ldr	r3, [r5, #28]
 800a028:	6862      	ldr	r2, [r4, #4]
 800a02a:	68db      	ldr	r3, [r3, #12]
 800a02c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a030:	6021      	str	r1, [r4, #0]
 800a032:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a036:	bd70      	pop	{r4, r5, r6, pc}
 800a038:	0800b25d 	.word	0x0800b25d
 800a03c:	0800b2dd 	.word	0x0800b2dd

0800a040 <__multadd>:
 800a040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a044:	690d      	ldr	r5, [r1, #16]
 800a046:	4607      	mov	r7, r0
 800a048:	460c      	mov	r4, r1
 800a04a:	461e      	mov	r6, r3
 800a04c:	f101 0c14 	add.w	ip, r1, #20
 800a050:	2000      	movs	r0, #0
 800a052:	f8dc 3000 	ldr.w	r3, [ip]
 800a056:	b299      	uxth	r1, r3
 800a058:	fb02 6101 	mla	r1, r2, r1, r6
 800a05c:	0c1e      	lsrs	r6, r3, #16
 800a05e:	0c0b      	lsrs	r3, r1, #16
 800a060:	fb02 3306 	mla	r3, r2, r6, r3
 800a064:	b289      	uxth	r1, r1
 800a066:	3001      	adds	r0, #1
 800a068:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a06c:	4285      	cmp	r5, r0
 800a06e:	f84c 1b04 	str.w	r1, [ip], #4
 800a072:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a076:	dcec      	bgt.n	800a052 <__multadd+0x12>
 800a078:	b30e      	cbz	r6, 800a0be <__multadd+0x7e>
 800a07a:	68a3      	ldr	r3, [r4, #8]
 800a07c:	42ab      	cmp	r3, r5
 800a07e:	dc19      	bgt.n	800a0b4 <__multadd+0x74>
 800a080:	6861      	ldr	r1, [r4, #4]
 800a082:	4638      	mov	r0, r7
 800a084:	3101      	adds	r1, #1
 800a086:	f7ff ff79 	bl	8009f7c <_Balloc>
 800a08a:	4680      	mov	r8, r0
 800a08c:	b928      	cbnz	r0, 800a09a <__multadd+0x5a>
 800a08e:	4602      	mov	r2, r0
 800a090:	4b0c      	ldr	r3, [pc, #48]	; (800a0c4 <__multadd+0x84>)
 800a092:	480d      	ldr	r0, [pc, #52]	; (800a0c8 <__multadd+0x88>)
 800a094:	21ba      	movs	r1, #186	; 0xba
 800a096:	f000 fd1d 	bl	800aad4 <__assert_func>
 800a09a:	6922      	ldr	r2, [r4, #16]
 800a09c:	3202      	adds	r2, #2
 800a09e:	f104 010c 	add.w	r1, r4, #12
 800a0a2:	0092      	lsls	r2, r2, #2
 800a0a4:	300c      	adds	r0, #12
 800a0a6:	f7fe ffe0 	bl	800906a <memcpy>
 800a0aa:	4621      	mov	r1, r4
 800a0ac:	4638      	mov	r0, r7
 800a0ae:	f7ff ffa5 	bl	8009ffc <_Bfree>
 800a0b2:	4644      	mov	r4, r8
 800a0b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a0b8:	3501      	adds	r5, #1
 800a0ba:	615e      	str	r6, [r3, #20]
 800a0bc:	6125      	str	r5, [r4, #16]
 800a0be:	4620      	mov	r0, r4
 800a0c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0c4:	0800b2cc 	.word	0x0800b2cc
 800a0c8:	0800b2dd 	.word	0x0800b2dd

0800a0cc <__hi0bits>:
 800a0cc:	0c03      	lsrs	r3, r0, #16
 800a0ce:	041b      	lsls	r3, r3, #16
 800a0d0:	b9d3      	cbnz	r3, 800a108 <__hi0bits+0x3c>
 800a0d2:	0400      	lsls	r0, r0, #16
 800a0d4:	2310      	movs	r3, #16
 800a0d6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a0da:	bf04      	itt	eq
 800a0dc:	0200      	lsleq	r0, r0, #8
 800a0de:	3308      	addeq	r3, #8
 800a0e0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a0e4:	bf04      	itt	eq
 800a0e6:	0100      	lsleq	r0, r0, #4
 800a0e8:	3304      	addeq	r3, #4
 800a0ea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a0ee:	bf04      	itt	eq
 800a0f0:	0080      	lsleq	r0, r0, #2
 800a0f2:	3302      	addeq	r3, #2
 800a0f4:	2800      	cmp	r0, #0
 800a0f6:	db05      	blt.n	800a104 <__hi0bits+0x38>
 800a0f8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a0fc:	f103 0301 	add.w	r3, r3, #1
 800a100:	bf08      	it	eq
 800a102:	2320      	moveq	r3, #32
 800a104:	4618      	mov	r0, r3
 800a106:	4770      	bx	lr
 800a108:	2300      	movs	r3, #0
 800a10a:	e7e4      	b.n	800a0d6 <__hi0bits+0xa>

0800a10c <__lo0bits>:
 800a10c:	6803      	ldr	r3, [r0, #0]
 800a10e:	f013 0207 	ands.w	r2, r3, #7
 800a112:	d00c      	beq.n	800a12e <__lo0bits+0x22>
 800a114:	07d9      	lsls	r1, r3, #31
 800a116:	d422      	bmi.n	800a15e <__lo0bits+0x52>
 800a118:	079a      	lsls	r2, r3, #30
 800a11a:	bf49      	itett	mi
 800a11c:	085b      	lsrmi	r3, r3, #1
 800a11e:	089b      	lsrpl	r3, r3, #2
 800a120:	6003      	strmi	r3, [r0, #0]
 800a122:	2201      	movmi	r2, #1
 800a124:	bf5c      	itt	pl
 800a126:	6003      	strpl	r3, [r0, #0]
 800a128:	2202      	movpl	r2, #2
 800a12a:	4610      	mov	r0, r2
 800a12c:	4770      	bx	lr
 800a12e:	b299      	uxth	r1, r3
 800a130:	b909      	cbnz	r1, 800a136 <__lo0bits+0x2a>
 800a132:	0c1b      	lsrs	r3, r3, #16
 800a134:	2210      	movs	r2, #16
 800a136:	b2d9      	uxtb	r1, r3
 800a138:	b909      	cbnz	r1, 800a13e <__lo0bits+0x32>
 800a13a:	3208      	adds	r2, #8
 800a13c:	0a1b      	lsrs	r3, r3, #8
 800a13e:	0719      	lsls	r1, r3, #28
 800a140:	bf04      	itt	eq
 800a142:	091b      	lsreq	r3, r3, #4
 800a144:	3204      	addeq	r2, #4
 800a146:	0799      	lsls	r1, r3, #30
 800a148:	bf04      	itt	eq
 800a14a:	089b      	lsreq	r3, r3, #2
 800a14c:	3202      	addeq	r2, #2
 800a14e:	07d9      	lsls	r1, r3, #31
 800a150:	d403      	bmi.n	800a15a <__lo0bits+0x4e>
 800a152:	085b      	lsrs	r3, r3, #1
 800a154:	f102 0201 	add.w	r2, r2, #1
 800a158:	d003      	beq.n	800a162 <__lo0bits+0x56>
 800a15a:	6003      	str	r3, [r0, #0]
 800a15c:	e7e5      	b.n	800a12a <__lo0bits+0x1e>
 800a15e:	2200      	movs	r2, #0
 800a160:	e7e3      	b.n	800a12a <__lo0bits+0x1e>
 800a162:	2220      	movs	r2, #32
 800a164:	e7e1      	b.n	800a12a <__lo0bits+0x1e>
	...

0800a168 <__i2b>:
 800a168:	b510      	push	{r4, lr}
 800a16a:	460c      	mov	r4, r1
 800a16c:	2101      	movs	r1, #1
 800a16e:	f7ff ff05 	bl	8009f7c <_Balloc>
 800a172:	4602      	mov	r2, r0
 800a174:	b928      	cbnz	r0, 800a182 <__i2b+0x1a>
 800a176:	4b05      	ldr	r3, [pc, #20]	; (800a18c <__i2b+0x24>)
 800a178:	4805      	ldr	r0, [pc, #20]	; (800a190 <__i2b+0x28>)
 800a17a:	f240 1145 	movw	r1, #325	; 0x145
 800a17e:	f000 fca9 	bl	800aad4 <__assert_func>
 800a182:	2301      	movs	r3, #1
 800a184:	6144      	str	r4, [r0, #20]
 800a186:	6103      	str	r3, [r0, #16]
 800a188:	bd10      	pop	{r4, pc}
 800a18a:	bf00      	nop
 800a18c:	0800b2cc 	.word	0x0800b2cc
 800a190:	0800b2dd 	.word	0x0800b2dd

0800a194 <__multiply>:
 800a194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a198:	4691      	mov	r9, r2
 800a19a:	690a      	ldr	r2, [r1, #16]
 800a19c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	bfb8      	it	lt
 800a1a4:	460b      	movlt	r3, r1
 800a1a6:	460c      	mov	r4, r1
 800a1a8:	bfbc      	itt	lt
 800a1aa:	464c      	movlt	r4, r9
 800a1ac:	4699      	movlt	r9, r3
 800a1ae:	6927      	ldr	r7, [r4, #16]
 800a1b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a1b4:	68a3      	ldr	r3, [r4, #8]
 800a1b6:	6861      	ldr	r1, [r4, #4]
 800a1b8:	eb07 060a 	add.w	r6, r7, sl
 800a1bc:	42b3      	cmp	r3, r6
 800a1be:	b085      	sub	sp, #20
 800a1c0:	bfb8      	it	lt
 800a1c2:	3101      	addlt	r1, #1
 800a1c4:	f7ff feda 	bl	8009f7c <_Balloc>
 800a1c8:	b930      	cbnz	r0, 800a1d8 <__multiply+0x44>
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	4b44      	ldr	r3, [pc, #272]	; (800a2e0 <__multiply+0x14c>)
 800a1ce:	4845      	ldr	r0, [pc, #276]	; (800a2e4 <__multiply+0x150>)
 800a1d0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a1d4:	f000 fc7e 	bl	800aad4 <__assert_func>
 800a1d8:	f100 0514 	add.w	r5, r0, #20
 800a1dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a1e0:	462b      	mov	r3, r5
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	4543      	cmp	r3, r8
 800a1e6:	d321      	bcc.n	800a22c <__multiply+0x98>
 800a1e8:	f104 0314 	add.w	r3, r4, #20
 800a1ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a1f0:	f109 0314 	add.w	r3, r9, #20
 800a1f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a1f8:	9202      	str	r2, [sp, #8]
 800a1fa:	1b3a      	subs	r2, r7, r4
 800a1fc:	3a15      	subs	r2, #21
 800a1fe:	f022 0203 	bic.w	r2, r2, #3
 800a202:	3204      	adds	r2, #4
 800a204:	f104 0115 	add.w	r1, r4, #21
 800a208:	428f      	cmp	r7, r1
 800a20a:	bf38      	it	cc
 800a20c:	2204      	movcc	r2, #4
 800a20e:	9201      	str	r2, [sp, #4]
 800a210:	9a02      	ldr	r2, [sp, #8]
 800a212:	9303      	str	r3, [sp, #12]
 800a214:	429a      	cmp	r2, r3
 800a216:	d80c      	bhi.n	800a232 <__multiply+0x9e>
 800a218:	2e00      	cmp	r6, #0
 800a21a:	dd03      	ble.n	800a224 <__multiply+0x90>
 800a21c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a220:	2b00      	cmp	r3, #0
 800a222:	d05b      	beq.n	800a2dc <__multiply+0x148>
 800a224:	6106      	str	r6, [r0, #16]
 800a226:	b005      	add	sp, #20
 800a228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22c:	f843 2b04 	str.w	r2, [r3], #4
 800a230:	e7d8      	b.n	800a1e4 <__multiply+0x50>
 800a232:	f8b3 a000 	ldrh.w	sl, [r3]
 800a236:	f1ba 0f00 	cmp.w	sl, #0
 800a23a:	d024      	beq.n	800a286 <__multiply+0xf2>
 800a23c:	f104 0e14 	add.w	lr, r4, #20
 800a240:	46a9      	mov	r9, r5
 800a242:	f04f 0c00 	mov.w	ip, #0
 800a246:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a24a:	f8d9 1000 	ldr.w	r1, [r9]
 800a24e:	fa1f fb82 	uxth.w	fp, r2
 800a252:	b289      	uxth	r1, r1
 800a254:	fb0a 110b 	mla	r1, sl, fp, r1
 800a258:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a25c:	f8d9 2000 	ldr.w	r2, [r9]
 800a260:	4461      	add	r1, ip
 800a262:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a266:	fb0a c20b 	mla	r2, sl, fp, ip
 800a26a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a26e:	b289      	uxth	r1, r1
 800a270:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a274:	4577      	cmp	r7, lr
 800a276:	f849 1b04 	str.w	r1, [r9], #4
 800a27a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a27e:	d8e2      	bhi.n	800a246 <__multiply+0xb2>
 800a280:	9a01      	ldr	r2, [sp, #4]
 800a282:	f845 c002 	str.w	ip, [r5, r2]
 800a286:	9a03      	ldr	r2, [sp, #12]
 800a288:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a28c:	3304      	adds	r3, #4
 800a28e:	f1b9 0f00 	cmp.w	r9, #0
 800a292:	d021      	beq.n	800a2d8 <__multiply+0x144>
 800a294:	6829      	ldr	r1, [r5, #0]
 800a296:	f104 0c14 	add.w	ip, r4, #20
 800a29a:	46ae      	mov	lr, r5
 800a29c:	f04f 0a00 	mov.w	sl, #0
 800a2a0:	f8bc b000 	ldrh.w	fp, [ip]
 800a2a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a2a8:	fb09 220b 	mla	r2, r9, fp, r2
 800a2ac:	4452      	add	r2, sl
 800a2ae:	b289      	uxth	r1, r1
 800a2b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a2b4:	f84e 1b04 	str.w	r1, [lr], #4
 800a2b8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a2bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a2c0:	f8be 1000 	ldrh.w	r1, [lr]
 800a2c4:	fb09 110a 	mla	r1, r9, sl, r1
 800a2c8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a2cc:	4567      	cmp	r7, ip
 800a2ce:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a2d2:	d8e5      	bhi.n	800a2a0 <__multiply+0x10c>
 800a2d4:	9a01      	ldr	r2, [sp, #4]
 800a2d6:	50a9      	str	r1, [r5, r2]
 800a2d8:	3504      	adds	r5, #4
 800a2da:	e799      	b.n	800a210 <__multiply+0x7c>
 800a2dc:	3e01      	subs	r6, #1
 800a2de:	e79b      	b.n	800a218 <__multiply+0x84>
 800a2e0:	0800b2cc 	.word	0x0800b2cc
 800a2e4:	0800b2dd 	.word	0x0800b2dd

0800a2e8 <__pow5mult>:
 800a2e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2ec:	4615      	mov	r5, r2
 800a2ee:	f012 0203 	ands.w	r2, r2, #3
 800a2f2:	4606      	mov	r6, r0
 800a2f4:	460f      	mov	r7, r1
 800a2f6:	d007      	beq.n	800a308 <__pow5mult+0x20>
 800a2f8:	4c25      	ldr	r4, [pc, #148]	; (800a390 <__pow5mult+0xa8>)
 800a2fa:	3a01      	subs	r2, #1
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a302:	f7ff fe9d 	bl	800a040 <__multadd>
 800a306:	4607      	mov	r7, r0
 800a308:	10ad      	asrs	r5, r5, #2
 800a30a:	d03d      	beq.n	800a388 <__pow5mult+0xa0>
 800a30c:	69f4      	ldr	r4, [r6, #28]
 800a30e:	b97c      	cbnz	r4, 800a330 <__pow5mult+0x48>
 800a310:	2010      	movs	r0, #16
 800a312:	f7ff fd7f 	bl	8009e14 <malloc>
 800a316:	4602      	mov	r2, r0
 800a318:	61f0      	str	r0, [r6, #28]
 800a31a:	b928      	cbnz	r0, 800a328 <__pow5mult+0x40>
 800a31c:	4b1d      	ldr	r3, [pc, #116]	; (800a394 <__pow5mult+0xac>)
 800a31e:	481e      	ldr	r0, [pc, #120]	; (800a398 <__pow5mult+0xb0>)
 800a320:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a324:	f000 fbd6 	bl	800aad4 <__assert_func>
 800a328:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a32c:	6004      	str	r4, [r0, #0]
 800a32e:	60c4      	str	r4, [r0, #12]
 800a330:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a334:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a338:	b94c      	cbnz	r4, 800a34e <__pow5mult+0x66>
 800a33a:	f240 2171 	movw	r1, #625	; 0x271
 800a33e:	4630      	mov	r0, r6
 800a340:	f7ff ff12 	bl	800a168 <__i2b>
 800a344:	2300      	movs	r3, #0
 800a346:	f8c8 0008 	str.w	r0, [r8, #8]
 800a34a:	4604      	mov	r4, r0
 800a34c:	6003      	str	r3, [r0, #0]
 800a34e:	f04f 0900 	mov.w	r9, #0
 800a352:	07eb      	lsls	r3, r5, #31
 800a354:	d50a      	bpl.n	800a36c <__pow5mult+0x84>
 800a356:	4639      	mov	r1, r7
 800a358:	4622      	mov	r2, r4
 800a35a:	4630      	mov	r0, r6
 800a35c:	f7ff ff1a 	bl	800a194 <__multiply>
 800a360:	4639      	mov	r1, r7
 800a362:	4680      	mov	r8, r0
 800a364:	4630      	mov	r0, r6
 800a366:	f7ff fe49 	bl	8009ffc <_Bfree>
 800a36a:	4647      	mov	r7, r8
 800a36c:	106d      	asrs	r5, r5, #1
 800a36e:	d00b      	beq.n	800a388 <__pow5mult+0xa0>
 800a370:	6820      	ldr	r0, [r4, #0]
 800a372:	b938      	cbnz	r0, 800a384 <__pow5mult+0x9c>
 800a374:	4622      	mov	r2, r4
 800a376:	4621      	mov	r1, r4
 800a378:	4630      	mov	r0, r6
 800a37a:	f7ff ff0b 	bl	800a194 <__multiply>
 800a37e:	6020      	str	r0, [r4, #0]
 800a380:	f8c0 9000 	str.w	r9, [r0]
 800a384:	4604      	mov	r4, r0
 800a386:	e7e4      	b.n	800a352 <__pow5mult+0x6a>
 800a388:	4638      	mov	r0, r7
 800a38a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a38e:	bf00      	nop
 800a390:	0800b428 	.word	0x0800b428
 800a394:	0800b25d 	.word	0x0800b25d
 800a398:	0800b2dd 	.word	0x0800b2dd

0800a39c <__lshift>:
 800a39c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3a0:	460c      	mov	r4, r1
 800a3a2:	6849      	ldr	r1, [r1, #4]
 800a3a4:	6923      	ldr	r3, [r4, #16]
 800a3a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a3aa:	68a3      	ldr	r3, [r4, #8]
 800a3ac:	4607      	mov	r7, r0
 800a3ae:	4691      	mov	r9, r2
 800a3b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a3b4:	f108 0601 	add.w	r6, r8, #1
 800a3b8:	42b3      	cmp	r3, r6
 800a3ba:	db0b      	blt.n	800a3d4 <__lshift+0x38>
 800a3bc:	4638      	mov	r0, r7
 800a3be:	f7ff fddd 	bl	8009f7c <_Balloc>
 800a3c2:	4605      	mov	r5, r0
 800a3c4:	b948      	cbnz	r0, 800a3da <__lshift+0x3e>
 800a3c6:	4602      	mov	r2, r0
 800a3c8:	4b28      	ldr	r3, [pc, #160]	; (800a46c <__lshift+0xd0>)
 800a3ca:	4829      	ldr	r0, [pc, #164]	; (800a470 <__lshift+0xd4>)
 800a3cc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a3d0:	f000 fb80 	bl	800aad4 <__assert_func>
 800a3d4:	3101      	adds	r1, #1
 800a3d6:	005b      	lsls	r3, r3, #1
 800a3d8:	e7ee      	b.n	800a3b8 <__lshift+0x1c>
 800a3da:	2300      	movs	r3, #0
 800a3dc:	f100 0114 	add.w	r1, r0, #20
 800a3e0:	f100 0210 	add.w	r2, r0, #16
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	4553      	cmp	r3, sl
 800a3e8:	db33      	blt.n	800a452 <__lshift+0xb6>
 800a3ea:	6920      	ldr	r0, [r4, #16]
 800a3ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a3f0:	f104 0314 	add.w	r3, r4, #20
 800a3f4:	f019 091f 	ands.w	r9, r9, #31
 800a3f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a3fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a400:	d02b      	beq.n	800a45a <__lshift+0xbe>
 800a402:	f1c9 0e20 	rsb	lr, r9, #32
 800a406:	468a      	mov	sl, r1
 800a408:	2200      	movs	r2, #0
 800a40a:	6818      	ldr	r0, [r3, #0]
 800a40c:	fa00 f009 	lsl.w	r0, r0, r9
 800a410:	4310      	orrs	r0, r2
 800a412:	f84a 0b04 	str.w	r0, [sl], #4
 800a416:	f853 2b04 	ldr.w	r2, [r3], #4
 800a41a:	459c      	cmp	ip, r3
 800a41c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a420:	d8f3      	bhi.n	800a40a <__lshift+0x6e>
 800a422:	ebac 0304 	sub.w	r3, ip, r4
 800a426:	3b15      	subs	r3, #21
 800a428:	f023 0303 	bic.w	r3, r3, #3
 800a42c:	3304      	adds	r3, #4
 800a42e:	f104 0015 	add.w	r0, r4, #21
 800a432:	4584      	cmp	ip, r0
 800a434:	bf38      	it	cc
 800a436:	2304      	movcc	r3, #4
 800a438:	50ca      	str	r2, [r1, r3]
 800a43a:	b10a      	cbz	r2, 800a440 <__lshift+0xa4>
 800a43c:	f108 0602 	add.w	r6, r8, #2
 800a440:	3e01      	subs	r6, #1
 800a442:	4638      	mov	r0, r7
 800a444:	612e      	str	r6, [r5, #16]
 800a446:	4621      	mov	r1, r4
 800a448:	f7ff fdd8 	bl	8009ffc <_Bfree>
 800a44c:	4628      	mov	r0, r5
 800a44e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a452:	f842 0f04 	str.w	r0, [r2, #4]!
 800a456:	3301      	adds	r3, #1
 800a458:	e7c5      	b.n	800a3e6 <__lshift+0x4a>
 800a45a:	3904      	subs	r1, #4
 800a45c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a460:	f841 2f04 	str.w	r2, [r1, #4]!
 800a464:	459c      	cmp	ip, r3
 800a466:	d8f9      	bhi.n	800a45c <__lshift+0xc0>
 800a468:	e7ea      	b.n	800a440 <__lshift+0xa4>
 800a46a:	bf00      	nop
 800a46c:	0800b2cc 	.word	0x0800b2cc
 800a470:	0800b2dd 	.word	0x0800b2dd

0800a474 <__mcmp>:
 800a474:	b530      	push	{r4, r5, lr}
 800a476:	6902      	ldr	r2, [r0, #16]
 800a478:	690c      	ldr	r4, [r1, #16]
 800a47a:	1b12      	subs	r2, r2, r4
 800a47c:	d10e      	bne.n	800a49c <__mcmp+0x28>
 800a47e:	f100 0314 	add.w	r3, r0, #20
 800a482:	3114      	adds	r1, #20
 800a484:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a488:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a48c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a490:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a494:	42a5      	cmp	r5, r4
 800a496:	d003      	beq.n	800a4a0 <__mcmp+0x2c>
 800a498:	d305      	bcc.n	800a4a6 <__mcmp+0x32>
 800a49a:	2201      	movs	r2, #1
 800a49c:	4610      	mov	r0, r2
 800a49e:	bd30      	pop	{r4, r5, pc}
 800a4a0:	4283      	cmp	r3, r0
 800a4a2:	d3f3      	bcc.n	800a48c <__mcmp+0x18>
 800a4a4:	e7fa      	b.n	800a49c <__mcmp+0x28>
 800a4a6:	f04f 32ff 	mov.w	r2, #4294967295
 800a4aa:	e7f7      	b.n	800a49c <__mcmp+0x28>

0800a4ac <__mdiff>:
 800a4ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	4606      	mov	r6, r0
 800a4b4:	4611      	mov	r1, r2
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	4690      	mov	r8, r2
 800a4ba:	f7ff ffdb 	bl	800a474 <__mcmp>
 800a4be:	1e05      	subs	r5, r0, #0
 800a4c0:	d110      	bne.n	800a4e4 <__mdiff+0x38>
 800a4c2:	4629      	mov	r1, r5
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	f7ff fd59 	bl	8009f7c <_Balloc>
 800a4ca:	b930      	cbnz	r0, 800a4da <__mdiff+0x2e>
 800a4cc:	4b3a      	ldr	r3, [pc, #232]	; (800a5b8 <__mdiff+0x10c>)
 800a4ce:	4602      	mov	r2, r0
 800a4d0:	f240 2137 	movw	r1, #567	; 0x237
 800a4d4:	4839      	ldr	r0, [pc, #228]	; (800a5bc <__mdiff+0x110>)
 800a4d6:	f000 fafd 	bl	800aad4 <__assert_func>
 800a4da:	2301      	movs	r3, #1
 800a4dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a4e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4e4:	bfa4      	itt	ge
 800a4e6:	4643      	movge	r3, r8
 800a4e8:	46a0      	movge	r8, r4
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a4f0:	bfa6      	itte	ge
 800a4f2:	461c      	movge	r4, r3
 800a4f4:	2500      	movge	r5, #0
 800a4f6:	2501      	movlt	r5, #1
 800a4f8:	f7ff fd40 	bl	8009f7c <_Balloc>
 800a4fc:	b920      	cbnz	r0, 800a508 <__mdiff+0x5c>
 800a4fe:	4b2e      	ldr	r3, [pc, #184]	; (800a5b8 <__mdiff+0x10c>)
 800a500:	4602      	mov	r2, r0
 800a502:	f240 2145 	movw	r1, #581	; 0x245
 800a506:	e7e5      	b.n	800a4d4 <__mdiff+0x28>
 800a508:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a50c:	6926      	ldr	r6, [r4, #16]
 800a50e:	60c5      	str	r5, [r0, #12]
 800a510:	f104 0914 	add.w	r9, r4, #20
 800a514:	f108 0514 	add.w	r5, r8, #20
 800a518:	f100 0e14 	add.w	lr, r0, #20
 800a51c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a520:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a524:	f108 0210 	add.w	r2, r8, #16
 800a528:	46f2      	mov	sl, lr
 800a52a:	2100      	movs	r1, #0
 800a52c:	f859 3b04 	ldr.w	r3, [r9], #4
 800a530:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a534:	fa11 f88b 	uxtah	r8, r1, fp
 800a538:	b299      	uxth	r1, r3
 800a53a:	0c1b      	lsrs	r3, r3, #16
 800a53c:	eba8 0801 	sub.w	r8, r8, r1
 800a540:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a544:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a548:	fa1f f888 	uxth.w	r8, r8
 800a54c:	1419      	asrs	r1, r3, #16
 800a54e:	454e      	cmp	r6, r9
 800a550:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a554:	f84a 3b04 	str.w	r3, [sl], #4
 800a558:	d8e8      	bhi.n	800a52c <__mdiff+0x80>
 800a55a:	1b33      	subs	r3, r6, r4
 800a55c:	3b15      	subs	r3, #21
 800a55e:	f023 0303 	bic.w	r3, r3, #3
 800a562:	3304      	adds	r3, #4
 800a564:	3415      	adds	r4, #21
 800a566:	42a6      	cmp	r6, r4
 800a568:	bf38      	it	cc
 800a56a:	2304      	movcc	r3, #4
 800a56c:	441d      	add	r5, r3
 800a56e:	4473      	add	r3, lr
 800a570:	469e      	mov	lr, r3
 800a572:	462e      	mov	r6, r5
 800a574:	4566      	cmp	r6, ip
 800a576:	d30e      	bcc.n	800a596 <__mdiff+0xea>
 800a578:	f10c 0203 	add.w	r2, ip, #3
 800a57c:	1b52      	subs	r2, r2, r5
 800a57e:	f022 0203 	bic.w	r2, r2, #3
 800a582:	3d03      	subs	r5, #3
 800a584:	45ac      	cmp	ip, r5
 800a586:	bf38      	it	cc
 800a588:	2200      	movcc	r2, #0
 800a58a:	4413      	add	r3, r2
 800a58c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a590:	b17a      	cbz	r2, 800a5b2 <__mdiff+0x106>
 800a592:	6107      	str	r7, [r0, #16]
 800a594:	e7a4      	b.n	800a4e0 <__mdiff+0x34>
 800a596:	f856 8b04 	ldr.w	r8, [r6], #4
 800a59a:	fa11 f288 	uxtah	r2, r1, r8
 800a59e:	1414      	asrs	r4, r2, #16
 800a5a0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a5a4:	b292      	uxth	r2, r2
 800a5a6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a5aa:	f84e 2b04 	str.w	r2, [lr], #4
 800a5ae:	1421      	asrs	r1, r4, #16
 800a5b0:	e7e0      	b.n	800a574 <__mdiff+0xc8>
 800a5b2:	3f01      	subs	r7, #1
 800a5b4:	e7ea      	b.n	800a58c <__mdiff+0xe0>
 800a5b6:	bf00      	nop
 800a5b8:	0800b2cc 	.word	0x0800b2cc
 800a5bc:	0800b2dd 	.word	0x0800b2dd

0800a5c0 <__d2b>:
 800a5c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a5c4:	460f      	mov	r7, r1
 800a5c6:	2101      	movs	r1, #1
 800a5c8:	ec59 8b10 	vmov	r8, r9, d0
 800a5cc:	4616      	mov	r6, r2
 800a5ce:	f7ff fcd5 	bl	8009f7c <_Balloc>
 800a5d2:	4604      	mov	r4, r0
 800a5d4:	b930      	cbnz	r0, 800a5e4 <__d2b+0x24>
 800a5d6:	4602      	mov	r2, r0
 800a5d8:	4b24      	ldr	r3, [pc, #144]	; (800a66c <__d2b+0xac>)
 800a5da:	4825      	ldr	r0, [pc, #148]	; (800a670 <__d2b+0xb0>)
 800a5dc:	f240 310f 	movw	r1, #783	; 0x30f
 800a5e0:	f000 fa78 	bl	800aad4 <__assert_func>
 800a5e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a5e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a5ec:	bb2d      	cbnz	r5, 800a63a <__d2b+0x7a>
 800a5ee:	9301      	str	r3, [sp, #4]
 800a5f0:	f1b8 0300 	subs.w	r3, r8, #0
 800a5f4:	d026      	beq.n	800a644 <__d2b+0x84>
 800a5f6:	4668      	mov	r0, sp
 800a5f8:	9300      	str	r3, [sp, #0]
 800a5fa:	f7ff fd87 	bl	800a10c <__lo0bits>
 800a5fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a602:	b1e8      	cbz	r0, 800a640 <__d2b+0x80>
 800a604:	f1c0 0320 	rsb	r3, r0, #32
 800a608:	fa02 f303 	lsl.w	r3, r2, r3
 800a60c:	430b      	orrs	r3, r1
 800a60e:	40c2      	lsrs	r2, r0
 800a610:	6163      	str	r3, [r4, #20]
 800a612:	9201      	str	r2, [sp, #4]
 800a614:	9b01      	ldr	r3, [sp, #4]
 800a616:	61a3      	str	r3, [r4, #24]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	bf14      	ite	ne
 800a61c:	2202      	movne	r2, #2
 800a61e:	2201      	moveq	r2, #1
 800a620:	6122      	str	r2, [r4, #16]
 800a622:	b1bd      	cbz	r5, 800a654 <__d2b+0x94>
 800a624:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a628:	4405      	add	r5, r0
 800a62a:	603d      	str	r5, [r7, #0]
 800a62c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a630:	6030      	str	r0, [r6, #0]
 800a632:	4620      	mov	r0, r4
 800a634:	b003      	add	sp, #12
 800a636:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a63a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a63e:	e7d6      	b.n	800a5ee <__d2b+0x2e>
 800a640:	6161      	str	r1, [r4, #20]
 800a642:	e7e7      	b.n	800a614 <__d2b+0x54>
 800a644:	a801      	add	r0, sp, #4
 800a646:	f7ff fd61 	bl	800a10c <__lo0bits>
 800a64a:	9b01      	ldr	r3, [sp, #4]
 800a64c:	6163      	str	r3, [r4, #20]
 800a64e:	3020      	adds	r0, #32
 800a650:	2201      	movs	r2, #1
 800a652:	e7e5      	b.n	800a620 <__d2b+0x60>
 800a654:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a658:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a65c:	6038      	str	r0, [r7, #0]
 800a65e:	6918      	ldr	r0, [r3, #16]
 800a660:	f7ff fd34 	bl	800a0cc <__hi0bits>
 800a664:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a668:	e7e2      	b.n	800a630 <__d2b+0x70>
 800a66a:	bf00      	nop
 800a66c:	0800b2cc 	.word	0x0800b2cc
 800a670:	0800b2dd 	.word	0x0800b2dd

0800a674 <__ssputs_r>:
 800a674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a678:	688e      	ldr	r6, [r1, #8]
 800a67a:	461f      	mov	r7, r3
 800a67c:	42be      	cmp	r6, r7
 800a67e:	680b      	ldr	r3, [r1, #0]
 800a680:	4682      	mov	sl, r0
 800a682:	460c      	mov	r4, r1
 800a684:	4690      	mov	r8, r2
 800a686:	d82c      	bhi.n	800a6e2 <__ssputs_r+0x6e>
 800a688:	898a      	ldrh	r2, [r1, #12]
 800a68a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a68e:	d026      	beq.n	800a6de <__ssputs_r+0x6a>
 800a690:	6965      	ldr	r5, [r4, #20]
 800a692:	6909      	ldr	r1, [r1, #16]
 800a694:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a698:	eba3 0901 	sub.w	r9, r3, r1
 800a69c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a6a0:	1c7b      	adds	r3, r7, #1
 800a6a2:	444b      	add	r3, r9
 800a6a4:	106d      	asrs	r5, r5, #1
 800a6a6:	429d      	cmp	r5, r3
 800a6a8:	bf38      	it	cc
 800a6aa:	461d      	movcc	r5, r3
 800a6ac:	0553      	lsls	r3, r2, #21
 800a6ae:	d527      	bpl.n	800a700 <__ssputs_r+0x8c>
 800a6b0:	4629      	mov	r1, r5
 800a6b2:	f7ff fbd7 	bl	8009e64 <_malloc_r>
 800a6b6:	4606      	mov	r6, r0
 800a6b8:	b360      	cbz	r0, 800a714 <__ssputs_r+0xa0>
 800a6ba:	6921      	ldr	r1, [r4, #16]
 800a6bc:	464a      	mov	r2, r9
 800a6be:	f7fe fcd4 	bl	800906a <memcpy>
 800a6c2:	89a3      	ldrh	r3, [r4, #12]
 800a6c4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a6c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6cc:	81a3      	strh	r3, [r4, #12]
 800a6ce:	6126      	str	r6, [r4, #16]
 800a6d0:	6165      	str	r5, [r4, #20]
 800a6d2:	444e      	add	r6, r9
 800a6d4:	eba5 0509 	sub.w	r5, r5, r9
 800a6d8:	6026      	str	r6, [r4, #0]
 800a6da:	60a5      	str	r5, [r4, #8]
 800a6dc:	463e      	mov	r6, r7
 800a6de:	42be      	cmp	r6, r7
 800a6e0:	d900      	bls.n	800a6e4 <__ssputs_r+0x70>
 800a6e2:	463e      	mov	r6, r7
 800a6e4:	6820      	ldr	r0, [r4, #0]
 800a6e6:	4632      	mov	r2, r6
 800a6e8:	4641      	mov	r1, r8
 800a6ea:	f000 f9c9 	bl	800aa80 <memmove>
 800a6ee:	68a3      	ldr	r3, [r4, #8]
 800a6f0:	1b9b      	subs	r3, r3, r6
 800a6f2:	60a3      	str	r3, [r4, #8]
 800a6f4:	6823      	ldr	r3, [r4, #0]
 800a6f6:	4433      	add	r3, r6
 800a6f8:	6023      	str	r3, [r4, #0]
 800a6fa:	2000      	movs	r0, #0
 800a6fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a700:	462a      	mov	r2, r5
 800a702:	f000 fa2d 	bl	800ab60 <_realloc_r>
 800a706:	4606      	mov	r6, r0
 800a708:	2800      	cmp	r0, #0
 800a70a:	d1e0      	bne.n	800a6ce <__ssputs_r+0x5a>
 800a70c:	6921      	ldr	r1, [r4, #16]
 800a70e:	4650      	mov	r0, sl
 800a710:	f7ff fb34 	bl	8009d7c <_free_r>
 800a714:	230c      	movs	r3, #12
 800a716:	f8ca 3000 	str.w	r3, [sl]
 800a71a:	89a3      	ldrh	r3, [r4, #12]
 800a71c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a720:	81a3      	strh	r3, [r4, #12]
 800a722:	f04f 30ff 	mov.w	r0, #4294967295
 800a726:	e7e9      	b.n	800a6fc <__ssputs_r+0x88>

0800a728 <_svfiprintf_r>:
 800a728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a72c:	4698      	mov	r8, r3
 800a72e:	898b      	ldrh	r3, [r1, #12]
 800a730:	061b      	lsls	r3, r3, #24
 800a732:	b09d      	sub	sp, #116	; 0x74
 800a734:	4607      	mov	r7, r0
 800a736:	460d      	mov	r5, r1
 800a738:	4614      	mov	r4, r2
 800a73a:	d50e      	bpl.n	800a75a <_svfiprintf_r+0x32>
 800a73c:	690b      	ldr	r3, [r1, #16]
 800a73e:	b963      	cbnz	r3, 800a75a <_svfiprintf_r+0x32>
 800a740:	2140      	movs	r1, #64	; 0x40
 800a742:	f7ff fb8f 	bl	8009e64 <_malloc_r>
 800a746:	6028      	str	r0, [r5, #0]
 800a748:	6128      	str	r0, [r5, #16]
 800a74a:	b920      	cbnz	r0, 800a756 <_svfiprintf_r+0x2e>
 800a74c:	230c      	movs	r3, #12
 800a74e:	603b      	str	r3, [r7, #0]
 800a750:	f04f 30ff 	mov.w	r0, #4294967295
 800a754:	e0d0      	b.n	800a8f8 <_svfiprintf_r+0x1d0>
 800a756:	2340      	movs	r3, #64	; 0x40
 800a758:	616b      	str	r3, [r5, #20]
 800a75a:	2300      	movs	r3, #0
 800a75c:	9309      	str	r3, [sp, #36]	; 0x24
 800a75e:	2320      	movs	r3, #32
 800a760:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a764:	f8cd 800c 	str.w	r8, [sp, #12]
 800a768:	2330      	movs	r3, #48	; 0x30
 800a76a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a910 <_svfiprintf_r+0x1e8>
 800a76e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a772:	f04f 0901 	mov.w	r9, #1
 800a776:	4623      	mov	r3, r4
 800a778:	469a      	mov	sl, r3
 800a77a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a77e:	b10a      	cbz	r2, 800a784 <_svfiprintf_r+0x5c>
 800a780:	2a25      	cmp	r2, #37	; 0x25
 800a782:	d1f9      	bne.n	800a778 <_svfiprintf_r+0x50>
 800a784:	ebba 0b04 	subs.w	fp, sl, r4
 800a788:	d00b      	beq.n	800a7a2 <_svfiprintf_r+0x7a>
 800a78a:	465b      	mov	r3, fp
 800a78c:	4622      	mov	r2, r4
 800a78e:	4629      	mov	r1, r5
 800a790:	4638      	mov	r0, r7
 800a792:	f7ff ff6f 	bl	800a674 <__ssputs_r>
 800a796:	3001      	adds	r0, #1
 800a798:	f000 80a9 	beq.w	800a8ee <_svfiprintf_r+0x1c6>
 800a79c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a79e:	445a      	add	r2, fp
 800a7a0:	9209      	str	r2, [sp, #36]	; 0x24
 800a7a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	f000 80a1 	beq.w	800a8ee <_svfiprintf_r+0x1c6>
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a7b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a7b6:	f10a 0a01 	add.w	sl, sl, #1
 800a7ba:	9304      	str	r3, [sp, #16]
 800a7bc:	9307      	str	r3, [sp, #28]
 800a7be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a7c2:	931a      	str	r3, [sp, #104]	; 0x68
 800a7c4:	4654      	mov	r4, sl
 800a7c6:	2205      	movs	r2, #5
 800a7c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7cc:	4850      	ldr	r0, [pc, #320]	; (800a910 <_svfiprintf_r+0x1e8>)
 800a7ce:	f7f5 fcff 	bl	80001d0 <memchr>
 800a7d2:	9a04      	ldr	r2, [sp, #16]
 800a7d4:	b9d8      	cbnz	r0, 800a80e <_svfiprintf_r+0xe6>
 800a7d6:	06d0      	lsls	r0, r2, #27
 800a7d8:	bf44      	itt	mi
 800a7da:	2320      	movmi	r3, #32
 800a7dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7e0:	0711      	lsls	r1, r2, #28
 800a7e2:	bf44      	itt	mi
 800a7e4:	232b      	movmi	r3, #43	; 0x2b
 800a7e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a7ee:	2b2a      	cmp	r3, #42	; 0x2a
 800a7f0:	d015      	beq.n	800a81e <_svfiprintf_r+0xf6>
 800a7f2:	9a07      	ldr	r2, [sp, #28]
 800a7f4:	4654      	mov	r4, sl
 800a7f6:	2000      	movs	r0, #0
 800a7f8:	f04f 0c0a 	mov.w	ip, #10
 800a7fc:	4621      	mov	r1, r4
 800a7fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a802:	3b30      	subs	r3, #48	; 0x30
 800a804:	2b09      	cmp	r3, #9
 800a806:	d94d      	bls.n	800a8a4 <_svfiprintf_r+0x17c>
 800a808:	b1b0      	cbz	r0, 800a838 <_svfiprintf_r+0x110>
 800a80a:	9207      	str	r2, [sp, #28]
 800a80c:	e014      	b.n	800a838 <_svfiprintf_r+0x110>
 800a80e:	eba0 0308 	sub.w	r3, r0, r8
 800a812:	fa09 f303 	lsl.w	r3, r9, r3
 800a816:	4313      	orrs	r3, r2
 800a818:	9304      	str	r3, [sp, #16]
 800a81a:	46a2      	mov	sl, r4
 800a81c:	e7d2      	b.n	800a7c4 <_svfiprintf_r+0x9c>
 800a81e:	9b03      	ldr	r3, [sp, #12]
 800a820:	1d19      	adds	r1, r3, #4
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	9103      	str	r1, [sp, #12]
 800a826:	2b00      	cmp	r3, #0
 800a828:	bfbb      	ittet	lt
 800a82a:	425b      	neglt	r3, r3
 800a82c:	f042 0202 	orrlt.w	r2, r2, #2
 800a830:	9307      	strge	r3, [sp, #28]
 800a832:	9307      	strlt	r3, [sp, #28]
 800a834:	bfb8      	it	lt
 800a836:	9204      	strlt	r2, [sp, #16]
 800a838:	7823      	ldrb	r3, [r4, #0]
 800a83a:	2b2e      	cmp	r3, #46	; 0x2e
 800a83c:	d10c      	bne.n	800a858 <_svfiprintf_r+0x130>
 800a83e:	7863      	ldrb	r3, [r4, #1]
 800a840:	2b2a      	cmp	r3, #42	; 0x2a
 800a842:	d134      	bne.n	800a8ae <_svfiprintf_r+0x186>
 800a844:	9b03      	ldr	r3, [sp, #12]
 800a846:	1d1a      	adds	r2, r3, #4
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	9203      	str	r2, [sp, #12]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	bfb8      	it	lt
 800a850:	f04f 33ff 	movlt.w	r3, #4294967295
 800a854:	3402      	adds	r4, #2
 800a856:	9305      	str	r3, [sp, #20]
 800a858:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a920 <_svfiprintf_r+0x1f8>
 800a85c:	7821      	ldrb	r1, [r4, #0]
 800a85e:	2203      	movs	r2, #3
 800a860:	4650      	mov	r0, sl
 800a862:	f7f5 fcb5 	bl	80001d0 <memchr>
 800a866:	b138      	cbz	r0, 800a878 <_svfiprintf_r+0x150>
 800a868:	9b04      	ldr	r3, [sp, #16]
 800a86a:	eba0 000a 	sub.w	r0, r0, sl
 800a86e:	2240      	movs	r2, #64	; 0x40
 800a870:	4082      	lsls	r2, r0
 800a872:	4313      	orrs	r3, r2
 800a874:	3401      	adds	r4, #1
 800a876:	9304      	str	r3, [sp, #16]
 800a878:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a87c:	4825      	ldr	r0, [pc, #148]	; (800a914 <_svfiprintf_r+0x1ec>)
 800a87e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a882:	2206      	movs	r2, #6
 800a884:	f7f5 fca4 	bl	80001d0 <memchr>
 800a888:	2800      	cmp	r0, #0
 800a88a:	d038      	beq.n	800a8fe <_svfiprintf_r+0x1d6>
 800a88c:	4b22      	ldr	r3, [pc, #136]	; (800a918 <_svfiprintf_r+0x1f0>)
 800a88e:	bb1b      	cbnz	r3, 800a8d8 <_svfiprintf_r+0x1b0>
 800a890:	9b03      	ldr	r3, [sp, #12]
 800a892:	3307      	adds	r3, #7
 800a894:	f023 0307 	bic.w	r3, r3, #7
 800a898:	3308      	adds	r3, #8
 800a89a:	9303      	str	r3, [sp, #12]
 800a89c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a89e:	4433      	add	r3, r6
 800a8a0:	9309      	str	r3, [sp, #36]	; 0x24
 800a8a2:	e768      	b.n	800a776 <_svfiprintf_r+0x4e>
 800a8a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8a8:	460c      	mov	r4, r1
 800a8aa:	2001      	movs	r0, #1
 800a8ac:	e7a6      	b.n	800a7fc <_svfiprintf_r+0xd4>
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	3401      	adds	r4, #1
 800a8b2:	9305      	str	r3, [sp, #20]
 800a8b4:	4619      	mov	r1, r3
 800a8b6:	f04f 0c0a 	mov.w	ip, #10
 800a8ba:	4620      	mov	r0, r4
 800a8bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8c0:	3a30      	subs	r2, #48	; 0x30
 800a8c2:	2a09      	cmp	r2, #9
 800a8c4:	d903      	bls.n	800a8ce <_svfiprintf_r+0x1a6>
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d0c6      	beq.n	800a858 <_svfiprintf_r+0x130>
 800a8ca:	9105      	str	r1, [sp, #20]
 800a8cc:	e7c4      	b.n	800a858 <_svfiprintf_r+0x130>
 800a8ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8d2:	4604      	mov	r4, r0
 800a8d4:	2301      	movs	r3, #1
 800a8d6:	e7f0      	b.n	800a8ba <_svfiprintf_r+0x192>
 800a8d8:	ab03      	add	r3, sp, #12
 800a8da:	9300      	str	r3, [sp, #0]
 800a8dc:	462a      	mov	r2, r5
 800a8de:	4b0f      	ldr	r3, [pc, #60]	; (800a91c <_svfiprintf_r+0x1f4>)
 800a8e0:	a904      	add	r1, sp, #16
 800a8e2:	4638      	mov	r0, r7
 800a8e4:	f7fd fe42 	bl	800856c <_printf_float>
 800a8e8:	1c42      	adds	r2, r0, #1
 800a8ea:	4606      	mov	r6, r0
 800a8ec:	d1d6      	bne.n	800a89c <_svfiprintf_r+0x174>
 800a8ee:	89ab      	ldrh	r3, [r5, #12]
 800a8f0:	065b      	lsls	r3, r3, #25
 800a8f2:	f53f af2d 	bmi.w	800a750 <_svfiprintf_r+0x28>
 800a8f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8f8:	b01d      	add	sp, #116	; 0x74
 800a8fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8fe:	ab03      	add	r3, sp, #12
 800a900:	9300      	str	r3, [sp, #0]
 800a902:	462a      	mov	r2, r5
 800a904:	4b05      	ldr	r3, [pc, #20]	; (800a91c <_svfiprintf_r+0x1f4>)
 800a906:	a904      	add	r1, sp, #16
 800a908:	4638      	mov	r0, r7
 800a90a:	f7fe f8d3 	bl	8008ab4 <_printf_i>
 800a90e:	e7eb      	b.n	800a8e8 <_svfiprintf_r+0x1c0>
 800a910:	0800b434 	.word	0x0800b434
 800a914:	0800b43e 	.word	0x0800b43e
 800a918:	0800856d 	.word	0x0800856d
 800a91c:	0800a675 	.word	0x0800a675
 800a920:	0800b43a 	.word	0x0800b43a

0800a924 <__sflush_r>:
 800a924:	898a      	ldrh	r2, [r1, #12]
 800a926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a92a:	4605      	mov	r5, r0
 800a92c:	0710      	lsls	r0, r2, #28
 800a92e:	460c      	mov	r4, r1
 800a930:	d458      	bmi.n	800a9e4 <__sflush_r+0xc0>
 800a932:	684b      	ldr	r3, [r1, #4]
 800a934:	2b00      	cmp	r3, #0
 800a936:	dc05      	bgt.n	800a944 <__sflush_r+0x20>
 800a938:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	dc02      	bgt.n	800a944 <__sflush_r+0x20>
 800a93e:	2000      	movs	r0, #0
 800a940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a944:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a946:	2e00      	cmp	r6, #0
 800a948:	d0f9      	beq.n	800a93e <__sflush_r+0x1a>
 800a94a:	2300      	movs	r3, #0
 800a94c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a950:	682f      	ldr	r7, [r5, #0]
 800a952:	6a21      	ldr	r1, [r4, #32]
 800a954:	602b      	str	r3, [r5, #0]
 800a956:	d032      	beq.n	800a9be <__sflush_r+0x9a>
 800a958:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a95a:	89a3      	ldrh	r3, [r4, #12]
 800a95c:	075a      	lsls	r2, r3, #29
 800a95e:	d505      	bpl.n	800a96c <__sflush_r+0x48>
 800a960:	6863      	ldr	r3, [r4, #4]
 800a962:	1ac0      	subs	r0, r0, r3
 800a964:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a966:	b10b      	cbz	r3, 800a96c <__sflush_r+0x48>
 800a968:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a96a:	1ac0      	subs	r0, r0, r3
 800a96c:	2300      	movs	r3, #0
 800a96e:	4602      	mov	r2, r0
 800a970:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a972:	6a21      	ldr	r1, [r4, #32]
 800a974:	4628      	mov	r0, r5
 800a976:	47b0      	blx	r6
 800a978:	1c43      	adds	r3, r0, #1
 800a97a:	89a3      	ldrh	r3, [r4, #12]
 800a97c:	d106      	bne.n	800a98c <__sflush_r+0x68>
 800a97e:	6829      	ldr	r1, [r5, #0]
 800a980:	291d      	cmp	r1, #29
 800a982:	d82b      	bhi.n	800a9dc <__sflush_r+0xb8>
 800a984:	4a29      	ldr	r2, [pc, #164]	; (800aa2c <__sflush_r+0x108>)
 800a986:	410a      	asrs	r2, r1
 800a988:	07d6      	lsls	r6, r2, #31
 800a98a:	d427      	bmi.n	800a9dc <__sflush_r+0xb8>
 800a98c:	2200      	movs	r2, #0
 800a98e:	6062      	str	r2, [r4, #4]
 800a990:	04d9      	lsls	r1, r3, #19
 800a992:	6922      	ldr	r2, [r4, #16]
 800a994:	6022      	str	r2, [r4, #0]
 800a996:	d504      	bpl.n	800a9a2 <__sflush_r+0x7e>
 800a998:	1c42      	adds	r2, r0, #1
 800a99a:	d101      	bne.n	800a9a0 <__sflush_r+0x7c>
 800a99c:	682b      	ldr	r3, [r5, #0]
 800a99e:	b903      	cbnz	r3, 800a9a2 <__sflush_r+0x7e>
 800a9a0:	6560      	str	r0, [r4, #84]	; 0x54
 800a9a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a9a4:	602f      	str	r7, [r5, #0]
 800a9a6:	2900      	cmp	r1, #0
 800a9a8:	d0c9      	beq.n	800a93e <__sflush_r+0x1a>
 800a9aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a9ae:	4299      	cmp	r1, r3
 800a9b0:	d002      	beq.n	800a9b8 <__sflush_r+0x94>
 800a9b2:	4628      	mov	r0, r5
 800a9b4:	f7ff f9e2 	bl	8009d7c <_free_r>
 800a9b8:	2000      	movs	r0, #0
 800a9ba:	6360      	str	r0, [r4, #52]	; 0x34
 800a9bc:	e7c0      	b.n	800a940 <__sflush_r+0x1c>
 800a9be:	2301      	movs	r3, #1
 800a9c0:	4628      	mov	r0, r5
 800a9c2:	47b0      	blx	r6
 800a9c4:	1c41      	adds	r1, r0, #1
 800a9c6:	d1c8      	bne.n	800a95a <__sflush_r+0x36>
 800a9c8:	682b      	ldr	r3, [r5, #0]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d0c5      	beq.n	800a95a <__sflush_r+0x36>
 800a9ce:	2b1d      	cmp	r3, #29
 800a9d0:	d001      	beq.n	800a9d6 <__sflush_r+0xb2>
 800a9d2:	2b16      	cmp	r3, #22
 800a9d4:	d101      	bne.n	800a9da <__sflush_r+0xb6>
 800a9d6:	602f      	str	r7, [r5, #0]
 800a9d8:	e7b1      	b.n	800a93e <__sflush_r+0x1a>
 800a9da:	89a3      	ldrh	r3, [r4, #12]
 800a9dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9e0:	81a3      	strh	r3, [r4, #12]
 800a9e2:	e7ad      	b.n	800a940 <__sflush_r+0x1c>
 800a9e4:	690f      	ldr	r7, [r1, #16]
 800a9e6:	2f00      	cmp	r7, #0
 800a9e8:	d0a9      	beq.n	800a93e <__sflush_r+0x1a>
 800a9ea:	0793      	lsls	r3, r2, #30
 800a9ec:	680e      	ldr	r6, [r1, #0]
 800a9ee:	bf08      	it	eq
 800a9f0:	694b      	ldreq	r3, [r1, #20]
 800a9f2:	600f      	str	r7, [r1, #0]
 800a9f4:	bf18      	it	ne
 800a9f6:	2300      	movne	r3, #0
 800a9f8:	eba6 0807 	sub.w	r8, r6, r7
 800a9fc:	608b      	str	r3, [r1, #8]
 800a9fe:	f1b8 0f00 	cmp.w	r8, #0
 800aa02:	dd9c      	ble.n	800a93e <__sflush_r+0x1a>
 800aa04:	6a21      	ldr	r1, [r4, #32]
 800aa06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aa08:	4643      	mov	r3, r8
 800aa0a:	463a      	mov	r2, r7
 800aa0c:	4628      	mov	r0, r5
 800aa0e:	47b0      	blx	r6
 800aa10:	2800      	cmp	r0, #0
 800aa12:	dc06      	bgt.n	800aa22 <__sflush_r+0xfe>
 800aa14:	89a3      	ldrh	r3, [r4, #12]
 800aa16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa1a:	81a3      	strh	r3, [r4, #12]
 800aa1c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa20:	e78e      	b.n	800a940 <__sflush_r+0x1c>
 800aa22:	4407      	add	r7, r0
 800aa24:	eba8 0800 	sub.w	r8, r8, r0
 800aa28:	e7e9      	b.n	800a9fe <__sflush_r+0xda>
 800aa2a:	bf00      	nop
 800aa2c:	dfbffffe 	.word	0xdfbffffe

0800aa30 <_fflush_r>:
 800aa30:	b538      	push	{r3, r4, r5, lr}
 800aa32:	690b      	ldr	r3, [r1, #16]
 800aa34:	4605      	mov	r5, r0
 800aa36:	460c      	mov	r4, r1
 800aa38:	b913      	cbnz	r3, 800aa40 <_fflush_r+0x10>
 800aa3a:	2500      	movs	r5, #0
 800aa3c:	4628      	mov	r0, r5
 800aa3e:	bd38      	pop	{r3, r4, r5, pc}
 800aa40:	b118      	cbz	r0, 800aa4a <_fflush_r+0x1a>
 800aa42:	6a03      	ldr	r3, [r0, #32]
 800aa44:	b90b      	cbnz	r3, 800aa4a <_fflush_r+0x1a>
 800aa46:	f7fe f9e3 	bl	8008e10 <__sinit>
 800aa4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d0f3      	beq.n	800aa3a <_fflush_r+0xa>
 800aa52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa54:	07d0      	lsls	r0, r2, #31
 800aa56:	d404      	bmi.n	800aa62 <_fflush_r+0x32>
 800aa58:	0599      	lsls	r1, r3, #22
 800aa5a:	d402      	bmi.n	800aa62 <_fflush_r+0x32>
 800aa5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa5e:	f7fe fb02 	bl	8009066 <__retarget_lock_acquire_recursive>
 800aa62:	4628      	mov	r0, r5
 800aa64:	4621      	mov	r1, r4
 800aa66:	f7ff ff5d 	bl	800a924 <__sflush_r>
 800aa6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa6c:	07da      	lsls	r2, r3, #31
 800aa6e:	4605      	mov	r5, r0
 800aa70:	d4e4      	bmi.n	800aa3c <_fflush_r+0xc>
 800aa72:	89a3      	ldrh	r3, [r4, #12]
 800aa74:	059b      	lsls	r3, r3, #22
 800aa76:	d4e1      	bmi.n	800aa3c <_fflush_r+0xc>
 800aa78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa7a:	f7fe faf5 	bl	8009068 <__retarget_lock_release_recursive>
 800aa7e:	e7dd      	b.n	800aa3c <_fflush_r+0xc>

0800aa80 <memmove>:
 800aa80:	4288      	cmp	r0, r1
 800aa82:	b510      	push	{r4, lr}
 800aa84:	eb01 0402 	add.w	r4, r1, r2
 800aa88:	d902      	bls.n	800aa90 <memmove+0x10>
 800aa8a:	4284      	cmp	r4, r0
 800aa8c:	4623      	mov	r3, r4
 800aa8e:	d807      	bhi.n	800aaa0 <memmove+0x20>
 800aa90:	1e43      	subs	r3, r0, #1
 800aa92:	42a1      	cmp	r1, r4
 800aa94:	d008      	beq.n	800aaa8 <memmove+0x28>
 800aa96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa9e:	e7f8      	b.n	800aa92 <memmove+0x12>
 800aaa0:	4402      	add	r2, r0
 800aaa2:	4601      	mov	r1, r0
 800aaa4:	428a      	cmp	r2, r1
 800aaa6:	d100      	bne.n	800aaaa <memmove+0x2a>
 800aaa8:	bd10      	pop	{r4, pc}
 800aaaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aaae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aab2:	e7f7      	b.n	800aaa4 <memmove+0x24>

0800aab4 <_sbrk_r>:
 800aab4:	b538      	push	{r3, r4, r5, lr}
 800aab6:	4d06      	ldr	r5, [pc, #24]	; (800aad0 <_sbrk_r+0x1c>)
 800aab8:	2300      	movs	r3, #0
 800aaba:	4604      	mov	r4, r0
 800aabc:	4608      	mov	r0, r1
 800aabe:	602b      	str	r3, [r5, #0]
 800aac0:	f7f7 f916 	bl	8001cf0 <_sbrk>
 800aac4:	1c43      	adds	r3, r0, #1
 800aac6:	d102      	bne.n	800aace <_sbrk_r+0x1a>
 800aac8:	682b      	ldr	r3, [r5, #0]
 800aaca:	b103      	cbz	r3, 800aace <_sbrk_r+0x1a>
 800aacc:	6023      	str	r3, [r4, #0]
 800aace:	bd38      	pop	{r3, r4, r5, pc}
 800aad0:	20000a38 	.word	0x20000a38

0800aad4 <__assert_func>:
 800aad4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aad6:	4614      	mov	r4, r2
 800aad8:	461a      	mov	r2, r3
 800aada:	4b09      	ldr	r3, [pc, #36]	; (800ab00 <__assert_func+0x2c>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	4605      	mov	r5, r0
 800aae0:	68d8      	ldr	r0, [r3, #12]
 800aae2:	b14c      	cbz	r4, 800aaf8 <__assert_func+0x24>
 800aae4:	4b07      	ldr	r3, [pc, #28]	; (800ab04 <__assert_func+0x30>)
 800aae6:	9100      	str	r1, [sp, #0]
 800aae8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aaec:	4906      	ldr	r1, [pc, #24]	; (800ab08 <__assert_func+0x34>)
 800aaee:	462b      	mov	r3, r5
 800aaf0:	f000 f872 	bl	800abd8 <fiprintf>
 800aaf4:	f000 f882 	bl	800abfc <abort>
 800aaf8:	4b04      	ldr	r3, [pc, #16]	; (800ab0c <__assert_func+0x38>)
 800aafa:	461c      	mov	r4, r3
 800aafc:	e7f3      	b.n	800aae6 <__assert_func+0x12>
 800aafe:	bf00      	nop
 800ab00:	20000060 	.word	0x20000060
 800ab04:	0800b44f 	.word	0x0800b44f
 800ab08:	0800b45c 	.word	0x0800b45c
 800ab0c:	0800b48a 	.word	0x0800b48a

0800ab10 <_calloc_r>:
 800ab10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab12:	fba1 2402 	umull	r2, r4, r1, r2
 800ab16:	b94c      	cbnz	r4, 800ab2c <_calloc_r+0x1c>
 800ab18:	4611      	mov	r1, r2
 800ab1a:	9201      	str	r2, [sp, #4]
 800ab1c:	f7ff f9a2 	bl	8009e64 <_malloc_r>
 800ab20:	9a01      	ldr	r2, [sp, #4]
 800ab22:	4605      	mov	r5, r0
 800ab24:	b930      	cbnz	r0, 800ab34 <_calloc_r+0x24>
 800ab26:	4628      	mov	r0, r5
 800ab28:	b003      	add	sp, #12
 800ab2a:	bd30      	pop	{r4, r5, pc}
 800ab2c:	220c      	movs	r2, #12
 800ab2e:	6002      	str	r2, [r0, #0]
 800ab30:	2500      	movs	r5, #0
 800ab32:	e7f8      	b.n	800ab26 <_calloc_r+0x16>
 800ab34:	4621      	mov	r1, r4
 800ab36:	f7fe fa18 	bl	8008f6a <memset>
 800ab3a:	e7f4      	b.n	800ab26 <_calloc_r+0x16>

0800ab3c <__ascii_mbtowc>:
 800ab3c:	b082      	sub	sp, #8
 800ab3e:	b901      	cbnz	r1, 800ab42 <__ascii_mbtowc+0x6>
 800ab40:	a901      	add	r1, sp, #4
 800ab42:	b142      	cbz	r2, 800ab56 <__ascii_mbtowc+0x1a>
 800ab44:	b14b      	cbz	r3, 800ab5a <__ascii_mbtowc+0x1e>
 800ab46:	7813      	ldrb	r3, [r2, #0]
 800ab48:	600b      	str	r3, [r1, #0]
 800ab4a:	7812      	ldrb	r2, [r2, #0]
 800ab4c:	1e10      	subs	r0, r2, #0
 800ab4e:	bf18      	it	ne
 800ab50:	2001      	movne	r0, #1
 800ab52:	b002      	add	sp, #8
 800ab54:	4770      	bx	lr
 800ab56:	4610      	mov	r0, r2
 800ab58:	e7fb      	b.n	800ab52 <__ascii_mbtowc+0x16>
 800ab5a:	f06f 0001 	mvn.w	r0, #1
 800ab5e:	e7f8      	b.n	800ab52 <__ascii_mbtowc+0x16>

0800ab60 <_realloc_r>:
 800ab60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab64:	4680      	mov	r8, r0
 800ab66:	4614      	mov	r4, r2
 800ab68:	460e      	mov	r6, r1
 800ab6a:	b921      	cbnz	r1, 800ab76 <_realloc_r+0x16>
 800ab6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab70:	4611      	mov	r1, r2
 800ab72:	f7ff b977 	b.w	8009e64 <_malloc_r>
 800ab76:	b92a      	cbnz	r2, 800ab84 <_realloc_r+0x24>
 800ab78:	f7ff f900 	bl	8009d7c <_free_r>
 800ab7c:	4625      	mov	r5, r4
 800ab7e:	4628      	mov	r0, r5
 800ab80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab84:	f000 f841 	bl	800ac0a <_malloc_usable_size_r>
 800ab88:	4284      	cmp	r4, r0
 800ab8a:	4607      	mov	r7, r0
 800ab8c:	d802      	bhi.n	800ab94 <_realloc_r+0x34>
 800ab8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ab92:	d812      	bhi.n	800abba <_realloc_r+0x5a>
 800ab94:	4621      	mov	r1, r4
 800ab96:	4640      	mov	r0, r8
 800ab98:	f7ff f964 	bl	8009e64 <_malloc_r>
 800ab9c:	4605      	mov	r5, r0
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	d0ed      	beq.n	800ab7e <_realloc_r+0x1e>
 800aba2:	42bc      	cmp	r4, r7
 800aba4:	4622      	mov	r2, r4
 800aba6:	4631      	mov	r1, r6
 800aba8:	bf28      	it	cs
 800abaa:	463a      	movcs	r2, r7
 800abac:	f7fe fa5d 	bl	800906a <memcpy>
 800abb0:	4631      	mov	r1, r6
 800abb2:	4640      	mov	r0, r8
 800abb4:	f7ff f8e2 	bl	8009d7c <_free_r>
 800abb8:	e7e1      	b.n	800ab7e <_realloc_r+0x1e>
 800abba:	4635      	mov	r5, r6
 800abbc:	e7df      	b.n	800ab7e <_realloc_r+0x1e>

0800abbe <__ascii_wctomb>:
 800abbe:	b149      	cbz	r1, 800abd4 <__ascii_wctomb+0x16>
 800abc0:	2aff      	cmp	r2, #255	; 0xff
 800abc2:	bf85      	ittet	hi
 800abc4:	238a      	movhi	r3, #138	; 0x8a
 800abc6:	6003      	strhi	r3, [r0, #0]
 800abc8:	700a      	strbls	r2, [r1, #0]
 800abca:	f04f 30ff 	movhi.w	r0, #4294967295
 800abce:	bf98      	it	ls
 800abd0:	2001      	movls	r0, #1
 800abd2:	4770      	bx	lr
 800abd4:	4608      	mov	r0, r1
 800abd6:	4770      	bx	lr

0800abd8 <fiprintf>:
 800abd8:	b40e      	push	{r1, r2, r3}
 800abda:	b503      	push	{r0, r1, lr}
 800abdc:	4601      	mov	r1, r0
 800abde:	ab03      	add	r3, sp, #12
 800abe0:	4805      	ldr	r0, [pc, #20]	; (800abf8 <fiprintf+0x20>)
 800abe2:	f853 2b04 	ldr.w	r2, [r3], #4
 800abe6:	6800      	ldr	r0, [r0, #0]
 800abe8:	9301      	str	r3, [sp, #4]
 800abea:	f000 f83f 	bl	800ac6c <_vfiprintf_r>
 800abee:	b002      	add	sp, #8
 800abf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800abf4:	b003      	add	sp, #12
 800abf6:	4770      	bx	lr
 800abf8:	20000060 	.word	0x20000060

0800abfc <abort>:
 800abfc:	b508      	push	{r3, lr}
 800abfe:	2006      	movs	r0, #6
 800ac00:	f000 fa0c 	bl	800b01c <raise>
 800ac04:	2001      	movs	r0, #1
 800ac06:	f7f6 fffb 	bl	8001c00 <_exit>

0800ac0a <_malloc_usable_size_r>:
 800ac0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac0e:	1f18      	subs	r0, r3, #4
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	bfbc      	itt	lt
 800ac14:	580b      	ldrlt	r3, [r1, r0]
 800ac16:	18c0      	addlt	r0, r0, r3
 800ac18:	4770      	bx	lr

0800ac1a <__sfputc_r>:
 800ac1a:	6893      	ldr	r3, [r2, #8]
 800ac1c:	3b01      	subs	r3, #1
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	b410      	push	{r4}
 800ac22:	6093      	str	r3, [r2, #8]
 800ac24:	da08      	bge.n	800ac38 <__sfputc_r+0x1e>
 800ac26:	6994      	ldr	r4, [r2, #24]
 800ac28:	42a3      	cmp	r3, r4
 800ac2a:	db01      	blt.n	800ac30 <__sfputc_r+0x16>
 800ac2c:	290a      	cmp	r1, #10
 800ac2e:	d103      	bne.n	800ac38 <__sfputc_r+0x1e>
 800ac30:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac34:	f000 b934 	b.w	800aea0 <__swbuf_r>
 800ac38:	6813      	ldr	r3, [r2, #0]
 800ac3a:	1c58      	adds	r0, r3, #1
 800ac3c:	6010      	str	r0, [r2, #0]
 800ac3e:	7019      	strb	r1, [r3, #0]
 800ac40:	4608      	mov	r0, r1
 800ac42:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac46:	4770      	bx	lr

0800ac48 <__sfputs_r>:
 800ac48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac4a:	4606      	mov	r6, r0
 800ac4c:	460f      	mov	r7, r1
 800ac4e:	4614      	mov	r4, r2
 800ac50:	18d5      	adds	r5, r2, r3
 800ac52:	42ac      	cmp	r4, r5
 800ac54:	d101      	bne.n	800ac5a <__sfputs_r+0x12>
 800ac56:	2000      	movs	r0, #0
 800ac58:	e007      	b.n	800ac6a <__sfputs_r+0x22>
 800ac5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac5e:	463a      	mov	r2, r7
 800ac60:	4630      	mov	r0, r6
 800ac62:	f7ff ffda 	bl	800ac1a <__sfputc_r>
 800ac66:	1c43      	adds	r3, r0, #1
 800ac68:	d1f3      	bne.n	800ac52 <__sfputs_r+0xa>
 800ac6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ac6c <_vfiprintf_r>:
 800ac6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac70:	460d      	mov	r5, r1
 800ac72:	b09d      	sub	sp, #116	; 0x74
 800ac74:	4614      	mov	r4, r2
 800ac76:	4698      	mov	r8, r3
 800ac78:	4606      	mov	r6, r0
 800ac7a:	b118      	cbz	r0, 800ac84 <_vfiprintf_r+0x18>
 800ac7c:	6a03      	ldr	r3, [r0, #32]
 800ac7e:	b90b      	cbnz	r3, 800ac84 <_vfiprintf_r+0x18>
 800ac80:	f7fe f8c6 	bl	8008e10 <__sinit>
 800ac84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac86:	07d9      	lsls	r1, r3, #31
 800ac88:	d405      	bmi.n	800ac96 <_vfiprintf_r+0x2a>
 800ac8a:	89ab      	ldrh	r3, [r5, #12]
 800ac8c:	059a      	lsls	r2, r3, #22
 800ac8e:	d402      	bmi.n	800ac96 <_vfiprintf_r+0x2a>
 800ac90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac92:	f7fe f9e8 	bl	8009066 <__retarget_lock_acquire_recursive>
 800ac96:	89ab      	ldrh	r3, [r5, #12]
 800ac98:	071b      	lsls	r3, r3, #28
 800ac9a:	d501      	bpl.n	800aca0 <_vfiprintf_r+0x34>
 800ac9c:	692b      	ldr	r3, [r5, #16]
 800ac9e:	b99b      	cbnz	r3, 800acc8 <_vfiprintf_r+0x5c>
 800aca0:	4629      	mov	r1, r5
 800aca2:	4630      	mov	r0, r6
 800aca4:	f000 f93a 	bl	800af1c <__swsetup_r>
 800aca8:	b170      	cbz	r0, 800acc8 <_vfiprintf_r+0x5c>
 800acaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acac:	07dc      	lsls	r4, r3, #31
 800acae:	d504      	bpl.n	800acba <_vfiprintf_r+0x4e>
 800acb0:	f04f 30ff 	mov.w	r0, #4294967295
 800acb4:	b01d      	add	sp, #116	; 0x74
 800acb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acba:	89ab      	ldrh	r3, [r5, #12]
 800acbc:	0598      	lsls	r0, r3, #22
 800acbe:	d4f7      	bmi.n	800acb0 <_vfiprintf_r+0x44>
 800acc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acc2:	f7fe f9d1 	bl	8009068 <__retarget_lock_release_recursive>
 800acc6:	e7f3      	b.n	800acb0 <_vfiprintf_r+0x44>
 800acc8:	2300      	movs	r3, #0
 800acca:	9309      	str	r3, [sp, #36]	; 0x24
 800accc:	2320      	movs	r3, #32
 800acce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800acd2:	f8cd 800c 	str.w	r8, [sp, #12]
 800acd6:	2330      	movs	r3, #48	; 0x30
 800acd8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ae8c <_vfiprintf_r+0x220>
 800acdc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ace0:	f04f 0901 	mov.w	r9, #1
 800ace4:	4623      	mov	r3, r4
 800ace6:	469a      	mov	sl, r3
 800ace8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acec:	b10a      	cbz	r2, 800acf2 <_vfiprintf_r+0x86>
 800acee:	2a25      	cmp	r2, #37	; 0x25
 800acf0:	d1f9      	bne.n	800ace6 <_vfiprintf_r+0x7a>
 800acf2:	ebba 0b04 	subs.w	fp, sl, r4
 800acf6:	d00b      	beq.n	800ad10 <_vfiprintf_r+0xa4>
 800acf8:	465b      	mov	r3, fp
 800acfa:	4622      	mov	r2, r4
 800acfc:	4629      	mov	r1, r5
 800acfe:	4630      	mov	r0, r6
 800ad00:	f7ff ffa2 	bl	800ac48 <__sfputs_r>
 800ad04:	3001      	adds	r0, #1
 800ad06:	f000 80a9 	beq.w	800ae5c <_vfiprintf_r+0x1f0>
 800ad0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad0c:	445a      	add	r2, fp
 800ad0e:	9209      	str	r2, [sp, #36]	; 0x24
 800ad10:	f89a 3000 	ldrb.w	r3, [sl]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	f000 80a1 	beq.w	800ae5c <_vfiprintf_r+0x1f0>
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad24:	f10a 0a01 	add.w	sl, sl, #1
 800ad28:	9304      	str	r3, [sp, #16]
 800ad2a:	9307      	str	r3, [sp, #28]
 800ad2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad30:	931a      	str	r3, [sp, #104]	; 0x68
 800ad32:	4654      	mov	r4, sl
 800ad34:	2205      	movs	r2, #5
 800ad36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad3a:	4854      	ldr	r0, [pc, #336]	; (800ae8c <_vfiprintf_r+0x220>)
 800ad3c:	f7f5 fa48 	bl	80001d0 <memchr>
 800ad40:	9a04      	ldr	r2, [sp, #16]
 800ad42:	b9d8      	cbnz	r0, 800ad7c <_vfiprintf_r+0x110>
 800ad44:	06d1      	lsls	r1, r2, #27
 800ad46:	bf44      	itt	mi
 800ad48:	2320      	movmi	r3, #32
 800ad4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad4e:	0713      	lsls	r3, r2, #28
 800ad50:	bf44      	itt	mi
 800ad52:	232b      	movmi	r3, #43	; 0x2b
 800ad54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad58:	f89a 3000 	ldrb.w	r3, [sl]
 800ad5c:	2b2a      	cmp	r3, #42	; 0x2a
 800ad5e:	d015      	beq.n	800ad8c <_vfiprintf_r+0x120>
 800ad60:	9a07      	ldr	r2, [sp, #28]
 800ad62:	4654      	mov	r4, sl
 800ad64:	2000      	movs	r0, #0
 800ad66:	f04f 0c0a 	mov.w	ip, #10
 800ad6a:	4621      	mov	r1, r4
 800ad6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad70:	3b30      	subs	r3, #48	; 0x30
 800ad72:	2b09      	cmp	r3, #9
 800ad74:	d94d      	bls.n	800ae12 <_vfiprintf_r+0x1a6>
 800ad76:	b1b0      	cbz	r0, 800ada6 <_vfiprintf_r+0x13a>
 800ad78:	9207      	str	r2, [sp, #28]
 800ad7a:	e014      	b.n	800ada6 <_vfiprintf_r+0x13a>
 800ad7c:	eba0 0308 	sub.w	r3, r0, r8
 800ad80:	fa09 f303 	lsl.w	r3, r9, r3
 800ad84:	4313      	orrs	r3, r2
 800ad86:	9304      	str	r3, [sp, #16]
 800ad88:	46a2      	mov	sl, r4
 800ad8a:	e7d2      	b.n	800ad32 <_vfiprintf_r+0xc6>
 800ad8c:	9b03      	ldr	r3, [sp, #12]
 800ad8e:	1d19      	adds	r1, r3, #4
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	9103      	str	r1, [sp, #12]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	bfbb      	ittet	lt
 800ad98:	425b      	neglt	r3, r3
 800ad9a:	f042 0202 	orrlt.w	r2, r2, #2
 800ad9e:	9307      	strge	r3, [sp, #28]
 800ada0:	9307      	strlt	r3, [sp, #28]
 800ada2:	bfb8      	it	lt
 800ada4:	9204      	strlt	r2, [sp, #16]
 800ada6:	7823      	ldrb	r3, [r4, #0]
 800ada8:	2b2e      	cmp	r3, #46	; 0x2e
 800adaa:	d10c      	bne.n	800adc6 <_vfiprintf_r+0x15a>
 800adac:	7863      	ldrb	r3, [r4, #1]
 800adae:	2b2a      	cmp	r3, #42	; 0x2a
 800adb0:	d134      	bne.n	800ae1c <_vfiprintf_r+0x1b0>
 800adb2:	9b03      	ldr	r3, [sp, #12]
 800adb4:	1d1a      	adds	r2, r3, #4
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	9203      	str	r2, [sp, #12]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	bfb8      	it	lt
 800adbe:	f04f 33ff 	movlt.w	r3, #4294967295
 800adc2:	3402      	adds	r4, #2
 800adc4:	9305      	str	r3, [sp, #20]
 800adc6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ae9c <_vfiprintf_r+0x230>
 800adca:	7821      	ldrb	r1, [r4, #0]
 800adcc:	2203      	movs	r2, #3
 800adce:	4650      	mov	r0, sl
 800add0:	f7f5 f9fe 	bl	80001d0 <memchr>
 800add4:	b138      	cbz	r0, 800ade6 <_vfiprintf_r+0x17a>
 800add6:	9b04      	ldr	r3, [sp, #16]
 800add8:	eba0 000a 	sub.w	r0, r0, sl
 800addc:	2240      	movs	r2, #64	; 0x40
 800adde:	4082      	lsls	r2, r0
 800ade0:	4313      	orrs	r3, r2
 800ade2:	3401      	adds	r4, #1
 800ade4:	9304      	str	r3, [sp, #16]
 800ade6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adea:	4829      	ldr	r0, [pc, #164]	; (800ae90 <_vfiprintf_r+0x224>)
 800adec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800adf0:	2206      	movs	r2, #6
 800adf2:	f7f5 f9ed 	bl	80001d0 <memchr>
 800adf6:	2800      	cmp	r0, #0
 800adf8:	d03f      	beq.n	800ae7a <_vfiprintf_r+0x20e>
 800adfa:	4b26      	ldr	r3, [pc, #152]	; (800ae94 <_vfiprintf_r+0x228>)
 800adfc:	bb1b      	cbnz	r3, 800ae46 <_vfiprintf_r+0x1da>
 800adfe:	9b03      	ldr	r3, [sp, #12]
 800ae00:	3307      	adds	r3, #7
 800ae02:	f023 0307 	bic.w	r3, r3, #7
 800ae06:	3308      	adds	r3, #8
 800ae08:	9303      	str	r3, [sp, #12]
 800ae0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae0c:	443b      	add	r3, r7
 800ae0e:	9309      	str	r3, [sp, #36]	; 0x24
 800ae10:	e768      	b.n	800ace4 <_vfiprintf_r+0x78>
 800ae12:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae16:	460c      	mov	r4, r1
 800ae18:	2001      	movs	r0, #1
 800ae1a:	e7a6      	b.n	800ad6a <_vfiprintf_r+0xfe>
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	3401      	adds	r4, #1
 800ae20:	9305      	str	r3, [sp, #20]
 800ae22:	4619      	mov	r1, r3
 800ae24:	f04f 0c0a 	mov.w	ip, #10
 800ae28:	4620      	mov	r0, r4
 800ae2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae2e:	3a30      	subs	r2, #48	; 0x30
 800ae30:	2a09      	cmp	r2, #9
 800ae32:	d903      	bls.n	800ae3c <_vfiprintf_r+0x1d0>
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d0c6      	beq.n	800adc6 <_vfiprintf_r+0x15a>
 800ae38:	9105      	str	r1, [sp, #20]
 800ae3a:	e7c4      	b.n	800adc6 <_vfiprintf_r+0x15a>
 800ae3c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae40:	4604      	mov	r4, r0
 800ae42:	2301      	movs	r3, #1
 800ae44:	e7f0      	b.n	800ae28 <_vfiprintf_r+0x1bc>
 800ae46:	ab03      	add	r3, sp, #12
 800ae48:	9300      	str	r3, [sp, #0]
 800ae4a:	462a      	mov	r2, r5
 800ae4c:	4b12      	ldr	r3, [pc, #72]	; (800ae98 <_vfiprintf_r+0x22c>)
 800ae4e:	a904      	add	r1, sp, #16
 800ae50:	4630      	mov	r0, r6
 800ae52:	f7fd fb8b 	bl	800856c <_printf_float>
 800ae56:	4607      	mov	r7, r0
 800ae58:	1c78      	adds	r0, r7, #1
 800ae5a:	d1d6      	bne.n	800ae0a <_vfiprintf_r+0x19e>
 800ae5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae5e:	07d9      	lsls	r1, r3, #31
 800ae60:	d405      	bmi.n	800ae6e <_vfiprintf_r+0x202>
 800ae62:	89ab      	ldrh	r3, [r5, #12]
 800ae64:	059a      	lsls	r2, r3, #22
 800ae66:	d402      	bmi.n	800ae6e <_vfiprintf_r+0x202>
 800ae68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae6a:	f7fe f8fd 	bl	8009068 <__retarget_lock_release_recursive>
 800ae6e:	89ab      	ldrh	r3, [r5, #12]
 800ae70:	065b      	lsls	r3, r3, #25
 800ae72:	f53f af1d 	bmi.w	800acb0 <_vfiprintf_r+0x44>
 800ae76:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae78:	e71c      	b.n	800acb4 <_vfiprintf_r+0x48>
 800ae7a:	ab03      	add	r3, sp, #12
 800ae7c:	9300      	str	r3, [sp, #0]
 800ae7e:	462a      	mov	r2, r5
 800ae80:	4b05      	ldr	r3, [pc, #20]	; (800ae98 <_vfiprintf_r+0x22c>)
 800ae82:	a904      	add	r1, sp, #16
 800ae84:	4630      	mov	r0, r6
 800ae86:	f7fd fe15 	bl	8008ab4 <_printf_i>
 800ae8a:	e7e4      	b.n	800ae56 <_vfiprintf_r+0x1ea>
 800ae8c:	0800b434 	.word	0x0800b434
 800ae90:	0800b43e 	.word	0x0800b43e
 800ae94:	0800856d 	.word	0x0800856d
 800ae98:	0800ac49 	.word	0x0800ac49
 800ae9c:	0800b43a 	.word	0x0800b43a

0800aea0 <__swbuf_r>:
 800aea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aea2:	460e      	mov	r6, r1
 800aea4:	4614      	mov	r4, r2
 800aea6:	4605      	mov	r5, r0
 800aea8:	b118      	cbz	r0, 800aeb2 <__swbuf_r+0x12>
 800aeaa:	6a03      	ldr	r3, [r0, #32]
 800aeac:	b90b      	cbnz	r3, 800aeb2 <__swbuf_r+0x12>
 800aeae:	f7fd ffaf 	bl	8008e10 <__sinit>
 800aeb2:	69a3      	ldr	r3, [r4, #24]
 800aeb4:	60a3      	str	r3, [r4, #8]
 800aeb6:	89a3      	ldrh	r3, [r4, #12]
 800aeb8:	071a      	lsls	r2, r3, #28
 800aeba:	d525      	bpl.n	800af08 <__swbuf_r+0x68>
 800aebc:	6923      	ldr	r3, [r4, #16]
 800aebe:	b31b      	cbz	r3, 800af08 <__swbuf_r+0x68>
 800aec0:	6823      	ldr	r3, [r4, #0]
 800aec2:	6922      	ldr	r2, [r4, #16]
 800aec4:	1a98      	subs	r0, r3, r2
 800aec6:	6963      	ldr	r3, [r4, #20]
 800aec8:	b2f6      	uxtb	r6, r6
 800aeca:	4283      	cmp	r3, r0
 800aecc:	4637      	mov	r7, r6
 800aece:	dc04      	bgt.n	800aeda <__swbuf_r+0x3a>
 800aed0:	4621      	mov	r1, r4
 800aed2:	4628      	mov	r0, r5
 800aed4:	f7ff fdac 	bl	800aa30 <_fflush_r>
 800aed8:	b9e0      	cbnz	r0, 800af14 <__swbuf_r+0x74>
 800aeda:	68a3      	ldr	r3, [r4, #8]
 800aedc:	3b01      	subs	r3, #1
 800aede:	60a3      	str	r3, [r4, #8]
 800aee0:	6823      	ldr	r3, [r4, #0]
 800aee2:	1c5a      	adds	r2, r3, #1
 800aee4:	6022      	str	r2, [r4, #0]
 800aee6:	701e      	strb	r6, [r3, #0]
 800aee8:	6962      	ldr	r2, [r4, #20]
 800aeea:	1c43      	adds	r3, r0, #1
 800aeec:	429a      	cmp	r2, r3
 800aeee:	d004      	beq.n	800aefa <__swbuf_r+0x5a>
 800aef0:	89a3      	ldrh	r3, [r4, #12]
 800aef2:	07db      	lsls	r3, r3, #31
 800aef4:	d506      	bpl.n	800af04 <__swbuf_r+0x64>
 800aef6:	2e0a      	cmp	r6, #10
 800aef8:	d104      	bne.n	800af04 <__swbuf_r+0x64>
 800aefa:	4621      	mov	r1, r4
 800aefc:	4628      	mov	r0, r5
 800aefe:	f7ff fd97 	bl	800aa30 <_fflush_r>
 800af02:	b938      	cbnz	r0, 800af14 <__swbuf_r+0x74>
 800af04:	4638      	mov	r0, r7
 800af06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af08:	4621      	mov	r1, r4
 800af0a:	4628      	mov	r0, r5
 800af0c:	f000 f806 	bl	800af1c <__swsetup_r>
 800af10:	2800      	cmp	r0, #0
 800af12:	d0d5      	beq.n	800aec0 <__swbuf_r+0x20>
 800af14:	f04f 37ff 	mov.w	r7, #4294967295
 800af18:	e7f4      	b.n	800af04 <__swbuf_r+0x64>
	...

0800af1c <__swsetup_r>:
 800af1c:	b538      	push	{r3, r4, r5, lr}
 800af1e:	4b2a      	ldr	r3, [pc, #168]	; (800afc8 <__swsetup_r+0xac>)
 800af20:	4605      	mov	r5, r0
 800af22:	6818      	ldr	r0, [r3, #0]
 800af24:	460c      	mov	r4, r1
 800af26:	b118      	cbz	r0, 800af30 <__swsetup_r+0x14>
 800af28:	6a03      	ldr	r3, [r0, #32]
 800af2a:	b90b      	cbnz	r3, 800af30 <__swsetup_r+0x14>
 800af2c:	f7fd ff70 	bl	8008e10 <__sinit>
 800af30:	89a3      	ldrh	r3, [r4, #12]
 800af32:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af36:	0718      	lsls	r0, r3, #28
 800af38:	d422      	bmi.n	800af80 <__swsetup_r+0x64>
 800af3a:	06d9      	lsls	r1, r3, #27
 800af3c:	d407      	bmi.n	800af4e <__swsetup_r+0x32>
 800af3e:	2309      	movs	r3, #9
 800af40:	602b      	str	r3, [r5, #0]
 800af42:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800af46:	81a3      	strh	r3, [r4, #12]
 800af48:	f04f 30ff 	mov.w	r0, #4294967295
 800af4c:	e034      	b.n	800afb8 <__swsetup_r+0x9c>
 800af4e:	0758      	lsls	r0, r3, #29
 800af50:	d512      	bpl.n	800af78 <__swsetup_r+0x5c>
 800af52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af54:	b141      	cbz	r1, 800af68 <__swsetup_r+0x4c>
 800af56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af5a:	4299      	cmp	r1, r3
 800af5c:	d002      	beq.n	800af64 <__swsetup_r+0x48>
 800af5e:	4628      	mov	r0, r5
 800af60:	f7fe ff0c 	bl	8009d7c <_free_r>
 800af64:	2300      	movs	r3, #0
 800af66:	6363      	str	r3, [r4, #52]	; 0x34
 800af68:	89a3      	ldrh	r3, [r4, #12]
 800af6a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800af6e:	81a3      	strh	r3, [r4, #12]
 800af70:	2300      	movs	r3, #0
 800af72:	6063      	str	r3, [r4, #4]
 800af74:	6923      	ldr	r3, [r4, #16]
 800af76:	6023      	str	r3, [r4, #0]
 800af78:	89a3      	ldrh	r3, [r4, #12]
 800af7a:	f043 0308 	orr.w	r3, r3, #8
 800af7e:	81a3      	strh	r3, [r4, #12]
 800af80:	6923      	ldr	r3, [r4, #16]
 800af82:	b94b      	cbnz	r3, 800af98 <__swsetup_r+0x7c>
 800af84:	89a3      	ldrh	r3, [r4, #12]
 800af86:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800af8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af8e:	d003      	beq.n	800af98 <__swsetup_r+0x7c>
 800af90:	4621      	mov	r1, r4
 800af92:	4628      	mov	r0, r5
 800af94:	f000 f884 	bl	800b0a0 <__smakebuf_r>
 800af98:	89a0      	ldrh	r0, [r4, #12]
 800af9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af9e:	f010 0301 	ands.w	r3, r0, #1
 800afa2:	d00a      	beq.n	800afba <__swsetup_r+0x9e>
 800afa4:	2300      	movs	r3, #0
 800afa6:	60a3      	str	r3, [r4, #8]
 800afa8:	6963      	ldr	r3, [r4, #20]
 800afaa:	425b      	negs	r3, r3
 800afac:	61a3      	str	r3, [r4, #24]
 800afae:	6923      	ldr	r3, [r4, #16]
 800afb0:	b943      	cbnz	r3, 800afc4 <__swsetup_r+0xa8>
 800afb2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800afb6:	d1c4      	bne.n	800af42 <__swsetup_r+0x26>
 800afb8:	bd38      	pop	{r3, r4, r5, pc}
 800afba:	0781      	lsls	r1, r0, #30
 800afbc:	bf58      	it	pl
 800afbe:	6963      	ldrpl	r3, [r4, #20]
 800afc0:	60a3      	str	r3, [r4, #8]
 800afc2:	e7f4      	b.n	800afae <__swsetup_r+0x92>
 800afc4:	2000      	movs	r0, #0
 800afc6:	e7f7      	b.n	800afb8 <__swsetup_r+0x9c>
 800afc8:	20000060 	.word	0x20000060

0800afcc <_raise_r>:
 800afcc:	291f      	cmp	r1, #31
 800afce:	b538      	push	{r3, r4, r5, lr}
 800afd0:	4604      	mov	r4, r0
 800afd2:	460d      	mov	r5, r1
 800afd4:	d904      	bls.n	800afe0 <_raise_r+0x14>
 800afd6:	2316      	movs	r3, #22
 800afd8:	6003      	str	r3, [r0, #0]
 800afda:	f04f 30ff 	mov.w	r0, #4294967295
 800afde:	bd38      	pop	{r3, r4, r5, pc}
 800afe0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800afe2:	b112      	cbz	r2, 800afea <_raise_r+0x1e>
 800afe4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800afe8:	b94b      	cbnz	r3, 800affe <_raise_r+0x32>
 800afea:	4620      	mov	r0, r4
 800afec:	f000 f830 	bl	800b050 <_getpid_r>
 800aff0:	462a      	mov	r2, r5
 800aff2:	4601      	mov	r1, r0
 800aff4:	4620      	mov	r0, r4
 800aff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800affa:	f000 b817 	b.w	800b02c <_kill_r>
 800affe:	2b01      	cmp	r3, #1
 800b000:	d00a      	beq.n	800b018 <_raise_r+0x4c>
 800b002:	1c59      	adds	r1, r3, #1
 800b004:	d103      	bne.n	800b00e <_raise_r+0x42>
 800b006:	2316      	movs	r3, #22
 800b008:	6003      	str	r3, [r0, #0]
 800b00a:	2001      	movs	r0, #1
 800b00c:	e7e7      	b.n	800afde <_raise_r+0x12>
 800b00e:	2400      	movs	r4, #0
 800b010:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b014:	4628      	mov	r0, r5
 800b016:	4798      	blx	r3
 800b018:	2000      	movs	r0, #0
 800b01a:	e7e0      	b.n	800afde <_raise_r+0x12>

0800b01c <raise>:
 800b01c:	4b02      	ldr	r3, [pc, #8]	; (800b028 <raise+0xc>)
 800b01e:	4601      	mov	r1, r0
 800b020:	6818      	ldr	r0, [r3, #0]
 800b022:	f7ff bfd3 	b.w	800afcc <_raise_r>
 800b026:	bf00      	nop
 800b028:	20000060 	.word	0x20000060

0800b02c <_kill_r>:
 800b02c:	b538      	push	{r3, r4, r5, lr}
 800b02e:	4d07      	ldr	r5, [pc, #28]	; (800b04c <_kill_r+0x20>)
 800b030:	2300      	movs	r3, #0
 800b032:	4604      	mov	r4, r0
 800b034:	4608      	mov	r0, r1
 800b036:	4611      	mov	r1, r2
 800b038:	602b      	str	r3, [r5, #0]
 800b03a:	f7f6 fdd1 	bl	8001be0 <_kill>
 800b03e:	1c43      	adds	r3, r0, #1
 800b040:	d102      	bne.n	800b048 <_kill_r+0x1c>
 800b042:	682b      	ldr	r3, [r5, #0]
 800b044:	b103      	cbz	r3, 800b048 <_kill_r+0x1c>
 800b046:	6023      	str	r3, [r4, #0]
 800b048:	bd38      	pop	{r3, r4, r5, pc}
 800b04a:	bf00      	nop
 800b04c:	20000a38 	.word	0x20000a38

0800b050 <_getpid_r>:
 800b050:	f7f6 bdbe 	b.w	8001bd0 <_getpid>

0800b054 <__swhatbuf_r>:
 800b054:	b570      	push	{r4, r5, r6, lr}
 800b056:	460c      	mov	r4, r1
 800b058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b05c:	2900      	cmp	r1, #0
 800b05e:	b096      	sub	sp, #88	; 0x58
 800b060:	4615      	mov	r5, r2
 800b062:	461e      	mov	r6, r3
 800b064:	da0d      	bge.n	800b082 <__swhatbuf_r+0x2e>
 800b066:	89a3      	ldrh	r3, [r4, #12]
 800b068:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b06c:	f04f 0100 	mov.w	r1, #0
 800b070:	bf0c      	ite	eq
 800b072:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b076:	2340      	movne	r3, #64	; 0x40
 800b078:	2000      	movs	r0, #0
 800b07a:	6031      	str	r1, [r6, #0]
 800b07c:	602b      	str	r3, [r5, #0]
 800b07e:	b016      	add	sp, #88	; 0x58
 800b080:	bd70      	pop	{r4, r5, r6, pc}
 800b082:	466a      	mov	r2, sp
 800b084:	f000 f848 	bl	800b118 <_fstat_r>
 800b088:	2800      	cmp	r0, #0
 800b08a:	dbec      	blt.n	800b066 <__swhatbuf_r+0x12>
 800b08c:	9901      	ldr	r1, [sp, #4]
 800b08e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b092:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b096:	4259      	negs	r1, r3
 800b098:	4159      	adcs	r1, r3
 800b09a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b09e:	e7eb      	b.n	800b078 <__swhatbuf_r+0x24>

0800b0a0 <__smakebuf_r>:
 800b0a0:	898b      	ldrh	r3, [r1, #12]
 800b0a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b0a4:	079d      	lsls	r5, r3, #30
 800b0a6:	4606      	mov	r6, r0
 800b0a8:	460c      	mov	r4, r1
 800b0aa:	d507      	bpl.n	800b0bc <__smakebuf_r+0x1c>
 800b0ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b0b0:	6023      	str	r3, [r4, #0]
 800b0b2:	6123      	str	r3, [r4, #16]
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	6163      	str	r3, [r4, #20]
 800b0b8:	b002      	add	sp, #8
 800b0ba:	bd70      	pop	{r4, r5, r6, pc}
 800b0bc:	ab01      	add	r3, sp, #4
 800b0be:	466a      	mov	r2, sp
 800b0c0:	f7ff ffc8 	bl	800b054 <__swhatbuf_r>
 800b0c4:	9900      	ldr	r1, [sp, #0]
 800b0c6:	4605      	mov	r5, r0
 800b0c8:	4630      	mov	r0, r6
 800b0ca:	f7fe fecb 	bl	8009e64 <_malloc_r>
 800b0ce:	b948      	cbnz	r0, 800b0e4 <__smakebuf_r+0x44>
 800b0d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0d4:	059a      	lsls	r2, r3, #22
 800b0d6:	d4ef      	bmi.n	800b0b8 <__smakebuf_r+0x18>
 800b0d8:	f023 0303 	bic.w	r3, r3, #3
 800b0dc:	f043 0302 	orr.w	r3, r3, #2
 800b0e0:	81a3      	strh	r3, [r4, #12]
 800b0e2:	e7e3      	b.n	800b0ac <__smakebuf_r+0xc>
 800b0e4:	89a3      	ldrh	r3, [r4, #12]
 800b0e6:	6020      	str	r0, [r4, #0]
 800b0e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0ec:	81a3      	strh	r3, [r4, #12]
 800b0ee:	9b00      	ldr	r3, [sp, #0]
 800b0f0:	6163      	str	r3, [r4, #20]
 800b0f2:	9b01      	ldr	r3, [sp, #4]
 800b0f4:	6120      	str	r0, [r4, #16]
 800b0f6:	b15b      	cbz	r3, 800b110 <__smakebuf_r+0x70>
 800b0f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0fc:	4630      	mov	r0, r6
 800b0fe:	f000 f81d 	bl	800b13c <_isatty_r>
 800b102:	b128      	cbz	r0, 800b110 <__smakebuf_r+0x70>
 800b104:	89a3      	ldrh	r3, [r4, #12]
 800b106:	f023 0303 	bic.w	r3, r3, #3
 800b10a:	f043 0301 	orr.w	r3, r3, #1
 800b10e:	81a3      	strh	r3, [r4, #12]
 800b110:	89a3      	ldrh	r3, [r4, #12]
 800b112:	431d      	orrs	r5, r3
 800b114:	81a5      	strh	r5, [r4, #12]
 800b116:	e7cf      	b.n	800b0b8 <__smakebuf_r+0x18>

0800b118 <_fstat_r>:
 800b118:	b538      	push	{r3, r4, r5, lr}
 800b11a:	4d07      	ldr	r5, [pc, #28]	; (800b138 <_fstat_r+0x20>)
 800b11c:	2300      	movs	r3, #0
 800b11e:	4604      	mov	r4, r0
 800b120:	4608      	mov	r0, r1
 800b122:	4611      	mov	r1, r2
 800b124:	602b      	str	r3, [r5, #0]
 800b126:	f7f6 fdba 	bl	8001c9e <_fstat>
 800b12a:	1c43      	adds	r3, r0, #1
 800b12c:	d102      	bne.n	800b134 <_fstat_r+0x1c>
 800b12e:	682b      	ldr	r3, [r5, #0]
 800b130:	b103      	cbz	r3, 800b134 <_fstat_r+0x1c>
 800b132:	6023      	str	r3, [r4, #0]
 800b134:	bd38      	pop	{r3, r4, r5, pc}
 800b136:	bf00      	nop
 800b138:	20000a38 	.word	0x20000a38

0800b13c <_isatty_r>:
 800b13c:	b538      	push	{r3, r4, r5, lr}
 800b13e:	4d06      	ldr	r5, [pc, #24]	; (800b158 <_isatty_r+0x1c>)
 800b140:	2300      	movs	r3, #0
 800b142:	4604      	mov	r4, r0
 800b144:	4608      	mov	r0, r1
 800b146:	602b      	str	r3, [r5, #0]
 800b148:	f7f6 fdb9 	bl	8001cbe <_isatty>
 800b14c:	1c43      	adds	r3, r0, #1
 800b14e:	d102      	bne.n	800b156 <_isatty_r+0x1a>
 800b150:	682b      	ldr	r3, [r5, #0]
 800b152:	b103      	cbz	r3, 800b156 <_isatty_r+0x1a>
 800b154:	6023      	str	r3, [r4, #0]
 800b156:	bd38      	pop	{r3, r4, r5, pc}
 800b158:	20000a38 	.word	0x20000a38

0800b15c <_init>:
 800b15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b15e:	bf00      	nop
 800b160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b162:	bc08      	pop	{r3}
 800b164:	469e      	mov	lr, r3
 800b166:	4770      	bx	lr

0800b168 <_fini>:
 800b168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b16a:	bf00      	nop
 800b16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b16e:	bc08      	pop	{r3}
 800b170:	469e      	mov	lr, r3
 800b172:	4770      	bx	lr
