// Seed: 120531131
module module_0 (
    output uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3
);
  wire id_5;
  assign module_2.id_13 = 0;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    output supply1 id_5
    , id_9 = -1,
    input uwire id_6,
    output supply1 id_7
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_6 = 32'd32
) (
    output tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    input supply0 id_3,
    output wand id_4,
    output wire id_5,
    input tri _id_6,
    output wire id_7,
    input wire id_8,
    output wire id_9,
    input supply1 id_10,
    input wor id_11,
    output tri1 id_12,
    output wor id_13
);
  wire id_15;
  ;
  assign id_9 = -1'b0;
  always $signed(23);
  ;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_11
  );
  logic [7:0][1][1][id_6 : 1 'd0] id_16;
  ;
endmodule
