/*
 * Copyright (c) CompanyNameMagicTag 2022-2022. All rights reserved.
 * Description: ws73 rf reg interface and struct adaption
 * Date: 2022-11-12
*/

#ifndef __RF_REG_PLL_OFFSET_H__
#define __RF_REG_PLL_OFFSET_H__
#ifdef BUILD_UT
#include "wifi_ut_stub.h"
#endif
#ifndef BUILD_UT

#define HH503_RF_PLL_REG_BASE (0x40015E00)
#else
#define HH503_RF_PLL_REG_BASE (osal_u32)g_rf_w_pll_c0_reg_base_addr
#endif



#define HH503_RF_PLL_REG_BASE_0x4 (HH503_RF_PLL_REG_BASE + 0x4)
#define HH503_RF_PLL_REG_BASE_0x8 (HH503_RF_PLL_REG_BASE + 0x8)
#define HH503_RF_PLL_REG_BASE_0x8 (HH503_RF_PLL_REG_BASE + 0x8)
#define HH503_RF_PLL_REG_BASE_0xC (HH503_RF_PLL_REG_BASE + 0xC)
#define HH503_RF_PLL_REG_BASE_0x10 (HH503_RF_PLL_REG_BASE + 0x10)
#define HH503_RF_PLL_REG_BASE_0x14 (HH503_RF_PLL_REG_BASE + 0x14)
#define HH503_RF_PLL_REG_BASE_0x18 (HH503_RF_PLL_REG_BASE + 0x18)
#define HH503_RF_PLL_REG_BASE_0x1C (HH503_RF_PLL_REG_BASE + 0x1C)
#define HH503_RF_PLL_REG_BASE_0x20 (HH503_RF_PLL_REG_BASE + 0x20)
#define HH503_RF_PLL_REG_BASE_0x24 (HH503_RF_PLL_REG_BASE + 0x24)
#define HH503_RF_PLL_REG_BASE_0x28 (HH503_RF_PLL_REG_BASE + 0x28)
#define HH503_RF_PLL_REG_BASE_0x2C (HH503_RF_PLL_REG_BASE + 0x2C)
#define HH503_RF_PLL_REG_BASE_0x30 (HH503_RF_PLL_REG_BASE + 0x30)
#define HH503_RF_PLL_REG_BASE_0x34 (HH503_RF_PLL_REG_BASE + 0x34)
#define HH503_RF_PLL_REG_BASE_0x38 (HH503_RF_PLL_REG_BASE + 0x38)
#define HH503_RF_PLL_REG_BASE_0x3C (HH503_RF_PLL_REG_BASE + 0x3C)
#define HH503_RF_PLL_REG_BASE_0x40 (HH503_RF_PLL_REG_BASE + 0x40)
#define HH503_RF_PLL_REG_BASE_0x44 (HH503_RF_PLL_REG_BASE + 0x44)
#define HH503_RF_PLL_REG_BASE_0x48 (HH503_RF_PLL_REG_BASE + 0x48)
#define HH503_RF_PLL_REG_BASE_0x4C (HH503_RF_PLL_REG_BASE + 0x4C)
#define HH503_RF_PLL_REG_BASE_0x50 (HH503_RF_PLL_REG_BASE + 0x50)
#define HH503_RF_PLL_REG_BASE_0x54 (HH503_RF_PLL_REG_BASE + 0x54)
#define HH503_RF_PLL_REG_BASE_0x58 (HH503_RF_PLL_REG_BASE + 0x58)
#define HH503_RF_PLL_REG_BASE_0x5C (HH503_RF_PLL_REG_BASE + 0x5C)
#define HH503_RF_PLL_REG_BASE_0x60 (HH503_RF_PLL_REG_BASE + 0x60)
#define HH503_RF_PLL_REG_BASE_0x64 (HH503_RF_PLL_REG_BASE + 0x64)
#define HH503_RF_PLL_REG_BASE_0x68 (HH503_RF_PLL_REG_BASE + 0x68)
#define HH503_RF_PLL_REG_BASE_0x6C (HH503_RF_PLL_REG_BASE + 0x6C)
#define HH503_RF_PLL_REG_BASE_0x70 (HH503_RF_PLL_REG_BASE + 0x70)
#define HH503_RF_PLL_REG_BASE_0x74 (HH503_RF_PLL_REG_BASE + 0x74)
#define HH503_RF_PLL_REG_BASE_0x78 (HH503_RF_PLL_REG_BASE + 0x78)
#define HH503_RF_PLL_REG_BASE_0x7C (HH503_RF_PLL_REG_BASE + 0x7C)
#define HH503_RF_PLL_REG_BASE_0x80 (HH503_RF_PLL_REG_BASE + 0x80)
#define HH503_RF_PLL_REG_BASE_0x84 (HH503_RF_PLL_REG_BASE + 0x84)
#define HH503_RF_PLL_REG_BASE_0x88 (HH503_RF_PLL_REG_BASE + 0x88)
#define HH503_RF_PLL_REG_BASE_0x8C (HH503_RF_PLL_REG_BASE + 0x8C)
#define HH503_RF_PLL_REG_BASE_0x90 (HH503_RF_PLL_REG_BASE + 0x90)
#define HH503_RF_PLL_REG_BASE_0x94 (HH503_RF_PLL_REG_BASE + 0x94)
#define HH503_RF_PLL_REG_BASE_0x98 (HH503_RF_PLL_REG_BASE + 0x98)
#define HH503_RF_PLL_REG_BASE_0x9C (HH503_RF_PLL_REG_BASE + 0x9C)
#define HH503_RF_PLL_REG_BASE_0xA0 (HH503_RF_PLL_REG_BASE + 0xA0)
#define HH503_RF_PLL_REG_BASE_0xA4 (HH503_RF_PLL_REG_BASE + 0xA4)
#define HH503_RF_PLL_REG_BASE_0xA8 (HH503_RF_PLL_REG_BASE + 0xA8)
#define HH503_RF_PLL_REG_BASE_0xAC (HH503_RF_PLL_REG_BASE + 0xAC)
#define HH503_RF_PLL_REG_BASE_0xB0 (HH503_RF_PLL_REG_BASE + 0xB0)
#define HH503_RF_PLL_REG_BASE_0xB4 (HH503_RF_PLL_REG_BASE + 0xB4)
#define HH503_RF_PLL_REG_BASE_0xB8 (HH503_RF_PLL_REG_BASE + 0xB8)
#define HH503_RF_PLL_REG_BASE_0xBC (HH503_RF_PLL_REG_BASE + 0xBC)
#define HH503_RF_PLL_REG_BASE_0xC0 (HH503_RF_PLL_REG_BASE + 0xC0)
#define HH503_RF_PLL_REG_BASE_0xC4 (HH503_RF_PLL_REG_BASE + 0xC4)
#define HH503_RF_PLL_REG_BASE_0xC8 (HH503_RF_PLL_REG_BASE + 0xC8)
#define HH503_RF_PLL_REG_BASE_0xCC (HH503_RF_PLL_REG_BASE + 0xCC)
#define HH503_RF_PLL_REG_BASE_0xD0 (HH503_RF_PLL_REG_BASE + 0xD0)
#define HH503_RF_PLL_REG_BASE_0xD4 (HH503_RF_PLL_REG_BASE + 0xD4)
#define HH503_RF_PLL_REG_BASE_0xD8 (HH503_RF_PLL_REG_BASE + 0xD8)
#define HH503_RF_PLL_REG_BASE_0xDC (HH503_RF_PLL_REG_BASE + 0xDC)
#define HH503_RF_PLL_REG_BASE_0xE0 (HH503_RF_PLL_REG_BASE + 0xE0)
#define HH503_RF_PLL_REG_BASE_0xE4 (HH503_RF_PLL_REG_BASE + 0xE4)
#define HH503_RF_PLL_REG_BASE_0xE8 (HH503_RF_PLL_REG_BASE + 0xE8)
#define HH503_RF_PLL_REG_BASE_0xEC (HH503_RF_PLL_REG_BASE + 0xEC)
#endif 
