
AudioTest2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055b4  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08005760  08005760  00015760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005800  08005800  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005800  08005800  00015800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005808  08005808  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005808  08005808  00015808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800580c  0800580c  0001580c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005810  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a300  20000070  08005880  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a370  08005880  0002a370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013c2e  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e82  00000000  00000000  00033cce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e00  00000000  00000000  00036b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cd8  00000000  00000000  00037950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025592  00000000  00000000  00038628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012183  00000000  00000000  0005dbba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8048  00000000  00000000  0006fd3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00147d85  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f7c  00000000  00000000  00147dd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000070 	.word	0x20000070
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08005748 	.word	0x08005748

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000074 	.word	0x20000074
 80001e8:	08005748 	.word	0x08005748

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96e 	b.w	80004e0 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	468c      	mov	ip, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	f040 8083 	bne.w	8000332 <__udivmoddi4+0x116>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d947      	bls.n	80002c2 <__udivmoddi4+0xa6>
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	b142      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000238:	f1c2 0020 	rsb	r0, r2, #32
 800023c:	fa24 f000 	lsr.w	r0, r4, r0
 8000240:	4091      	lsls	r1, r2
 8000242:	4097      	lsls	r7, r2
 8000244:	ea40 0c01 	orr.w	ip, r0, r1
 8000248:	4094      	lsls	r4, r2
 800024a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800024e:	0c23      	lsrs	r3, r4, #16
 8000250:	fbbc f6f8 	udiv	r6, ip, r8
 8000254:	fa1f fe87 	uxth.w	lr, r7
 8000258:	fb08 c116 	mls	r1, r8, r6, ip
 800025c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000260:	fb06 f10e 	mul.w	r1, r6, lr
 8000264:	4299      	cmp	r1, r3
 8000266:	d909      	bls.n	800027c <__udivmoddi4+0x60>
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	f106 30ff 	add.w	r0, r6, #4294967295
 800026e:	f080 8119 	bcs.w	80004a4 <__udivmoddi4+0x288>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 8116 	bls.w	80004a4 <__udivmoddi4+0x288>
 8000278:	3e02      	subs	r6, #2
 800027a:	443b      	add	r3, r7
 800027c:	1a5b      	subs	r3, r3, r1
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb3 f0f8 	udiv	r0, r3, r8
 8000284:	fb08 3310 	mls	r3, r8, r0, r3
 8000288:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800028c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000290:	45a6      	cmp	lr, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x8c>
 8000294:	193c      	adds	r4, r7, r4
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295
 800029a:	f080 8105 	bcs.w	80004a8 <__udivmoddi4+0x28c>
 800029e:	45a6      	cmp	lr, r4
 80002a0:	f240 8102 	bls.w	80004a8 <__udivmoddi4+0x28c>
 80002a4:	3802      	subs	r0, #2
 80002a6:	443c      	add	r4, r7
 80002a8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ac:	eba4 040e 	sub.w	r4, r4, lr
 80002b0:	2600      	movs	r6, #0
 80002b2:	b11d      	cbz	r5, 80002bc <__udivmoddi4+0xa0>
 80002b4:	40d4      	lsrs	r4, r2
 80002b6:	2300      	movs	r3, #0
 80002b8:	e9c5 4300 	strd	r4, r3, [r5]
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	b902      	cbnz	r2, 80002c6 <__udivmoddi4+0xaa>
 80002c4:	deff      	udf	#255	; 0xff
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	2a00      	cmp	r2, #0
 80002cc:	d150      	bne.n	8000370 <__udivmoddi4+0x154>
 80002ce:	1bcb      	subs	r3, r1, r7
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f f887 	uxth.w	r8, r7
 80002d8:	2601      	movs	r6, #1
 80002da:	fbb3 fcfe 	udiv	ip, r3, lr
 80002de:	0c21      	lsrs	r1, r4, #16
 80002e0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002e8:	fb08 f30c 	mul.w	r3, r8, ip
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d907      	bls.n	8000300 <__udivmoddi4+0xe4>
 80002f0:	1879      	adds	r1, r7, r1
 80002f2:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002f6:	d202      	bcs.n	80002fe <__udivmoddi4+0xe2>
 80002f8:	428b      	cmp	r3, r1
 80002fa:	f200 80e9 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 80002fe:	4684      	mov	ip, r0
 8000300:	1ac9      	subs	r1, r1, r3
 8000302:	b2a3      	uxth	r3, r4
 8000304:	fbb1 f0fe 	udiv	r0, r1, lr
 8000308:	fb0e 1110 	mls	r1, lr, r0, r1
 800030c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000310:	fb08 f800 	mul.w	r8, r8, r0
 8000314:	45a0      	cmp	r8, r4
 8000316:	d907      	bls.n	8000328 <__udivmoddi4+0x10c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x10a>
 8000320:	45a0      	cmp	r8, r4
 8000322:	f200 80d9 	bhi.w	80004d8 <__udivmoddi4+0x2bc>
 8000326:	4618      	mov	r0, r3
 8000328:	eba4 0408 	sub.w	r4, r4, r8
 800032c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000330:	e7bf      	b.n	80002b2 <__udivmoddi4+0x96>
 8000332:	428b      	cmp	r3, r1
 8000334:	d909      	bls.n	800034a <__udivmoddi4+0x12e>
 8000336:	2d00      	cmp	r5, #0
 8000338:	f000 80b1 	beq.w	800049e <__udivmoddi4+0x282>
 800033c:	2600      	movs	r6, #0
 800033e:	e9c5 0100 	strd	r0, r1, [r5]
 8000342:	4630      	mov	r0, r6
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	fab3 f683 	clz	r6, r3
 800034e:	2e00      	cmp	r6, #0
 8000350:	d14a      	bne.n	80003e8 <__udivmoddi4+0x1cc>
 8000352:	428b      	cmp	r3, r1
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0x140>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 80b8 	bhi.w	80004cc <__udivmoddi4+0x2b0>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb61 0103 	sbc.w	r1, r1, r3
 8000362:	2001      	movs	r0, #1
 8000364:	468c      	mov	ip, r1
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0a8      	beq.n	80002bc <__udivmoddi4+0xa0>
 800036a:	e9c5 4c00 	strd	r4, ip, [r5]
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0xa0>
 8000370:	f1c2 0320 	rsb	r3, r2, #32
 8000374:	fa20 f603 	lsr.w	r6, r0, r3
 8000378:	4097      	lsls	r7, r2
 800037a:	fa01 f002 	lsl.w	r0, r1, r2
 800037e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000382:	40d9      	lsrs	r1, r3
 8000384:	4330      	orrs	r0, r6
 8000386:	0c03      	lsrs	r3, r0, #16
 8000388:	fbb1 f6fe 	udiv	r6, r1, lr
 800038c:	fa1f f887 	uxth.w	r8, r7
 8000390:	fb0e 1116 	mls	r1, lr, r6, r1
 8000394:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000398:	fb06 f108 	mul.w	r1, r6, r8
 800039c:	4299      	cmp	r1, r3
 800039e:	fa04 f402 	lsl.w	r4, r4, r2
 80003a2:	d909      	bls.n	80003b8 <__udivmoddi4+0x19c>
 80003a4:	18fb      	adds	r3, r7, r3
 80003a6:	f106 3cff 	add.w	ip, r6, #4294967295
 80003aa:	f080 808d 	bcs.w	80004c8 <__udivmoddi4+0x2ac>
 80003ae:	4299      	cmp	r1, r3
 80003b0:	f240 808a 	bls.w	80004c8 <__udivmoddi4+0x2ac>
 80003b4:	3e02      	subs	r6, #2
 80003b6:	443b      	add	r3, r7
 80003b8:	1a5b      	subs	r3, r3, r1
 80003ba:	b281      	uxth	r1, r0
 80003bc:	fbb3 f0fe 	udiv	r0, r3, lr
 80003c0:	fb0e 3310 	mls	r3, lr, r0, r3
 80003c4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003c8:	fb00 f308 	mul.w	r3, r0, r8
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d907      	bls.n	80003e0 <__udivmoddi4+0x1c4>
 80003d0:	1879      	adds	r1, r7, r1
 80003d2:	f100 3cff 	add.w	ip, r0, #4294967295
 80003d6:	d273      	bcs.n	80004c0 <__udivmoddi4+0x2a4>
 80003d8:	428b      	cmp	r3, r1
 80003da:	d971      	bls.n	80004c0 <__udivmoddi4+0x2a4>
 80003dc:	3802      	subs	r0, #2
 80003de:	4439      	add	r1, r7
 80003e0:	1acb      	subs	r3, r1, r3
 80003e2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003e6:	e778      	b.n	80002da <__udivmoddi4+0xbe>
 80003e8:	f1c6 0c20 	rsb	ip, r6, #32
 80003ec:	fa03 f406 	lsl.w	r4, r3, r6
 80003f0:	fa22 f30c 	lsr.w	r3, r2, ip
 80003f4:	431c      	orrs	r4, r3
 80003f6:	fa20 f70c 	lsr.w	r7, r0, ip
 80003fa:	fa01 f306 	lsl.w	r3, r1, r6
 80003fe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000402:	fa21 f10c 	lsr.w	r1, r1, ip
 8000406:	431f      	orrs	r7, r3
 8000408:	0c3b      	lsrs	r3, r7, #16
 800040a:	fbb1 f9fe 	udiv	r9, r1, lr
 800040e:	fa1f f884 	uxth.w	r8, r4
 8000412:	fb0e 1119 	mls	r1, lr, r9, r1
 8000416:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800041a:	fb09 fa08 	mul.w	sl, r9, r8
 800041e:	458a      	cmp	sl, r1
 8000420:	fa02 f206 	lsl.w	r2, r2, r6
 8000424:	fa00 f306 	lsl.w	r3, r0, r6
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x220>
 800042a:	1861      	adds	r1, r4, r1
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d248      	bcs.n	80004c4 <__udivmoddi4+0x2a8>
 8000432:	458a      	cmp	sl, r1
 8000434:	d946      	bls.n	80004c4 <__udivmoddi4+0x2a8>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	4421      	add	r1, r4
 800043c:	eba1 010a 	sub.w	r1, r1, sl
 8000440:	b2bf      	uxth	r7, r7
 8000442:	fbb1 f0fe 	udiv	r0, r1, lr
 8000446:	fb0e 1110 	mls	r1, lr, r0, r1
 800044a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45b8      	cmp	r8, r7
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x24a>
 8000456:	19e7      	adds	r7, r4, r7
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d22e      	bcs.n	80004bc <__udivmoddi4+0x2a0>
 800045e:	45b8      	cmp	r8, r7
 8000460:	d92c      	bls.n	80004bc <__udivmoddi4+0x2a0>
 8000462:	3802      	subs	r0, #2
 8000464:	4427      	add	r7, r4
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba7 0708 	sub.w	r7, r7, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454f      	cmp	r7, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	4649      	mov	r1, r9
 8000478:	d31a      	bcc.n	80004b0 <__udivmoddi4+0x294>
 800047a:	d017      	beq.n	80004ac <__udivmoddi4+0x290>
 800047c:	b15d      	cbz	r5, 8000496 <__udivmoddi4+0x27a>
 800047e:	ebb3 020e 	subs.w	r2, r3, lr
 8000482:	eb67 0701 	sbc.w	r7, r7, r1
 8000486:	fa07 fc0c 	lsl.w	ip, r7, ip
 800048a:	40f2      	lsrs	r2, r6
 800048c:	ea4c 0202 	orr.w	r2, ip, r2
 8000490:	40f7      	lsrs	r7, r6
 8000492:	e9c5 2700 	strd	r2, r7, [r5]
 8000496:	2600      	movs	r6, #0
 8000498:	4631      	mov	r1, r6
 800049a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049e:	462e      	mov	r6, r5
 80004a0:	4628      	mov	r0, r5
 80004a2:	e70b      	b.n	80002bc <__udivmoddi4+0xa0>
 80004a4:	4606      	mov	r6, r0
 80004a6:	e6e9      	b.n	800027c <__udivmoddi4+0x60>
 80004a8:	4618      	mov	r0, r3
 80004aa:	e6fd      	b.n	80002a8 <__udivmoddi4+0x8c>
 80004ac:	4543      	cmp	r3, r8
 80004ae:	d2e5      	bcs.n	800047c <__udivmoddi4+0x260>
 80004b0:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b4:	eb69 0104 	sbc.w	r1, r9, r4
 80004b8:	3801      	subs	r0, #1
 80004ba:	e7df      	b.n	800047c <__udivmoddi4+0x260>
 80004bc:	4608      	mov	r0, r1
 80004be:	e7d2      	b.n	8000466 <__udivmoddi4+0x24a>
 80004c0:	4660      	mov	r0, ip
 80004c2:	e78d      	b.n	80003e0 <__udivmoddi4+0x1c4>
 80004c4:	4681      	mov	r9, r0
 80004c6:	e7b9      	b.n	800043c <__udivmoddi4+0x220>
 80004c8:	4666      	mov	r6, ip
 80004ca:	e775      	b.n	80003b8 <__udivmoddi4+0x19c>
 80004cc:	4630      	mov	r0, r6
 80004ce:	e74a      	b.n	8000366 <__udivmoddi4+0x14a>
 80004d0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d4:	4439      	add	r1, r7
 80004d6:	e713      	b.n	8000300 <__udivmoddi4+0xe4>
 80004d8:	3802      	subs	r0, #2
 80004da:	443c      	add	r4, r7
 80004dc:	e724      	b.n	8000328 <__udivmoddi4+0x10c>
 80004de:	bf00      	nop

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <fifo_init>:

#include "fifo_buff.h"


//This initializes the FIFO structure with the given buffer and size
void fifo_init(fifo_t * f, int * buf, int size){
 80004e4:	b480      	push	{r7}
 80004e6:	b085      	sub	sp, #20
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	60f8      	str	r0, [r7, #12]
 80004ec:	60b9      	str	r1, [r7, #8]
 80004ee:	607a      	str	r2, [r7, #4]
     f->head = 0;
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	2200      	movs	r2, #0
 80004f4:	605a      	str	r2, [r3, #4]
     f->tail = 0;
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	2200      	movs	r2, #0
 80004fa:	609a      	str	r2, [r3, #8]
     f->size = size;
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	687a      	ldr	r2, [r7, #4]
 8000500:	60da      	str	r2, [r3, #12]
     f->buf = buf;
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	68ba      	ldr	r2, [r7, #8]
 8000506:	601a      	str	r2, [r3, #0]
}
 8000508:	bf00      	nop
 800050a:	3714      	adds	r7, #20
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr

08000514 <fifo_read>:

//This reads nbytes bytes from the FIFO
//The number of bytes read is returned
int fifo_read(fifo_t * f, void * buf, int nbytes){
 8000514:	b480      	push	{r7}
 8000516:	b087      	sub	sp, #28
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
     int i;
     int * p;
     p = buf;
 8000520:	68bb      	ldr	r3, [r7, #8]
 8000522:	613b      	str	r3, [r7, #16]
     for(i=0; i < nbytes; i++){
 8000524:	2300      	movs	r3, #0
 8000526:	617b      	str	r3, [r7, #20]
 8000528:	e024      	b.n	8000574 <fifo_read+0x60>
          if( f->tail != f->head ){ //see if any data is available
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	689a      	ldr	r2, [r3, #8]
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	685b      	ldr	r3, [r3, #4]
 8000532:	429a      	cmp	r2, r3
 8000534:	d019      	beq.n	800056a <fifo_read+0x56>
               *p++ = f->buf[f->tail];  //grab a byte from the buffer
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	681a      	ldr	r2, [r3, #0]
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	689b      	ldr	r3, [r3, #8]
 800053e:	009b      	lsls	r3, r3, #2
 8000540:	441a      	add	r2, r3
 8000542:	693b      	ldr	r3, [r7, #16]
 8000544:	1d19      	adds	r1, r3, #4
 8000546:	6139      	str	r1, [r7, #16]
 8000548:	6812      	ldr	r2, [r2, #0]
 800054a:	601a      	str	r2, [r3, #0]
               f->tail++;  //increment the tail
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	689b      	ldr	r3, [r3, #8]
 8000550:	1c5a      	adds	r2, r3, #1
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	609a      	str	r2, [r3, #8]
               if( f->tail == f->size ){  //check for wrap-around
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	689a      	ldr	r2, [r3, #8]
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	68db      	ldr	r3, [r3, #12]
 800055e:	429a      	cmp	r2, r3
 8000560:	d105      	bne.n	800056e <fifo_read+0x5a>
                    f->tail = 0;
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	2200      	movs	r2, #0
 8000566:	609a      	str	r2, [r3, #8]
 8000568:	e001      	b.n	800056e <fifo_read+0x5a>
               }
          } else {
               return i; //number of bytes read
 800056a:	697b      	ldr	r3, [r7, #20]
 800056c:	e007      	b.n	800057e <fifo_read+0x6a>
     for(i=0; i < nbytes; i++){
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	3301      	adds	r3, #1
 8000572:	617b      	str	r3, [r7, #20]
 8000574:	697a      	ldr	r2, [r7, #20]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	429a      	cmp	r2, r3
 800057a:	dbd6      	blt.n	800052a <fifo_read+0x16>
          }
     }
     return nbytes;
 800057c:	687b      	ldr	r3, [r7, #4]
}
 800057e:	4618      	mov	r0, r3
 8000580:	371c      	adds	r7, #28
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr

0800058a <fifo_write>:

//This writes up to nbytes bytes to the FIFO
//If the head runs in to the tail, not all bytes are written
//The number of bytes written is returned
int fifo_write(fifo_t * f, const void * buf, int nbytes){
 800058a:	b480      	push	{r7}
 800058c:	b087      	sub	sp, #28
 800058e:	af00      	add	r7, sp, #0
 8000590:	60f8      	str	r0, [r7, #12]
 8000592:	60b9      	str	r1, [r7, #8]
 8000594:	607a      	str	r2, [r7, #4]
     int i;
     const int* p;
     p = buf;
 8000596:	68bb      	ldr	r3, [r7, #8]
 8000598:	613b      	str	r3, [r7, #16]
     for(i=0; i < nbytes; i++){
 800059a:	2300      	movs	r3, #0
 800059c:	617b      	str	r3, [r7, #20]
 800059e:	e02f      	b.n	8000600 <fifo_write+0x76>
           //first check to see if there is space in the buffer
           if( (f->head + 1 == f->tail) ||
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	685b      	ldr	r3, [r3, #4]
 80005a4:	1c5a      	adds	r2, r3, #1
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	689b      	ldr	r3, [r3, #8]
 80005aa:	429a      	cmp	r2, r3
 80005ac:	d00a      	beq.n	80005c4 <fifo_write+0x3a>
                ( (f->head + 1 == f->size) && (f->tail == 0) ))
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	685b      	ldr	r3, [r3, #4]
 80005b2:	1c5a      	adds	r2, r3, #1
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	68db      	ldr	r3, [r3, #12]
           if( (f->head + 1 == f->tail) ||
 80005b8:	429a      	cmp	r2, r3
 80005ba:	d105      	bne.n	80005c8 <fifo_write+0x3e>
                ( (f->head + 1 == f->size) && (f->tail == 0) ))
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	689b      	ldr	r3, [r3, #8]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d101      	bne.n	80005c8 <fifo_write+0x3e>
					 {
                 return i; //no more room
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	e020      	b.n	800060a <fifo_write+0x80>
           } else {
               f->buf[f->head] = *p++;
 80005c8:	693b      	ldr	r3, [r7, #16]
 80005ca:	1d1a      	adds	r2, r3, #4
 80005cc:	613a      	str	r2, [r7, #16]
 80005ce:	68fa      	ldr	r2, [r7, #12]
 80005d0:	6811      	ldr	r1, [r2, #0]
 80005d2:	68fa      	ldr	r2, [r7, #12]
 80005d4:	6852      	ldr	r2, [r2, #4]
 80005d6:	0092      	lsls	r2, r2, #2
 80005d8:	440a      	add	r2, r1
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	6013      	str	r3, [r2, #0]
               f->head++;  //increment the head
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	685b      	ldr	r3, [r3, #4]
 80005e2:	1c5a      	adds	r2, r3, #1
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	605a      	str	r2, [r3, #4]
               if( f->head == f->size ){  //check for wrap-around
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	685a      	ldr	r2, [r3, #4]
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d102      	bne.n	80005fa <fifo_write+0x70>
                    f->head = 0;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	2200      	movs	r2, #0
 80005f8:	605a      	str	r2, [r3, #4]
     for(i=0; i < nbytes; i++){
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	3301      	adds	r3, #1
 80005fe:	617b      	str	r3, [r7, #20]
 8000600:	697a      	ldr	r2, [r7, #20]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	429a      	cmp	r2, r3
 8000606:	dbcb      	blt.n	80005a0 <fifo_write+0x16>
               }
           }
     }
     return nbytes;
 8000608:	687b      	ldr	r3, [r7, #4]
}
 800060a:	4618      	mov	r0, r3
 800060c:	371c      	adds	r7, #28
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
	...

08000618 <_write>:
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */


#ifdef __GNUC__
int _write(int fd, const void *buf, size_t count){
 8000618:	b580      	push	{r7, lr}
 800061a:	b086      	sub	sp, #24
 800061c:	af00      	add	r7, sp, #0
 800061e:	60f8      	str	r0, [r7, #12]
 8000620:	60b9      	str	r1, [r7, #8]
 8000622:	607a      	str	r2, [r7, #4]
	UNUSED(fd);
	uint8_t * src = (uint8_t *)buf;
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	617b      	str	r3, [r7, #20]
	if(HAL_UART_Transmit_DMA(&huart3, src, count) != HAL_OK)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	b29b      	uxth	r3, r3
 800062c:	461a      	mov	r2, r3
 800062e:	6979      	ldr	r1, [r7, #20]
 8000630:	4806      	ldr	r0, [pc, #24]	; (800064c <_write+0x34>)
 8000632:	f003 fd1d 	bl	8004070 <HAL_UART_Transmit_DMA>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <_write+0x28>
	{
	    Error_Handler();
 800063c:	f000 fb72 	bl	8000d24 <Error_Handler>
	}

	return count;
 8000640:	687b      	ldr	r3, [r7, #4]
}
 8000642:	4618      	mov	r0, r3
 8000644:	3718      	adds	r7, #24
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	20009d50 	.word	0x20009d50

08000650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000654:	f000 fef8 	bl	8001448 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000658:	f000 f848 	bl	80006ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065c:	f000 f998 	bl	8000990 <MX_GPIO_Init>
  MX_DMA_Init();
 8000660:	f000 f95e 	bl	8000920 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000664:	f000 f904 	bl	8000870 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000668:	f000 f92c 	bl	80008c4 <MX_USB_OTG_FS_PCD_Init>
  MX_CRC_Init();
 800066c:	f000 f8a8 	bl	80007c0 <MX_CRC_Init>
  MX_RNG_Init();
 8000670:	f000 f8ea 	bl	8000848 <MX_RNG_Init>
  MX_I2S3_Init();
 8000674:	f000 f8b8 	bl	80007e8 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */

  printf("DUVITECH Copyright 2021\r\n");
 8000678:	4814      	ldr	r0, [pc, #80]	; (80006cc <main+0x7c>)
 800067a:	f004 fc0d 	bl	8004e98 <puts>

  // initialize buffers
  dac_enable = false;
 800067e:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <main+0x80>)
 8000680:	2200      	movs	r2, #0
 8000682:	701a      	strb	r2, [r3, #0]
  fifo_init(&audioFifo, audio_buffer, BUFF_SIZE);
 8000684:	f242 7210 	movw	r2, #10000	; 0x2710
 8000688:	4912      	ldr	r1, [pc, #72]	; (80006d4 <main+0x84>)
 800068a:	4813      	ldr	r0, [pc, #76]	; (80006d8 <main+0x88>)
 800068c:	f7ff ff2a 	bl	80004e4 <fifo_init>

  // establish dma connection
  HAL_I2SEx_TransmitReceive_DMA(&hi2s3, tx_buf, rx_buf, 4);
 8000690:	2304      	movs	r3, #4
 8000692:	4a12      	ldr	r2, [pc, #72]	; (80006dc <main+0x8c>)
 8000694:	4912      	ldr	r1, [pc, #72]	; (80006e0 <main+0x90>)
 8000696:	4813      	ldr	r0, [pc, #76]	; (80006e4 <main+0x94>)
 8000698:	f002 f830 	bl	80026fc <HAL_I2SEx_TransmitReceive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800069c:	2101      	movs	r1, #1
 800069e:	4812      	ldr	r0, [pc, #72]	; (80006e8 <main+0x98>)
 80006a0:	f001 fdcb 	bl	800223a <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 80006a4:	20c8      	movs	r0, #200	; 0xc8
 80006a6:	f000 ff41 	bl	800152c <HAL_Delay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80006aa:	2180      	movs	r1, #128	; 0x80
 80006ac:	480e      	ldr	r0, [pc, #56]	; (80006e8 <main+0x98>)
 80006ae:	f001 fdc4 	bl	800223a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80006b2:	2101      	movs	r1, #1
 80006b4:	480c      	ldr	r0, [pc, #48]	; (80006e8 <main+0x98>)
 80006b6:	f001 fdc0 	bl	800223a <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 80006ba:	20c8      	movs	r0, #200	; 0xc8
 80006bc:	f000 ff36 	bl	800152c <HAL_Delay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	4809      	ldr	r0, [pc, #36]	; (80006e8 <main+0x98>)
 80006c4:	f001 fdb9 	bl	800223a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80006c8:	e7e8      	b.n	800069c <main+0x4c>
 80006ca:	bf00      	nop
 80006cc:	08005760 	.word	0x08005760
 80006d0:	2000008c 	.word	0x2000008c
 80006d4:	20000094 	.word	0x20000094
 80006d8:	20009ce0 	.word	0x20009ce0
 80006dc:	2000a284 	.word	0x2000a284
 80006e0:	2000a2a4 	.word	0x2000a2a4
 80006e4:	2000a314 	.word	0x2000a314
 80006e8:	40020400 	.word	0x40020400

080006ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b094      	sub	sp, #80	; 0x50
 80006f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f2:	f107 0320 	add.w	r3, r7, #32
 80006f6:	2230      	movs	r2, #48	; 0x30
 80006f8:	2100      	movs	r1, #0
 80006fa:	4618      	mov	r0, r3
 80006fc:	f004 fb56 	bl	8004dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000700:	f107 030c 	add.w	r3, r7, #12
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
 8000708:	605a      	str	r2, [r3, #4]
 800070a:	609a      	str	r2, [r3, #8]
 800070c:	60da      	str	r2, [r3, #12]
 800070e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000710:	2300      	movs	r3, #0
 8000712:	60bb      	str	r3, [r7, #8]
 8000714:	4b28      	ldr	r3, [pc, #160]	; (80007b8 <SystemClock_Config+0xcc>)
 8000716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000718:	4a27      	ldr	r2, [pc, #156]	; (80007b8 <SystemClock_Config+0xcc>)
 800071a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800071e:	6413      	str	r3, [r2, #64]	; 0x40
 8000720:	4b25      	ldr	r3, [pc, #148]	; (80007b8 <SystemClock_Config+0xcc>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000724:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000728:	60bb      	str	r3, [r7, #8]
 800072a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800072c:	2300      	movs	r3, #0
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	4b22      	ldr	r3, [pc, #136]	; (80007bc <SystemClock_Config+0xd0>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a21      	ldr	r2, [pc, #132]	; (80007bc <SystemClock_Config+0xd0>)
 8000736:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800073a:	6013      	str	r3, [r2, #0]
 800073c:	4b1f      	ldr	r3, [pc, #124]	; (80007bc <SystemClock_Config+0xd0>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000748:	2301      	movs	r3, #1
 800074a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800074c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000750:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000752:	2302      	movs	r3, #2
 8000754:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000756:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800075a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800075c:	2304      	movs	r3, #4
 800075e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000760:	23a8      	movs	r3, #168	; 0xa8
 8000762:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000764:	2302      	movs	r3, #2
 8000766:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000768:	2307      	movs	r3, #7
 800076a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800076c:	f107 0320 	add.w	r3, r7, #32
 8000770:	4618      	mov	r0, r3
 8000772:	f002 fd75 	bl	8003260 <HAL_RCC_OscConfig>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800077c:	f000 fad2 	bl	8000d24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000780:	230f      	movs	r3, #15
 8000782:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000784:	2302      	movs	r3, #2
 8000786:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000788:	2300      	movs	r3, #0
 800078a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800078c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000790:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000792:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000796:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	2105      	movs	r1, #5
 800079e:	4618      	mov	r0, r3
 80007a0:	f002 ffd6 	bl	8003750 <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007aa:	f000 fabb 	bl	8000d24 <Error_Handler>
  }
}
 80007ae:	bf00      	nop
 80007b0:	3750      	adds	r7, #80	; 0x50
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800
 80007bc:	40007000 	.word	0x40007000

080007c0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80007c4:	4b06      	ldr	r3, [pc, #24]	; (80007e0 <MX_CRC_Init+0x20>)
 80007c6:	4a07      	ldr	r2, [pc, #28]	; (80007e4 <MX_CRC_Init+0x24>)
 80007c8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80007ca:	4805      	ldr	r0, [pc, #20]	; (80007e0 <MX_CRC_Init+0x20>)
 80007cc:	f000 ffe3 	bl	8001796 <HAL_CRC_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80007d6:	f000 faa5 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	2000a19c 	.word	0x2000a19c
 80007e4:	40023000 	.word	0x40023000

080007e8 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80007ec:	4b13      	ldr	r3, [pc, #76]	; (800083c <MX_I2S3_Init+0x54>)
 80007ee:	4a14      	ldr	r2, [pc, #80]	; (8000840 <MX_I2S3_Init+0x58>)
 80007f0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80007f2:	4b12      	ldr	r3, [pc, #72]	; (800083c <MX_I2S3_Init+0x54>)
 80007f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007f8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80007fa:	4b10      	ldr	r3, [pc, #64]	; (800083c <MX_I2S3_Init+0x54>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000800:	4b0e      	ldr	r3, [pc, #56]	; (800083c <MX_I2S3_Init+0x54>)
 8000802:	2203      	movs	r2, #3
 8000804:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000806:	4b0d      	ldr	r3, [pc, #52]	; (800083c <MX_I2S3_Init+0x54>)
 8000808:	f44f 7200 	mov.w	r2, #512	; 0x200
 800080c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800080e:	4b0b      	ldr	r3, [pc, #44]	; (800083c <MX_I2S3_Init+0x54>)
 8000810:	4a0c      	ldr	r2, [pc, #48]	; (8000844 <MX_I2S3_Init+0x5c>)
 8000812:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000814:	4b09      	ldr	r3, [pc, #36]	; (800083c <MX_I2S3_Init+0x54>)
 8000816:	2200      	movs	r2, #0
 8000818:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800081a:	4b08      	ldr	r3, [pc, #32]	; (800083c <MX_I2S3_Init+0x54>)
 800081c:	2200      	movs	r2, #0
 800081e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000820:	4b06      	ldr	r3, [pc, #24]	; (800083c <MX_I2S3_Init+0x54>)
 8000822:	2201      	movs	r2, #1
 8000824:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000826:	4805      	ldr	r0, [pc, #20]	; (800083c <MX_I2S3_Init+0x54>)
 8000828:	f001 fd22 	bl	8002270 <HAL_I2S_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000832:	f000 fa77 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	2000a314 	.word	0x2000a314
 8000840:	40003c00 	.word	0x40003c00
 8000844:	00017700 	.word	0x00017700

08000848 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800084c:	4b06      	ldr	r3, [pc, #24]	; (8000868 <MX_RNG_Init+0x20>)
 800084e:	4a07      	ldr	r2, [pc, #28]	; (800086c <MX_RNG_Init+0x24>)
 8000850:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000852:	4805      	ldr	r0, [pc, #20]	; (8000868 <MX_RNG_Init+0x20>)
 8000854:	f003 fb94 	bl	8003f80 <HAL_RNG_Init>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800085e:	f000 fa61 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	2000a294 	.word	0x2000a294
 800086c:	50060800 	.word	0x50060800

08000870 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000874:	4b11      	ldr	r3, [pc, #68]	; (80008bc <MX_USART3_UART_Init+0x4c>)
 8000876:	4a12      	ldr	r2, [pc, #72]	; (80008c0 <MX_USART3_UART_Init+0x50>)
 8000878:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800087a:	4b10      	ldr	r3, [pc, #64]	; (80008bc <MX_USART3_UART_Init+0x4c>)
 800087c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000880:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000882:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <MX_USART3_UART_Init+0x4c>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000888:	4b0c      	ldr	r3, [pc, #48]	; (80008bc <MX_USART3_UART_Init+0x4c>)
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800088e:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <MX_USART3_UART_Init+0x4c>)
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000894:	4b09      	ldr	r3, [pc, #36]	; (80008bc <MX_USART3_UART_Init+0x4c>)
 8000896:	220c      	movs	r2, #12
 8000898:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089a:	4b08      	ldr	r3, [pc, #32]	; (80008bc <MX_USART3_UART_Init+0x4c>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a0:	4b06      	ldr	r3, [pc, #24]	; (80008bc <MX_USART3_UART_Init+0x4c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008a6:	4805      	ldr	r0, [pc, #20]	; (80008bc <MX_USART3_UART_Init+0x4c>)
 80008a8:	f003 fb94 	bl	8003fd4 <HAL_UART_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80008b2:	f000 fa37 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	20009d50 	.word	0x20009d50
 80008c0:	40004800 	.word	0x40004800

080008c4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80008c8:	4b14      	ldr	r3, [pc, #80]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80008ce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80008d0:	4b12      	ldr	r3, [pc, #72]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008d2:	2204      	movs	r2, #4
 80008d4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80008d6:	4b11      	ldr	r3, [pc, #68]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008d8:	2202      	movs	r2, #2
 80008da:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008e4:	2202      	movs	r2, #2
 80008e6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80008e8:	4b0c      	ldr	r3, [pc, #48]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80008ee:	4b0b      	ldr	r3, [pc, #44]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80008f4:	4b09      	ldr	r3, [pc, #36]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80008fa:	4b08      	ldr	r3, [pc, #32]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008fc:	2201      	movs	r2, #1
 80008fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000900:	4b06      	ldr	r3, [pc, #24]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000902:	2200      	movs	r2, #0
 8000904:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000906:	4805      	ldr	r0, [pc, #20]	; (800091c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000908:	f002 fb8c 	bl	8003024 <HAL_PCD_Init>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000912:	f000 fa07 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	20009d94 	.word	0x20009d94

08000920 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	4b18      	ldr	r3, [pc, #96]	; (800098c <MX_DMA_Init+0x6c>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a17      	ldr	r2, [pc, #92]	; (800098c <MX_DMA_Init+0x6c>)
 8000930:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b15      	ldr	r3, [pc, #84]	; (800098c <MX_DMA_Init+0x6c>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	2100      	movs	r1, #0
 8000946:	200b      	movs	r0, #11
 8000948:	f000 feef 	bl	800172a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800094c:	200b      	movs	r0, #11
 800094e:	f000 ff08 	bl	8001762 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000952:	2200      	movs	r2, #0
 8000954:	2100      	movs	r1, #0
 8000956:	200c      	movs	r0, #12
 8000958:	f000 fee7 	bl	800172a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800095c:	200c      	movs	r0, #12
 800095e:	f000 ff00 	bl	8001762 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	200e      	movs	r0, #14
 8000968:	f000 fedf 	bl	800172a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800096c:	200e      	movs	r0, #14
 800096e:	f000 fef8 	bl	8001762 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000972:	2200      	movs	r2, #0
 8000974:	2100      	movs	r1, #0
 8000976:	2010      	movs	r0, #16
 8000978:	f000 fed7 	bl	800172a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800097c:	2010      	movs	r0, #16
 800097e:	f000 fef0 	bl	8001762 <HAL_NVIC_EnableIRQ>

}
 8000982:	bf00      	nop
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40023800 	.word	0x40023800

08000990 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08c      	sub	sp, #48	; 0x30
 8000994:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000996:	f107 031c 	add.w	r3, r7, #28
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
 80009a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	61bb      	str	r3, [r7, #24]
 80009aa:	4b64      	ldr	r3, [pc, #400]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	4a63      	ldr	r2, [pc, #396]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 80009b0:	f043 0304 	orr.w	r3, r3, #4
 80009b4:	6313      	str	r3, [r2, #48]	; 0x30
 80009b6:	4b61      	ldr	r3, [pc, #388]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f003 0304 	and.w	r3, r3, #4
 80009be:	61bb      	str	r3, [r7, #24]
 80009c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	4b5d      	ldr	r3, [pc, #372]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	4a5c      	ldr	r2, [pc, #368]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 80009cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009d0:	6313      	str	r3, [r2, #48]	; 0x30
 80009d2:	4b5a      	ldr	r3, [pc, #360]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	4b56      	ldr	r3, [pc, #344]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	4a55      	ldr	r2, [pc, #340]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	6313      	str	r3, [r2, #48]	; 0x30
 80009ee:	4b53      	ldr	r3, [pc, #332]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	4b4f      	ldr	r3, [pc, #316]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	4a4e      	ldr	r2, [pc, #312]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 8000a04:	f043 0302 	orr.w	r3, r3, #2
 8000a08:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0a:	4b4c      	ldr	r3, [pc, #304]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	f003 0302 	and.w	r3, r3, #2
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	60bb      	str	r3, [r7, #8]
 8000a1a:	4b48      	ldr	r3, [pc, #288]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	4a47      	ldr	r2, [pc, #284]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 8000a20:	f043 0308 	orr.w	r3, r3, #8
 8000a24:	6313      	str	r3, [r2, #48]	; 0x30
 8000a26:	4b45      	ldr	r3, [pc, #276]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	f003 0308 	and.w	r3, r3, #8
 8000a2e:	60bb      	str	r3, [r7, #8]
 8000a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	4b41      	ldr	r3, [pc, #260]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	4a40      	ldr	r2, [pc, #256]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 8000a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a40:	6313      	str	r3, [r2, #48]	; 0x30
 8000a42:	4b3e      	ldr	r3, [pc, #248]	; (8000b3c <MX_GPIO_Init+0x1ac>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin|upper_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f244 1181 	movw	r1, #16769	; 0x4181
 8000a54:	483a      	ldr	r0, [pc, #232]	; (8000b40 <MX_GPIO_Init+0x1b0>)
 8000a56:	f001 fbd7 	bl	8002208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2140      	movs	r1, #64	; 0x40
 8000a5e:	4839      	ldr	r0, [pc, #228]	; (8000b44 <MX_GPIO_Init+0x1b4>)
 8000a60:	f001 fbd2 	bl	8002208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(scope_GPIO_Port, scope_Pin, GPIO_PIN_RESET);
 8000a64:	2200      	movs	r2, #0
 8000a66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a6a:	4837      	ldr	r0, [pc, #220]	; (8000b48 <MX_GPIO_Init+0x1b8>)
 8000a6c:	f001 fbcc 	bl	8002208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a76:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a80:	f107 031c 	add.w	r3, r7, #28
 8000a84:	4619      	mov	r1, r3
 8000a86:	4830      	ldr	r0, [pc, #192]	; (8000b48 <MX_GPIO_Init+0x1b8>)
 8000a88:	f001 fa12 	bl	8001eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000a8c:	f244 0381 	movw	r3, #16513	; 0x4081
 8000a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a92:	2301      	movs	r3, #1
 8000a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a9e:	f107 031c 	add.w	r3, r7, #28
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4826      	ldr	r0, [pc, #152]	; (8000b40 <MX_GPIO_Init+0x1b0>)
 8000aa6:	f001 fa03 	bl	8001eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000aaa:	2340      	movs	r3, #64	; 0x40
 8000aac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000aba:	f107 031c 	add.w	r3, r7, #28
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4820      	ldr	r0, [pc, #128]	; (8000b44 <MX_GPIO_Init+0x1b4>)
 8000ac2:	f001 f9f5 	bl	8001eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000ac6:	2380      	movs	r3, #128	; 0x80
 8000ac8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aca:	2300      	movs	r3, #0
 8000acc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ad2:	f107 031c 	add.w	r3, r7, #28
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	481a      	ldr	r0, [pc, #104]	; (8000b44 <MX_GPIO_Init+0x1b4>)
 8000ada:	f001 f9e9 	bl	8001eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : blanker_Pin */
  GPIO_InitStruct.Pin = blanker_Pin;
 8000ade:	2340      	movs	r3, #64	; 0x40
 8000ae0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(blanker_GPIO_Port, &GPIO_InitStruct);
 8000aea:	f107 031c 	add.w	r3, r7, #28
 8000aee:	4619      	mov	r1, r3
 8000af0:	4815      	ldr	r0, [pc, #84]	; (8000b48 <MX_GPIO_Init+0x1b8>)
 8000af2:	f001 f9dd 	bl	8001eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : scope_Pin */
  GPIO_InitStruct.Pin = scope_Pin;
 8000af6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000afa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	2301      	movs	r3, #1
 8000afe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b04:	2303      	movs	r3, #3
 8000b06:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(scope_GPIO_Port, &GPIO_InitStruct);
 8000b08:	f107 031c 	add.w	r3, r7, #28
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	480e      	ldr	r0, [pc, #56]	; (8000b48 <MX_GPIO_Init+0x1b8>)
 8000b10:	f001 f9ce 	bl	8001eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : upper_Pin */
  GPIO_InitStruct.Pin = upper_Pin;
 8000b14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b22:	2303      	movs	r3, #3
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(upper_GPIO_Port, &GPIO_InitStruct);
 8000b26:	f107 031c 	add.w	r3, r7, #28
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4804      	ldr	r0, [pc, #16]	; (8000b40 <MX_GPIO_Init+0x1b0>)
 8000b2e:	f001 f9bf 	bl	8001eb0 <HAL_GPIO_Init>

}
 8000b32:	bf00      	nop
 8000b34:	3730      	adds	r7, #48	; 0x30
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	40020400 	.word	0x40020400
 8000b44:	40021800 	.word	0x40021800
 8000b48:	40020800 	.word	0x40020800

08000b4c <HAL_I2SEx_TxRxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2SEx_TxRxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(scope_GPIO_Port, scope_Pin, GPIO_PIN_SET);
 8000b54:	2201      	movs	r2, #1
 8000b56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b5a:	4831      	ldr	r0, [pc, #196]	; (8000c20 <HAL_I2SEx_TxRxHalfCpltCallback+0xd4>)
 8000b5c:	f001 fb54 	bl	8002208 <HAL_GPIO_WritePin>

  // form L and R sample
  int left_in = (((int)rx_buf[0] << 16) | rx_buf[1]) >> 8; // shift right by 8 to right justify the 24 bit sample
 8000b60:	4b30      	ldr	r3, [pc, #192]	; (8000c24 <HAL_I2SEx_TxRxHalfCpltCallback+0xd8>)
 8000b62:	881b      	ldrh	r3, [r3, #0]
 8000b64:	041b      	lsls	r3, r3, #16
 8000b66:	4a2f      	ldr	r2, [pc, #188]	; (8000c24 <HAL_I2SEx_TxRxHalfCpltCallback+0xd8>)
 8000b68:	8852      	ldrh	r2, [r2, #2]
 8000b6a:	4313      	orrs	r3, r2
 8000b6c:	121b      	asrs	r3, r3, #8
 8000b6e:	617b      	str	r3, [r7, #20]
  int right_in = (((int)rx_buf[2] << 16) | rx_buf[3]) >> 8;
 8000b70:	4b2c      	ldr	r3, [pc, #176]	; (8000c24 <HAL_I2SEx_TxRxHalfCpltCallback+0xd8>)
 8000b72:	889b      	ldrh	r3, [r3, #4]
 8000b74:	041b      	lsls	r3, r3, #16
 8000b76:	4a2b      	ldr	r2, [pc, #172]	; (8000c24 <HAL_I2SEx_TxRxHalfCpltCallback+0xd8>)
 8000b78:	88d2      	ldrh	r2, [r2, #6]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	121b      	asrs	r3, r3, #8
 8000b7e:	613b      	str	r3, [r7, #16]

  fifo_write(&audioFifo, &left_in, 1);
 8000b80:	f107 0314 	add.w	r3, r7, #20
 8000b84:	2201      	movs	r2, #1
 8000b86:	4619      	mov	r1, r3
 8000b88:	4827      	ldr	r0, [pc, #156]	; (8000c28 <HAL_I2SEx_TxRxHalfCpltCallback+0xdc>)
 8000b8a:	f7ff fcfe 	bl	800058a <fifo_write>
  fifo_write(&audioFifo, &right_in, 1);
 8000b8e:	f107 0310 	add.w	r3, r7, #16
 8000b92:	2201      	movs	r2, #1
 8000b94:	4619      	mov	r1, r3
 8000b96:	4824      	ldr	r0, [pc, #144]	; (8000c28 <HAL_I2SEx_TxRxHalfCpltCallback+0xdc>)
 8000b98:	f7ff fcf7 	bl	800058a <fifo_write>

  // pass through
  if(dac_enable){
 8000b9c:	4b23      	ldr	r3, [pc, #140]	; (8000c2c <HAL_I2SEx_TxRxHalfCpltCallback+0xe0>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d024      	beq.n	8000bee <HAL_I2SEx_TxRxHalfCpltCallback+0xa2>
	  int left_out = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60fb      	str	r3, [r7, #12]
	  int right_out = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60bb      	str	r3, [r7, #8]
	  fifo_read(&audioFifo, &left_out, 1);
 8000bac:	f107 030c 	add.w	r3, r7, #12
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	481c      	ldr	r0, [pc, #112]	; (8000c28 <HAL_I2SEx_TxRxHalfCpltCallback+0xdc>)
 8000bb6:	f7ff fcad 	bl	8000514 <fifo_read>
	  fifo_read(&audioFifo, &right_out, 1);
 8000bba:	f107 0308 	add.w	r3, r7, #8
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4819      	ldr	r0, [pc, #100]	; (8000c28 <HAL_I2SEx_TxRxHalfCpltCallback+0xdc>)
 8000bc4:	f7ff fca6 	bl	8000514 <fifo_read>

	  // disassemble L and R samples into half words and store in tx_buf
	  tx_buf[0] = (left_out >> 8) & 0xFFFF;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	121b      	asrs	r3, r3, #8
 8000bcc:	b29a      	uxth	r2, r3
 8000bce:	4b18      	ldr	r3, [pc, #96]	; (8000c30 <HAL_I2SEx_TxRxHalfCpltCallback+0xe4>)
 8000bd0:	801a      	strh	r2, [r3, #0]
	  tx_buf[1] = left_out & 0xFFFF;
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	b29a      	uxth	r2, r3
 8000bd6:	4b16      	ldr	r3, [pc, #88]	; (8000c30 <HAL_I2SEx_TxRxHalfCpltCallback+0xe4>)
 8000bd8:	805a      	strh	r2, [r3, #2]
	  tx_buf[2] = (right_out >> 8) & 0xFFFF;
 8000bda:	68bb      	ldr	r3, [r7, #8]
 8000bdc:	121b      	asrs	r3, r3, #8
 8000bde:	b29a      	uxth	r2, r3
 8000be0:	4b13      	ldr	r3, [pc, #76]	; (8000c30 <HAL_I2SEx_TxRxHalfCpltCallback+0xe4>)
 8000be2:	809a      	strh	r2, [r3, #4]
	  tx_buf[3] = right_out & 0xFFFF;
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	b29a      	uxth	r2, r3
 8000be8:	4b11      	ldr	r3, [pc, #68]	; (8000c30 <HAL_I2SEx_TxRxHalfCpltCallback+0xe4>)
 8000bea:	80da      	strh	r2, [r3, #6]
 8000bec:	e008      	b.n	8000c00 <HAL_I2SEx_TxRxHalfCpltCallback+0xb4>
  }else{
	if (sample_counter >= DAC_SEPERATION-1) {
 8000bee:	4b11      	ldr	r3, [pc, #68]	; (8000c34 <HAL_I2SEx_TxRxHalfCpltCallback+0xe8>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f240 32e6 	movw	r2, #998	; 0x3e6
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d902      	bls.n	8000c00 <HAL_I2SEx_TxRxHalfCpltCallback+0xb4>
	  dac_enable = true;
 8000bfa:	4b0c      	ldr	r3, [pc, #48]	; (8000c2c <HAL_I2SEx_TxRxHalfCpltCallback+0xe0>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	701a      	strb	r2, [r3, #0]
	}
  }
  sample_counter++;
 8000c00:	4b0c      	ldr	r3, [pc, #48]	; (8000c34 <HAL_I2SEx_TxRxHalfCpltCallback+0xe8>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	3301      	adds	r3, #1
 8000c06:	4a0b      	ldr	r2, [pc, #44]	; (8000c34 <HAL_I2SEx_TxRxHalfCpltCallback+0xe8>)
 8000c08:	6013      	str	r3, [r2, #0]
  HAL_GPIO_WritePin(scope_GPIO_Port, scope_Pin, GPIO_PIN_RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c10:	4803      	ldr	r0, [pc, #12]	; (8000c20 <HAL_I2SEx_TxRxHalfCpltCallback+0xd4>)
 8000c12:	f001 faf9 	bl	8002208 <HAL_GPIO_WritePin>
}
 8000c16:	bf00      	nop
 8000c18:	3718      	adds	r7, #24
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40020800 	.word	0x40020800
 8000c24:	2000a284 	.word	0x2000a284
 8000c28:	20009ce0 	.word	0x20009ce0
 8000c2c:	2000008c 	.word	0x2000008c
 8000c30:	2000a2a4 	.word	0x2000a2a4
 8000c34:	20000090 	.word	0x20000090

08000c38 <HAL_I2SEx_TxRxCpltCallback>:

void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(upper_GPIO_Port, upper_Pin, GPIO_PIN_SET);
 8000c40:	2201      	movs	r2, #1
 8000c42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c46:	4831      	ldr	r0, [pc, #196]	; (8000d0c <HAL_I2SEx_TxRxCpltCallback+0xd4>)
 8000c48:	f001 fade 	bl	8002208 <HAL_GPIO_WritePin>

  // form L and R sample
  int left_in = (((int)rx_buf[4] << 16) | rx_buf[5]) >> 8; // shift right by 8 to right justify the 24 bit sample
 8000c4c:	4b30      	ldr	r3, [pc, #192]	; (8000d10 <HAL_I2SEx_TxRxCpltCallback+0xd8>)
 8000c4e:	891b      	ldrh	r3, [r3, #8]
 8000c50:	041b      	lsls	r3, r3, #16
 8000c52:	4a2f      	ldr	r2, [pc, #188]	; (8000d10 <HAL_I2SEx_TxRxCpltCallback+0xd8>)
 8000c54:	8952      	ldrh	r2, [r2, #10]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	121b      	asrs	r3, r3, #8
 8000c5a:	617b      	str	r3, [r7, #20]
  int right_in = (((int)rx_buf[6] << 16) | rx_buf[7]) >> 8;
 8000c5c:	4b2c      	ldr	r3, [pc, #176]	; (8000d10 <HAL_I2SEx_TxRxCpltCallback+0xd8>)
 8000c5e:	899b      	ldrh	r3, [r3, #12]
 8000c60:	041b      	lsls	r3, r3, #16
 8000c62:	4a2b      	ldr	r2, [pc, #172]	; (8000d10 <HAL_I2SEx_TxRxCpltCallback+0xd8>)
 8000c64:	89d2      	ldrh	r2, [r2, #14]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	121b      	asrs	r3, r3, #8
 8000c6a:	613b      	str	r3, [r7, #16]

  fifo_write(&audioFifo, &left_in, 1);
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	2201      	movs	r2, #1
 8000c72:	4619      	mov	r1, r3
 8000c74:	4827      	ldr	r0, [pc, #156]	; (8000d14 <HAL_I2SEx_TxRxCpltCallback+0xdc>)
 8000c76:	f7ff fc88 	bl	800058a <fifo_write>
  fifo_write(&audioFifo, &right_in, 1);
 8000c7a:	f107 0310 	add.w	r3, r7, #16
 8000c7e:	2201      	movs	r2, #1
 8000c80:	4619      	mov	r1, r3
 8000c82:	4824      	ldr	r0, [pc, #144]	; (8000d14 <HAL_I2SEx_TxRxCpltCallback+0xdc>)
 8000c84:	f7ff fc81 	bl	800058a <fifo_write>

  // pass through
  if(dac_enable){
 8000c88:	4b23      	ldr	r3, [pc, #140]	; (8000d18 <HAL_I2SEx_TxRxCpltCallback+0xe0>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d024      	beq.n	8000cda <HAL_I2SEx_TxRxCpltCallback+0xa2>
	  int left_out = 0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	60fb      	str	r3, [r7, #12]
	  int right_out = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60bb      	str	r3, [r7, #8]
	  fifo_read(&audioFifo, &left_out, 1);
 8000c98:	f107 030c 	add.w	r3, r7, #12
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	481c      	ldr	r0, [pc, #112]	; (8000d14 <HAL_I2SEx_TxRxCpltCallback+0xdc>)
 8000ca2:	f7ff fc37 	bl	8000514 <fifo_read>
	  fifo_read(&audioFifo, &right_out, 1);
 8000ca6:	f107 0308 	add.w	r3, r7, #8
 8000caa:	2201      	movs	r2, #1
 8000cac:	4619      	mov	r1, r3
 8000cae:	4819      	ldr	r0, [pc, #100]	; (8000d14 <HAL_I2SEx_TxRxCpltCallback+0xdc>)
 8000cb0:	f7ff fc30 	bl	8000514 <fifo_read>

	  // disassemble L and R samples into half words and store in tx_buf
	  tx_buf[4] = (left_out >> 8) & 0xFFFF;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	121b      	asrs	r3, r3, #8
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <HAL_I2SEx_TxRxCpltCallback+0xe4>)
 8000cbc:	811a      	strh	r2, [r3, #8]
	  tx_buf[5] = left_out & 0xFFFF;
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	b29a      	uxth	r2, r3
 8000cc2:	4b16      	ldr	r3, [pc, #88]	; (8000d1c <HAL_I2SEx_TxRxCpltCallback+0xe4>)
 8000cc4:	815a      	strh	r2, [r3, #10]
	  tx_buf[6] = (right_out >> 8) & 0xFFFF;
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	121b      	asrs	r3, r3, #8
 8000cca:	b29a      	uxth	r2, r3
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <HAL_I2SEx_TxRxCpltCallback+0xe4>)
 8000cce:	819a      	strh	r2, [r3, #12]
	  tx_buf[7] = right_out & 0xFFFF;
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	b29a      	uxth	r2, r3
 8000cd4:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <HAL_I2SEx_TxRxCpltCallback+0xe4>)
 8000cd6:	81da      	strh	r2, [r3, #14]
 8000cd8:	e008      	b.n	8000cec <HAL_I2SEx_TxRxCpltCallback+0xb4>
  }else{
	if (sample_counter >= DAC_SEPERATION-1) {
 8000cda:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <HAL_I2SEx_TxRxCpltCallback+0xe8>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f240 32e6 	movw	r2, #998	; 0x3e6
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d902      	bls.n	8000cec <HAL_I2SEx_TxRxCpltCallback+0xb4>
	  dac_enable = true;
 8000ce6:	4b0c      	ldr	r3, [pc, #48]	; (8000d18 <HAL_I2SEx_TxRxCpltCallback+0xe0>)
 8000ce8:	2201      	movs	r2, #1
 8000cea:	701a      	strb	r2, [r3, #0]
	}
  }
  sample_counter++;
 8000cec:	4b0c      	ldr	r3, [pc, #48]	; (8000d20 <HAL_I2SEx_TxRxCpltCallback+0xe8>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	4a0b      	ldr	r2, [pc, #44]	; (8000d20 <HAL_I2SEx_TxRxCpltCallback+0xe8>)
 8000cf4:	6013      	str	r3, [r2, #0]
  HAL_GPIO_WritePin(upper_GPIO_Port, upper_Pin, GPIO_PIN_RESET);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cfc:	4803      	ldr	r0, [pc, #12]	; (8000d0c <HAL_I2SEx_TxRxCpltCallback+0xd4>)
 8000cfe:	f001 fa83 	bl	8002208 <HAL_GPIO_WritePin>
}
 8000d02:	bf00      	nop
 8000d04:	3718      	adds	r7, #24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40020400 	.word	0x40020400
 8000d10:	2000a284 	.word	0x2000a284
 8000d14:	20009ce0 	.word	0x20009ce0
 8000d18:	2000008c 	.word	0x2000008c
 8000d1c:	2000a2a4 	.word	0x2000a2a4
 8000d20:	20000090 	.word	0x20000090

08000d24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000d28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d2c:	4802      	ldr	r0, [pc, #8]	; (8000d38 <Error_Handler+0x14>)
 8000d2e:	f001 fa84 	bl	800223a <HAL_GPIO_TogglePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d32:	b672      	cpsid	i
}
 8000d34:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d36:	e7fe      	b.n	8000d36 <Error_Handler+0x12>
 8000d38:	40020400 	.word	0x40020400

08000d3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	607b      	str	r3, [r7, #4]
 8000d46:	4b10      	ldr	r3, [pc, #64]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4a:	4a0f      	ldr	r2, [pc, #60]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d50:	6453      	str	r3, [r2, #68]	; 0x44
 8000d52:	4b0d      	ldr	r3, [pc, #52]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	603b      	str	r3, [r7, #0]
 8000d62:	4b09      	ldr	r3, [pc, #36]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d66:	4a08      	ldr	r2, [pc, #32]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d76:	603b      	str	r3, [r7, #0]
 8000d78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	40023800 	.word	0x40023800

08000d8c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a0b      	ldr	r2, [pc, #44]	; (8000dc8 <HAL_CRC_MspInit+0x3c>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d10d      	bne.n	8000dba <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	60fb      	str	r3, [r7, #12]
 8000da2:	4b0a      	ldr	r3, [pc, #40]	; (8000dcc <HAL_CRC_MspInit+0x40>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da6:	4a09      	ldr	r2, [pc, #36]	; (8000dcc <HAL_CRC_MspInit+0x40>)
 8000da8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dac:	6313      	str	r3, [r2, #48]	; 0x30
 8000dae:	4b07      	ldr	r3, [pc, #28]	; (8000dcc <HAL_CRC_MspInit+0x40>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000dba:	bf00      	nop
 8000dbc:	3714      	adds	r7, #20
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	40023000 	.word	0x40023000
 8000dcc:	40023800 	.word	0x40023800

08000dd0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b096      	sub	sp, #88	; 0x58
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000de8:	f107 0314 	add.w	r3, r7, #20
 8000dec:	2230      	movs	r2, #48	; 0x30
 8000dee:	2100      	movs	r1, #0
 8000df0:	4618      	mov	r0, r3
 8000df2:	f003 ffdb 	bl	8004dac <memset>
  if(hi2s->Instance==SPI3)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a6b      	ldr	r2, [pc, #428]	; (8000fa8 <HAL_I2S_MspInit+0x1d8>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	f040 80cf 	bne.w	8000fa0 <HAL_I2S_MspInit+0x1d0>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000e02:	2301      	movs	r3, #1
 8000e04:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000e06:	23c0      	movs	r3, #192	; 0xc0
 8000e08:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e0e:	f107 0314 	add.w	r3, r7, #20
 8000e12:	4618      	mov	r0, r3
 8000e14:	f002 fe98 	bl	8003b48 <HAL_RCCEx_PeriphCLKConfig>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000e1e:	f7ff ff81 	bl	8000d24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	613b      	str	r3, [r7, #16]
 8000e26:	4b61      	ldr	r3, [pc, #388]	; (8000fac <HAL_I2S_MspInit+0x1dc>)
 8000e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2a:	4a60      	ldr	r2, [pc, #384]	; (8000fac <HAL_I2S_MspInit+0x1dc>)
 8000e2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e30:	6413      	str	r3, [r2, #64]	; 0x40
 8000e32:	4b5e      	ldr	r3, [pc, #376]	; (8000fac <HAL_I2S_MspInit+0x1dc>)
 8000e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e3a:	613b      	str	r3, [r7, #16]
 8000e3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60fb      	str	r3, [r7, #12]
 8000e42:	4b5a      	ldr	r3, [pc, #360]	; (8000fac <HAL_I2S_MspInit+0x1dc>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e46:	4a59      	ldr	r2, [pc, #356]	; (8000fac <HAL_I2S_MspInit+0x1dc>)
 8000e48:	f043 0301 	orr.w	r3, r3, #1
 8000e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e4e:	4b57      	ldr	r3, [pc, #348]	; (8000fac <HAL_I2S_MspInit+0x1dc>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	60fb      	str	r3, [r7, #12]
 8000e58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60bb      	str	r3, [r7, #8]
 8000e5e:	4b53      	ldr	r3, [pc, #332]	; (8000fac <HAL_I2S_MspInit+0x1dc>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e62:	4a52      	ldr	r2, [pc, #328]	; (8000fac <HAL_I2S_MspInit+0x1dc>)
 8000e64:	f043 0304 	orr.w	r3, r3, #4
 8000e68:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6a:	4b50      	ldr	r3, [pc, #320]	; (8000fac <HAL_I2S_MspInit+0x1dc>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6e:	f003 0304 	and.w	r3, r3, #4
 8000e72:	60bb      	str	r3, [r7, #8]
 8000e74:	68bb      	ldr	r3, [r7, #8]
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC11     ------> I2S3_ext_SD
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e76:	2310      	movs	r3, #16
 8000e78:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	2300      	movs	r3, #0
 8000e84:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e86:	2306      	movs	r3, #6
 8000e88:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4847      	ldr	r0, [pc, #284]	; (8000fb0 <HAL_I2S_MspInit+0x1e0>)
 8000e92:	f001 f80d 	bl	8001eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8000e96:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000e9a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ea8:	2306      	movs	r3, #6
 8000eaa:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eac:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4840      	ldr	r0, [pc, #256]	; (8000fb4 <HAL_I2S_MspInit+0x1e4>)
 8000eb4:	f000 fffc 	bl	8001eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000eb8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ebc:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_I2S3ext;
 8000eca:	2305      	movs	r3, #5
 8000ecc:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ece:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4837      	ldr	r0, [pc, #220]	; (8000fb4 <HAL_I2S_MspInit+0x1e4>)
 8000ed6:	f000 ffeb 	bl	8001eb0 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* I2S3_EXT_RX Init */
    hdma_i2s3_ext_rx.Instance = DMA1_Stream0;
 8000eda:	4b37      	ldr	r3, [pc, #220]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000edc:	4a37      	ldr	r2, [pc, #220]	; (8000fbc <HAL_I2S_MspInit+0x1ec>)
 8000ede:	601a      	str	r2, [r3, #0]
    hdma_i2s3_ext_rx.Init.Channel = DMA_CHANNEL_3;
 8000ee0:	4b35      	ldr	r3, [pc, #212]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000ee2:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000ee6:	605a      	str	r2, [r3, #4]
    hdma_i2s3_ext_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ee8:	4b33      	ldr	r3, [pc, #204]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
    hdma_i2s3_ext_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eee:	4b32      	ldr	r3, [pc, #200]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	60da      	str	r2, [r3, #12]
    hdma_i2s3_ext_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ef4:	4b30      	ldr	r3, [pc, #192]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000ef6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000efa:	611a      	str	r2, [r3, #16]
    hdma_i2s3_ext_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000efc:	4b2e      	ldr	r3, [pc, #184]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000efe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f02:	615a      	str	r2, [r3, #20]
    hdma_i2s3_ext_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f04:	4b2c      	ldr	r3, [pc, #176]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000f06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f0a:	619a      	str	r2, [r3, #24]
    hdma_i2s3_ext_rx.Init.Mode = DMA_CIRCULAR;
 8000f0c:	4b2a      	ldr	r3, [pc, #168]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000f0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f12:	61da      	str	r2, [r3, #28]
    hdma_i2s3_ext_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000f14:	4b28      	ldr	r3, [pc, #160]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000f16:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f1a:	621a      	str	r2, [r3, #32]
    hdma_i2s3_ext_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f1c:	4b26      	ldr	r3, [pc, #152]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2s3_ext_rx) != HAL_OK)
 8000f22:	4825      	ldr	r0, [pc, #148]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000f24:	f000 fc54 	bl	80017d0 <HAL_DMA_Init>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_I2S_MspInit+0x162>
    {
      Error_Handler();
 8000f2e:	f7ff fef9 	bl	8000d24 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_i2s3_ext_rx);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a20      	ldr	r2, [pc, #128]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000f36:	63da      	str	r2, [r3, #60]	; 0x3c
 8000f38:	4a1f      	ldr	r2, [pc, #124]	; (8000fb8 <HAL_I2S_MspInit+0x1e8>)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000f3e:	4b20      	ldr	r3, [pc, #128]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f40:	4a20      	ldr	r2, [pc, #128]	; (8000fc4 <HAL_I2S_MspInit+0x1f4>)
 8000f42:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000f44:	4b1e      	ldr	r3, [pc, #120]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f4a:	4b1d      	ldr	r3, [pc, #116]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f4c:	2240      	movs	r2, #64	; 0x40
 8000f4e:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f50:	4b1b      	ldr	r3, [pc, #108]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f56:	4b1a      	ldr	r3, [pc, #104]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f5c:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f5e:	4b18      	ldr	r3, [pc, #96]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f64:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f66:	4b16      	ldr	r3, [pc, #88]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f68:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f6c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000f6e:	4b14      	ldr	r3, [pc, #80]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f74:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f78:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f7c:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f7e:	4b10      	ldr	r3, [pc, #64]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000f84:	480e      	ldr	r0, [pc, #56]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f86:	f000 fc23 	bl	80017d0 <HAL_DMA_Init>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <HAL_I2S_MspInit+0x1c4>
    {
      Error_Handler();
 8000f90:	f7ff fec8 	bl	8000d24 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4a0a      	ldr	r2, [pc, #40]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f98:	639a      	str	r2, [r3, #56]	; 0x38
 8000f9a:	4a09      	ldr	r2, [pc, #36]	; (8000fc0 <HAL_I2S_MspInit+0x1f0>)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000fa0:	bf00      	nop
 8000fa2:	3758      	adds	r7, #88	; 0x58
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40003c00 	.word	0x40003c00
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	40020000 	.word	0x40020000
 8000fb4:	40020800 	.word	0x40020800
 8000fb8:	2000a2b4 	.word	0x2000a2b4
 8000fbc:	40026010 	.word	0x40026010
 8000fc0:	2000a214 	.word	0x2000a214
 8000fc4:	40026088 	.word	0x40026088

08000fc8 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a0b      	ldr	r2, [pc, #44]	; (8001004 <HAL_RNG_MspInit+0x3c>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d10d      	bne.n	8000ff6 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
 8000fde:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <HAL_RNG_MspInit+0x40>)
 8000fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fe2:	4a09      	ldr	r2, [pc, #36]	; (8001008 <HAL_RNG_MspInit+0x40>)
 8000fe4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fe8:	6353      	str	r3, [r2, #52]	; 0x34
 8000fea:	4b07      	ldr	r3, [pc, #28]	; (8001008 <HAL_RNG_MspInit+0x40>)
 8000fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8000ff6:	bf00      	nop
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	50060800 	.word	0x50060800
 8001008:	40023800 	.word	0x40023800

0800100c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	; 0x28
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a48      	ldr	r2, [pc, #288]	; (800114c <HAL_UART_MspInit+0x140>)
 800102a:	4293      	cmp	r3, r2
 800102c:	f040 8089 	bne.w	8001142 <HAL_UART_MspInit+0x136>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001030:	2300      	movs	r3, #0
 8001032:	613b      	str	r3, [r7, #16]
 8001034:	4b46      	ldr	r3, [pc, #280]	; (8001150 <HAL_UART_MspInit+0x144>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001038:	4a45      	ldr	r2, [pc, #276]	; (8001150 <HAL_UART_MspInit+0x144>)
 800103a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800103e:	6413      	str	r3, [r2, #64]	; 0x40
 8001040:	4b43      	ldr	r3, [pc, #268]	; (8001150 <HAL_UART_MspInit+0x144>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001044:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001048:	613b      	str	r3, [r7, #16]
 800104a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800104c:	2300      	movs	r3, #0
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	4b3f      	ldr	r3, [pc, #252]	; (8001150 <HAL_UART_MspInit+0x144>)
 8001052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001054:	4a3e      	ldr	r2, [pc, #248]	; (8001150 <HAL_UART_MspInit+0x144>)
 8001056:	f043 0308 	orr.w	r3, r3, #8
 800105a:	6313      	str	r3, [r2, #48]	; 0x30
 800105c:	4b3c      	ldr	r3, [pc, #240]	; (8001150 <HAL_UART_MspInit+0x144>)
 800105e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001060:	f003 0308 	and.w	r3, r3, #8
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001068:	f44f 7340 	mov.w	r3, #768	; 0x300
 800106c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106e:	2302      	movs	r3, #2
 8001070:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001076:	2303      	movs	r3, #3
 8001078:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800107a:	2307      	movs	r3, #7
 800107c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800107e:	f107 0314 	add.w	r3, r7, #20
 8001082:	4619      	mov	r1, r3
 8001084:	4833      	ldr	r0, [pc, #204]	; (8001154 <HAL_UART_MspInit+0x148>)
 8001086:	f000 ff13 	bl	8001eb0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 800108a:	4b33      	ldr	r3, [pc, #204]	; (8001158 <HAL_UART_MspInit+0x14c>)
 800108c:	4a33      	ldr	r2, [pc, #204]	; (800115c <HAL_UART_MspInit+0x150>)
 800108e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001090:	4b31      	ldr	r3, [pc, #196]	; (8001158 <HAL_UART_MspInit+0x14c>)
 8001092:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001096:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001098:	4b2f      	ldr	r3, [pc, #188]	; (8001158 <HAL_UART_MspInit+0x14c>)
 800109a:	2240      	movs	r2, #64	; 0x40
 800109c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800109e:	4b2e      	ldr	r3, [pc, #184]	; (8001158 <HAL_UART_MspInit+0x14c>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010a4:	4b2c      	ldr	r3, [pc, #176]	; (8001158 <HAL_UART_MspInit+0x14c>)
 80010a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010aa:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010ac:	4b2a      	ldr	r3, [pc, #168]	; (8001158 <HAL_UART_MspInit+0x14c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010b2:	4b29      	ldr	r3, [pc, #164]	; (8001158 <HAL_UART_MspInit+0x14c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80010b8:	4b27      	ldr	r3, [pc, #156]	; (8001158 <HAL_UART_MspInit+0x14c>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010be:	4b26      	ldr	r3, [pc, #152]	; (8001158 <HAL_UART_MspInit+0x14c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010c4:	4b24      	ldr	r3, [pc, #144]	; (8001158 <HAL_UART_MspInit+0x14c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80010ca:	4823      	ldr	r0, [pc, #140]	; (8001158 <HAL_UART_MspInit+0x14c>)
 80010cc:	f000 fb80 	bl	80017d0 <HAL_DMA_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80010d6:	f7ff fe25 	bl	8000d24 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a1e      	ldr	r2, [pc, #120]	; (8001158 <HAL_UART_MspInit+0x14c>)
 80010de:	635a      	str	r2, [r3, #52]	; 0x34
 80010e0:	4a1d      	ldr	r2, [pc, #116]	; (8001158 <HAL_UART_MspInit+0x14c>)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80010e6:	4b1e      	ldr	r3, [pc, #120]	; (8001160 <HAL_UART_MspInit+0x154>)
 80010e8:	4a1e      	ldr	r2, [pc, #120]	; (8001164 <HAL_UART_MspInit+0x158>)
 80010ea:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80010ec:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <HAL_UART_MspInit+0x154>)
 80010ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010f2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010f4:	4b1a      	ldr	r3, [pc, #104]	; (8001160 <HAL_UART_MspInit+0x154>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010fa:	4b19      	ldr	r3, [pc, #100]	; (8001160 <HAL_UART_MspInit+0x154>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001100:	4b17      	ldr	r3, [pc, #92]	; (8001160 <HAL_UART_MspInit+0x154>)
 8001102:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001106:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001108:	4b15      	ldr	r3, [pc, #84]	; (8001160 <HAL_UART_MspInit+0x154>)
 800110a:	2200      	movs	r2, #0
 800110c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800110e:	4b14      	ldr	r3, [pc, #80]	; (8001160 <HAL_UART_MspInit+0x154>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001114:	4b12      	ldr	r3, [pc, #72]	; (8001160 <HAL_UART_MspInit+0x154>)
 8001116:	2200      	movs	r2, #0
 8001118:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800111a:	4b11      	ldr	r3, [pc, #68]	; (8001160 <HAL_UART_MspInit+0x154>)
 800111c:	2200      	movs	r2, #0
 800111e:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001120:	4b0f      	ldr	r3, [pc, #60]	; (8001160 <HAL_UART_MspInit+0x154>)
 8001122:	2200      	movs	r2, #0
 8001124:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001126:	480e      	ldr	r0, [pc, #56]	; (8001160 <HAL_UART_MspInit+0x154>)
 8001128:	f000 fb52 	bl	80017d0 <HAL_DMA_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001132:	f7ff fdf7 	bl	8000d24 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a09      	ldr	r2, [pc, #36]	; (8001160 <HAL_UART_MspInit+0x154>)
 800113a:	639a      	str	r2, [r3, #56]	; 0x38
 800113c:	4a08      	ldr	r2, [pc, #32]	; (8001160 <HAL_UART_MspInit+0x154>)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001142:	bf00      	nop
 8001144:	3728      	adds	r7, #40	; 0x28
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40004800 	.word	0x40004800
 8001150:	40023800 	.word	0x40023800
 8001154:	40020c00 	.word	0x40020c00
 8001158:	2000a1b4 	.word	0x2000a1b4
 800115c:	40026058 	.word	0x40026058
 8001160:	20009cf0 	.word	0x20009cf0
 8001164:	40026028 	.word	0x40026028

08001168 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08a      	sub	sp, #40	; 0x28
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001188:	d13f      	bne.n	800120a <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	613b      	str	r3, [r7, #16]
 800118e:	4b21      	ldr	r3, [pc, #132]	; (8001214 <HAL_PCD_MspInit+0xac>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	4a20      	ldr	r2, [pc, #128]	; (8001214 <HAL_PCD_MspInit+0xac>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	6313      	str	r3, [r2, #48]	; 0x30
 800119a:	4b1e      	ldr	r3, [pc, #120]	; (8001214 <HAL_PCD_MspInit+0xac>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	613b      	str	r3, [r7, #16]
 80011a4:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 80011a6:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80011aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ac:	2302      	movs	r3, #2
 80011ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b4:	2303      	movs	r3, #3
 80011b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80011b8:	230a      	movs	r3, #10
 80011ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	4619      	mov	r1, r3
 80011c2:	4815      	ldr	r0, [pc, #84]	; (8001218 <HAL_PCD_MspInit+0xb0>)
 80011c4:	f000 fe74 	bl	8001eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80011c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	480e      	ldr	r0, [pc, #56]	; (8001218 <HAL_PCD_MspInit+0xb0>)
 80011de:	f000 fe67 	bl	8001eb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80011e2:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <HAL_PCD_MspInit+0xac>)
 80011e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011e6:	4a0b      	ldr	r2, [pc, #44]	; (8001214 <HAL_PCD_MspInit+0xac>)
 80011e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ec:	6353      	str	r3, [r2, #52]	; 0x34
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	4b08      	ldr	r3, [pc, #32]	; (8001214 <HAL_PCD_MspInit+0xac>)
 80011f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f6:	4a07      	ldr	r2, [pc, #28]	; (8001214 <HAL_PCD_MspInit+0xac>)
 80011f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011fc:	6453      	str	r3, [r2, #68]	; 0x44
 80011fe:	4b05      	ldr	r3, [pc, #20]	; (8001214 <HAL_PCD_MspInit+0xac>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001202:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800120a:	bf00      	nop
 800120c:	3728      	adds	r7, #40	; 0x28
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800
 8001218:	40020000 	.word	0x40020000

0800121c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001220:	e7fe      	b.n	8001220 <NMI_Handler+0x4>

08001222 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001222:	b480      	push	{r7}
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001226:	e7fe      	b.n	8001226 <HardFault_Handler+0x4>

08001228 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800122c:	e7fe      	b.n	800122c <MemManage_Handler+0x4>

0800122e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800122e:	b480      	push	{r7}
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001232:	e7fe      	b.n	8001232 <BusFault_Handler+0x4>

08001234 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001238:	e7fe      	b.n	8001238 <UsageFault_Handler+0x4>

0800123a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800123a:	b480      	push	{r7}
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800123e:	bf00      	nop
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001256:	b480      	push	{r7}
 8001258:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800125a:	bf00      	nop
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001268:	f000 f940 	bl	80014ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}

08001270 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s3_ext_rx);
 8001274:	4802      	ldr	r0, [pc, #8]	; (8001280 <DMA1_Stream0_IRQHandler+0x10>)
 8001276:	f000 fbb1 	bl	80019dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	2000a2b4 	.word	0x2000a2b4

08001284 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001288:	4802      	ldr	r0, [pc, #8]	; (8001294 <DMA1_Stream1_IRQHandler+0x10>)
 800128a:	f000 fba7 	bl	80019dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20009cf0 	.word	0x20009cf0

08001298 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800129c:	4802      	ldr	r0, [pc, #8]	; (80012a8 <DMA1_Stream3_IRQHandler+0x10>)
 800129e:	f000 fb9d 	bl	80019dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	2000a1b4 	.word	0x2000a1b4

080012ac <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80012b0:	4802      	ldr	r0, [pc, #8]	; (80012bc <DMA1_Stream5_IRQHandler+0x10>)
 80012b2:	f000 fb93 	bl	80019dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	2000a214 	.word	0x2000a214

080012c0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	e00a      	b.n	80012e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80012d2:	f3af 8000 	nop.w
 80012d6:	4601      	mov	r1, r0
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	1c5a      	adds	r2, r3, #1
 80012dc:	60ba      	str	r2, [r7, #8]
 80012de:	b2ca      	uxtb	r2, r1
 80012e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	3301      	adds	r3, #1
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	697a      	ldr	r2, [r7, #20]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	dbf0      	blt.n	80012d2 <_read+0x12>
	}

return len;
 80012f0:	687b      	ldr	r3, [r7, #4]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <_close>:
	}
	return len;
}

int _close(int file)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
	return -1;
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001306:	4618      	mov	r0, r3
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
 800131a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001322:	605a      	str	r2, [r3, #4]
	return 0;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <_isatty>:

int _isatty(int file)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
	return 1;
 800133a:	2301      	movs	r3, #1
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
	return 0;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
	...

08001364 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800136c:	4a14      	ldr	r2, [pc, #80]	; (80013c0 <_sbrk+0x5c>)
 800136e:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <_sbrk+0x60>)
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001378:	4b13      	ldr	r3, [pc, #76]	; (80013c8 <_sbrk+0x64>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d102      	bne.n	8001386 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001380:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <_sbrk+0x64>)
 8001382:	4a12      	ldr	r2, [pc, #72]	; (80013cc <_sbrk+0x68>)
 8001384:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001386:	4b10      	ldr	r3, [pc, #64]	; (80013c8 <_sbrk+0x64>)
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4413      	add	r3, r2
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	429a      	cmp	r2, r3
 8001392:	d207      	bcs.n	80013a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001394:	f003 fce0 	bl	8004d58 <__errno>
 8001398:	4603      	mov	r3, r0
 800139a:	220c      	movs	r2, #12
 800139c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800139e:	f04f 33ff 	mov.w	r3, #4294967295
 80013a2:	e009      	b.n	80013b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013a4:	4b08      	ldr	r3, [pc, #32]	; (80013c8 <_sbrk+0x64>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013aa:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <_sbrk+0x64>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4413      	add	r3, r2
 80013b2:	4a05      	ldr	r2, [pc, #20]	; (80013c8 <_sbrk+0x64>)
 80013b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013b6:	68fb      	ldr	r3, [r7, #12]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20030000 	.word	0x20030000
 80013c4:	00000400 	.word	0x00000400
 80013c8:	20009cd4 	.word	0x20009cd4
 80013cc:	2000a370 	.word	0x2000a370

080013d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013d4:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <SystemInit+0x20>)
 80013d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013da:	4a05      	ldr	r2, [pc, #20]	; (80013f0 <SystemInit+0x20>)
 80013dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e4:	bf00      	nop
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80013f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800142c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013f8:	480d      	ldr	r0, [pc, #52]	; (8001430 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80013fa:	490e      	ldr	r1, [pc, #56]	; (8001434 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80013fc:	4a0e      	ldr	r2, [pc, #56]	; (8001438 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001400:	e002      	b.n	8001408 <LoopCopyDataInit>

08001402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001406:	3304      	adds	r3, #4

08001408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800140a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800140c:	d3f9      	bcc.n	8001402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140e:	4a0b      	ldr	r2, [pc, #44]	; (800143c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001410:	4c0b      	ldr	r4, [pc, #44]	; (8001440 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001414:	e001      	b.n	800141a <LoopFillZerobss>

08001416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001418:	3204      	adds	r2, #4

0800141a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800141a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800141c:	d3fb      	bcc.n	8001416 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800141e:	f7ff ffd7 	bl	80013d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001422:	f003 fc9f 	bl	8004d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001426:	f7ff f913 	bl	8000650 <main>
  bx  lr    
 800142a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800142c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001430:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001434:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001438:	08005810 	.word	0x08005810
  ldr r2, =_sbss
 800143c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001440:	2000a370 	.word	0x2000a370

08001444 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001444:	e7fe      	b.n	8001444 <ADC_IRQHandler>
	...

08001448 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800144c:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <HAL_Init+0x40>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a0d      	ldr	r2, [pc, #52]	; (8001488 <HAL_Init+0x40>)
 8001452:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001456:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001458:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <HAL_Init+0x40>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a0a      	ldr	r2, [pc, #40]	; (8001488 <HAL_Init+0x40>)
 800145e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001462:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001464:	4b08      	ldr	r3, [pc, #32]	; (8001488 <HAL_Init+0x40>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a07      	ldr	r2, [pc, #28]	; (8001488 <HAL_Init+0x40>)
 800146a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800146e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001470:	2003      	movs	r0, #3
 8001472:	f000 f94f 	bl	8001714 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001476:	2000      	movs	r0, #0
 8001478:	f000 f808 	bl	800148c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800147c:	f7ff fc5e 	bl	8000d3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40023c00 	.word	0x40023c00

0800148c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001494:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <HAL_InitTick+0x54>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <HAL_InitTick+0x58>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	4619      	mov	r1, r3
 800149e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014aa:	4618      	mov	r0, r3
 80014ac:	f000 f967 	bl	800177e <HAL_SYSTICK_Config>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e00e      	b.n	80014d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b0f      	cmp	r3, #15
 80014be:	d80a      	bhi.n	80014d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c0:	2200      	movs	r2, #0
 80014c2:	6879      	ldr	r1, [r7, #4]
 80014c4:	f04f 30ff 	mov.w	r0, #4294967295
 80014c8:	f000 f92f 	bl	800172a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014cc:	4a06      	ldr	r2, [pc, #24]	; (80014e8 <HAL_InitTick+0x5c>)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014d2:	2300      	movs	r3, #0
 80014d4:	e000      	b.n	80014d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000000 	.word	0x20000000
 80014e4:	20000008 	.word	0x20000008
 80014e8:	20000004 	.word	0x20000004

080014ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f0:	4b06      	ldr	r3, [pc, #24]	; (800150c <HAL_IncTick+0x20>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b06      	ldr	r3, [pc, #24]	; (8001510 <HAL_IncTick+0x24>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4413      	add	r3, r2
 80014fc:	4a04      	ldr	r2, [pc, #16]	; (8001510 <HAL_IncTick+0x24>)
 80014fe:	6013      	str	r3, [r2, #0]
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	20000008 	.word	0x20000008
 8001510:	2000a35c 	.word	0x2000a35c

08001514 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  return uwTick;
 8001518:	4b03      	ldr	r3, [pc, #12]	; (8001528 <HAL_GetTick+0x14>)
 800151a:	681b      	ldr	r3, [r3, #0]
}
 800151c:	4618      	mov	r0, r3
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	2000a35c 	.word	0x2000a35c

0800152c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001534:	f7ff ffee 	bl	8001514 <HAL_GetTick>
 8001538:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001544:	d005      	beq.n	8001552 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001546:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <HAL_Delay+0x44>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	461a      	mov	r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	4413      	add	r3, r2
 8001550:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001552:	bf00      	nop
 8001554:	f7ff ffde 	bl	8001514 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	429a      	cmp	r2, r3
 8001562:	d8f7      	bhi.n	8001554 <HAL_Delay+0x28>
  {
  }
}
 8001564:	bf00      	nop
 8001566:	bf00      	nop
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000008 	.word	0x20000008

08001574 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001584:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001590:	4013      	ands	r3, r2
 8001592:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800159c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a6:	4a04      	ldr	r2, [pc, #16]	; (80015b8 <__NVIC_SetPriorityGrouping+0x44>)
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	60d3      	str	r3, [r2, #12]
}
 80015ac:	bf00      	nop
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <__NVIC_GetPriorityGrouping+0x18>)
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	0a1b      	lsrs	r3, r3, #8
 80015c6:	f003 0307 	and.w	r3, r3, #7
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	db0b      	blt.n	8001602 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	f003 021f 	and.w	r2, r3, #31
 80015f0:	4907      	ldr	r1, [pc, #28]	; (8001610 <__NVIC_EnableIRQ+0x38>)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	095b      	lsrs	r3, r3, #5
 80015f8:	2001      	movs	r0, #1
 80015fa:	fa00 f202 	lsl.w	r2, r0, r2
 80015fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001602:	bf00      	nop
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	e000e100 	.word	0xe000e100

08001614 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	6039      	str	r1, [r7, #0]
 800161e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001624:	2b00      	cmp	r3, #0
 8001626:	db0a      	blt.n	800163e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	b2da      	uxtb	r2, r3
 800162c:	490c      	ldr	r1, [pc, #48]	; (8001660 <__NVIC_SetPriority+0x4c>)
 800162e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001632:	0112      	lsls	r2, r2, #4
 8001634:	b2d2      	uxtb	r2, r2
 8001636:	440b      	add	r3, r1
 8001638:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800163c:	e00a      	b.n	8001654 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	b2da      	uxtb	r2, r3
 8001642:	4908      	ldr	r1, [pc, #32]	; (8001664 <__NVIC_SetPriority+0x50>)
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	f003 030f 	and.w	r3, r3, #15
 800164a:	3b04      	subs	r3, #4
 800164c:	0112      	lsls	r2, r2, #4
 800164e:	b2d2      	uxtb	r2, r2
 8001650:	440b      	add	r3, r1
 8001652:	761a      	strb	r2, [r3, #24]
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	e000e100 	.word	0xe000e100
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001668:	b480      	push	{r7}
 800166a:	b089      	sub	sp, #36	; 0x24
 800166c:	af00      	add	r7, sp, #0
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	f003 0307 	and.w	r3, r3, #7
 800167a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	f1c3 0307 	rsb	r3, r3, #7
 8001682:	2b04      	cmp	r3, #4
 8001684:	bf28      	it	cs
 8001686:	2304      	movcs	r3, #4
 8001688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	3304      	adds	r3, #4
 800168e:	2b06      	cmp	r3, #6
 8001690:	d902      	bls.n	8001698 <NVIC_EncodePriority+0x30>
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3b03      	subs	r3, #3
 8001696:	e000      	b.n	800169a <NVIC_EncodePriority+0x32>
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800169c:	f04f 32ff 	mov.w	r2, #4294967295
 80016a0:	69bb      	ldr	r3, [r7, #24]
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	43da      	mvns	r2, r3
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	401a      	ands	r2, r3
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016b0:	f04f 31ff 	mov.w	r1, #4294967295
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ba:	43d9      	mvns	r1, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c0:	4313      	orrs	r3, r2
         );
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3724      	adds	r7, #36	; 0x24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
	...

080016d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	3b01      	subs	r3, #1
 80016dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016e0:	d301      	bcc.n	80016e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016e2:	2301      	movs	r3, #1
 80016e4:	e00f      	b.n	8001706 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016e6:	4a0a      	ldr	r2, [pc, #40]	; (8001710 <SysTick_Config+0x40>)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3b01      	subs	r3, #1
 80016ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ee:	210f      	movs	r1, #15
 80016f0:	f04f 30ff 	mov.w	r0, #4294967295
 80016f4:	f7ff ff8e 	bl	8001614 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016f8:	4b05      	ldr	r3, [pc, #20]	; (8001710 <SysTick_Config+0x40>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016fe:	4b04      	ldr	r3, [pc, #16]	; (8001710 <SysTick_Config+0x40>)
 8001700:	2207      	movs	r2, #7
 8001702:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	e000e010 	.word	0xe000e010

08001714 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f7ff ff29 	bl	8001574 <__NVIC_SetPriorityGrouping>
}
 8001722:	bf00      	nop
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}

0800172a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800172a:	b580      	push	{r7, lr}
 800172c:	b086      	sub	sp, #24
 800172e:	af00      	add	r7, sp, #0
 8001730:	4603      	mov	r3, r0
 8001732:	60b9      	str	r1, [r7, #8]
 8001734:	607a      	str	r2, [r7, #4]
 8001736:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800173c:	f7ff ff3e 	bl	80015bc <__NVIC_GetPriorityGrouping>
 8001740:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	68b9      	ldr	r1, [r7, #8]
 8001746:	6978      	ldr	r0, [r7, #20]
 8001748:	f7ff ff8e 	bl	8001668 <NVIC_EncodePriority>
 800174c:	4602      	mov	r2, r0
 800174e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001752:	4611      	mov	r1, r2
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff ff5d 	bl	8001614 <__NVIC_SetPriority>
}
 800175a:	bf00      	nop
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b082      	sub	sp, #8
 8001766:	af00      	add	r7, sp, #0
 8001768:	4603      	mov	r3, r0
 800176a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800176c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff ff31 	bl	80015d8 <__NVIC_EnableIRQ>
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b082      	sub	sp, #8
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f7ff ffa2 	bl	80016d0 <SysTick_Config>
 800178c:	4603      	mov	r3, r0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d101      	bne.n	80017a8 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e00e      	b.n	80017c6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	795b      	ldrb	r3, [r3, #5]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d105      	bne.n	80017be <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff fae7 	bl	8000d8c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2201      	movs	r2, #1
 80017c2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80017dc:	f7ff fe9a 	bl	8001514 <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e099      	b.n	8001920 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2202      	movs	r2, #2
 80017f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f022 0201 	bic.w	r2, r2, #1
 800180a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800180c:	e00f      	b.n	800182e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800180e:	f7ff fe81 	bl	8001514 <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b05      	cmp	r3, #5
 800181a:	d908      	bls.n	800182e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2220      	movs	r2, #32
 8001820:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2203      	movs	r2, #3
 8001826:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e078      	b.n	8001920 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	2b00      	cmp	r3, #0
 800183a:	d1e8      	bne.n	800180e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	4b38      	ldr	r3, [pc, #224]	; (8001928 <HAL_DMA_Init+0x158>)
 8001848:	4013      	ands	r3, r2
 800184a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685a      	ldr	r2, [r3, #4]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800185a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	691b      	ldr	r3, [r3, #16]
 8001860:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001866:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001872:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a1b      	ldr	r3, [r3, #32]
 8001878:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	4313      	orrs	r3, r2
 800187e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001884:	2b04      	cmp	r3, #4
 8001886:	d107      	bne.n	8001898 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001890:	4313      	orrs	r3, r2
 8001892:	697a      	ldr	r2, [r7, #20]
 8001894:	4313      	orrs	r3, r2
 8001896:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	f023 0307 	bic.w	r3, r3, #7
 80018ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018be:	2b04      	cmp	r3, #4
 80018c0:	d117      	bne.n	80018f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d00e      	beq.n	80018f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f000 fa6f 	bl	8001db8 <DMA_CheckFifoParam>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d008      	beq.n	80018f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2240      	movs	r2, #64	; 0x40
 80018e4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2201      	movs	r2, #1
 80018ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80018ee:	2301      	movs	r3, #1
 80018f0:	e016      	b.n	8001920 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	697a      	ldr	r2, [r7, #20]
 80018f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 fa26 	bl	8001d4c <DMA_CalcBaseAndBitshift>
 8001900:	4603      	mov	r3, r0
 8001902:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001908:	223f      	movs	r2, #63	; 0x3f
 800190a:	409a      	lsls	r2, r3
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2201      	movs	r2, #1
 800191a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	3718      	adds	r7, #24
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	f010803f 	.word	0xf010803f

0800192c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
 8001938:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800193a:	2300      	movs	r3, #0
 800193c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001942:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800194a:	2b01      	cmp	r3, #1
 800194c:	d101      	bne.n	8001952 <HAL_DMA_Start_IT+0x26>
 800194e:	2302      	movs	r3, #2
 8001950:	e040      	b.n	80019d4 <HAL_DMA_Start_IT+0xa8>
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2201      	movs	r2, #1
 8001956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b01      	cmp	r3, #1
 8001964:	d12f      	bne.n	80019c6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2202      	movs	r2, #2
 800196a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	2200      	movs	r2, #0
 8001972:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	68b9      	ldr	r1, [r7, #8]
 800197a:	68f8      	ldr	r0, [r7, #12]
 800197c:	f000 f9b8 	bl	8001cf0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001984:	223f      	movs	r2, #63	; 0x3f
 8001986:	409a      	lsls	r2, r3
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f042 0216 	orr.w	r2, r2, #22
 800199a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d007      	beq.n	80019b4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f042 0208 	orr.w	r2, r2, #8
 80019b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f042 0201 	orr.w	r2, r2, #1
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	e005      	b.n	80019d2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2200      	movs	r2, #0
 80019ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80019ce:	2302      	movs	r3, #2
 80019d0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80019d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3718      	adds	r7, #24
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80019e4:	2300      	movs	r3, #0
 80019e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80019e8:	4b92      	ldr	r3, [pc, #584]	; (8001c34 <HAL_DMA_IRQHandler+0x258>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a92      	ldr	r2, [pc, #584]	; (8001c38 <HAL_DMA_IRQHandler+0x25c>)
 80019ee:	fba2 2303 	umull	r2, r3, r2, r3
 80019f2:	0a9b      	lsrs	r3, r3, #10
 80019f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a06:	2208      	movs	r2, #8
 8001a08:	409a      	lsls	r2, r3
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d01a      	beq.n	8001a48 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0304 	and.w	r3, r3, #4
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d013      	beq.n	8001a48 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f022 0204 	bic.w	r2, r2, #4
 8001a2e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a34:	2208      	movs	r2, #8
 8001a36:	409a      	lsls	r2, r3
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a40:	f043 0201 	orr.w	r2, r3, #1
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	409a      	lsls	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4013      	ands	r3, r2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d012      	beq.n	8001a7e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	695b      	ldr	r3, [r3, #20]
 8001a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d00b      	beq.n	8001a7e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	409a      	lsls	r2, r3
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a76:	f043 0202 	orr.w	r2, r3, #2
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a82:	2204      	movs	r2, #4
 8001a84:	409a      	lsls	r2, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d012      	beq.n	8001ab4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0302 	and.w	r3, r3, #2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d00b      	beq.n	8001ab4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aa0:	2204      	movs	r2, #4
 8001aa2:	409a      	lsls	r2, r3
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aac:	f043 0204 	orr.w	r2, r3, #4
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ab8:	2210      	movs	r2, #16
 8001aba:	409a      	lsls	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d043      	beq.n	8001b4c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d03c      	beq.n	8001b4c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ad6:	2210      	movs	r2, #16
 8001ad8:	409a      	lsls	r2, r3
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d018      	beq.n	8001b1e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d108      	bne.n	8001b0c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d024      	beq.n	8001b4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	4798      	blx	r3
 8001b0a:	e01f      	b.n	8001b4c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d01b      	beq.n	8001b4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	4798      	blx	r3
 8001b1c:	e016      	b.n	8001b4c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d107      	bne.n	8001b3c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 0208 	bic.w	r2, r2, #8
 8001b3a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d003      	beq.n	8001b4c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b50:	2220      	movs	r2, #32
 8001b52:	409a      	lsls	r2, r3
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	4013      	ands	r3, r2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f000 808e 	beq.w	8001c7a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0310 	and.w	r3, r3, #16
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	f000 8086 	beq.w	8001c7a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b72:	2220      	movs	r2, #32
 8001b74:	409a      	lsls	r2, r3
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	2b05      	cmp	r3, #5
 8001b84:	d136      	bne.n	8001bf4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f022 0216 	bic.w	r2, r2, #22
 8001b94:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	695a      	ldr	r2, [r3, #20]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ba4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d103      	bne.n	8001bb6 <HAL_DMA_IRQHandler+0x1da>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d007      	beq.n	8001bc6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 0208 	bic.w	r2, r2, #8
 8001bc4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bca:	223f      	movs	r2, #63	; 0x3f
 8001bcc:	409a      	lsls	r2, r3
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d07d      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	4798      	blx	r3
        }
        return;
 8001bf2:	e078      	b.n	8001ce6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d01c      	beq.n	8001c3c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d108      	bne.n	8001c22 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d030      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	4798      	blx	r3
 8001c20:	e02b      	b.n	8001c7a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d027      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	4798      	blx	r3
 8001c32:	e022      	b.n	8001c7a <HAL_DMA_IRQHandler+0x29e>
 8001c34:	20000000 	.word	0x20000000
 8001c38:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10f      	bne.n	8001c6a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f022 0210 	bic.w	r2, r2, #16
 8001c58:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d032      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d022      	beq.n	8001cd4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2205      	movs	r2, #5
 8001c92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f022 0201 	bic.w	r2, r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	60bb      	str	r3, [r7, #8]
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d307      	bcc.n	8001cc2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d1f2      	bne.n	8001ca6 <HAL_DMA_IRQHandler+0x2ca>
 8001cc0:	e000      	b.n	8001cc4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001cc2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	4798      	blx	r3
 8001ce4:	e000      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001ce6:	bf00      	nop
    }
  }
}
 8001ce8:	3718      	adds	r7, #24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop

08001cf0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	607a      	str	r2, [r7, #4]
 8001cfc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d0c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	683a      	ldr	r2, [r7, #0]
 8001d14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	2b40      	cmp	r3, #64	; 0x40
 8001d1c:	d108      	bne.n	8001d30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d2e:	e007      	b.n	8001d40 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68ba      	ldr	r2, [r7, #8]
 8001d36:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	60da      	str	r2, [r3, #12]
}
 8001d40:	bf00      	nop
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	3b10      	subs	r3, #16
 8001d5c:	4a14      	ldr	r2, [pc, #80]	; (8001db0 <DMA_CalcBaseAndBitshift+0x64>)
 8001d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d62:	091b      	lsrs	r3, r3, #4
 8001d64:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d66:	4a13      	ldr	r2, [pc, #76]	; (8001db4 <DMA_CalcBaseAndBitshift+0x68>)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	461a      	mov	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2b03      	cmp	r3, #3
 8001d78:	d909      	bls.n	8001d8e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d82:	f023 0303 	bic.w	r3, r3, #3
 8001d86:	1d1a      	adds	r2, r3, #4
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	659a      	str	r2, [r3, #88]	; 0x58
 8001d8c:	e007      	b.n	8001d9e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d96:	f023 0303 	bic.w	r3, r3, #3
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3714      	adds	r7, #20
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	aaaaaaab 	.word	0xaaaaaaab
 8001db4:	08005794 	.word	0x08005794

08001db8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	699b      	ldr	r3, [r3, #24]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d11f      	bne.n	8001e12 <DMA_CheckFifoParam+0x5a>
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	2b03      	cmp	r3, #3
 8001dd6:	d856      	bhi.n	8001e86 <DMA_CheckFifoParam+0xce>
 8001dd8:	a201      	add	r2, pc, #4	; (adr r2, 8001de0 <DMA_CheckFifoParam+0x28>)
 8001dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dde:	bf00      	nop
 8001de0:	08001df1 	.word	0x08001df1
 8001de4:	08001e03 	.word	0x08001e03
 8001de8:	08001df1 	.word	0x08001df1
 8001dec:	08001e87 	.word	0x08001e87
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d046      	beq.n	8001e8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e00:	e043      	b.n	8001e8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e06:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e0a:	d140      	bne.n	8001e8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e10:	e03d      	b.n	8001e8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e1a:	d121      	bne.n	8001e60 <DMA_CheckFifoParam+0xa8>
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d837      	bhi.n	8001e92 <DMA_CheckFifoParam+0xda>
 8001e22:	a201      	add	r2, pc, #4	; (adr r2, 8001e28 <DMA_CheckFifoParam+0x70>)
 8001e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e28:	08001e39 	.word	0x08001e39
 8001e2c:	08001e3f 	.word	0x08001e3f
 8001e30:	08001e39 	.word	0x08001e39
 8001e34:	08001e51 	.word	0x08001e51
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8001e3c:	e030      	b.n	8001ea0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d025      	beq.n	8001e96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e4e:	e022      	b.n	8001e96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e54:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e58:	d11f      	bne.n	8001e9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e5e:	e01c      	b.n	8001e9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d903      	bls.n	8001e6e <DMA_CheckFifoParam+0xb6>
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	2b03      	cmp	r3, #3
 8001e6a:	d003      	beq.n	8001e74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e6c:	e018      	b.n	8001ea0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	73fb      	strb	r3, [r7, #15]
      break;
 8001e72:	e015      	b.n	8001ea0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d00e      	beq.n	8001e9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
      break;
 8001e84:	e00b      	b.n	8001e9e <DMA_CheckFifoParam+0xe6>
      break;
 8001e86:	bf00      	nop
 8001e88:	e00a      	b.n	8001ea0 <DMA_CheckFifoParam+0xe8>
      break;
 8001e8a:	bf00      	nop
 8001e8c:	e008      	b.n	8001ea0 <DMA_CheckFifoParam+0xe8>
      break;
 8001e8e:	bf00      	nop
 8001e90:	e006      	b.n	8001ea0 <DMA_CheckFifoParam+0xe8>
      break;
 8001e92:	bf00      	nop
 8001e94:	e004      	b.n	8001ea0 <DMA_CheckFifoParam+0xe8>
      break;
 8001e96:	bf00      	nop
 8001e98:	e002      	b.n	8001ea0 <DMA_CheckFifoParam+0xe8>
      break;   
 8001e9a:	bf00      	nop
 8001e9c:	e000      	b.n	8001ea0 <DMA_CheckFifoParam+0xe8>
      break;
 8001e9e:	bf00      	nop
    }
  } 
  
  return status; 
 8001ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop

08001eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b089      	sub	sp, #36	; 0x24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
 8001eca:	e177      	b.n	80021bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ecc:	2201      	movs	r2, #1
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	697a      	ldr	r2, [r7, #20]
 8001edc:	4013      	ands	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	f040 8166 	bne.w	80021b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d005      	beq.n	8001f02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d130      	bne.n	8001f64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	2203      	movs	r2, #3
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43db      	mvns	r3, r3
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	4013      	ands	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	68da      	ldr	r2, [r3, #12]
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	69ba      	ldr	r2, [r7, #24]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	69ba      	ldr	r2, [r7, #24]
 8001f30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f38:	2201      	movs	r2, #1
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	43db      	mvns	r3, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4013      	ands	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	091b      	lsrs	r3, r3, #4
 8001f4e:	f003 0201 	and.w	r2, r3, #1
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f003 0303 	and.w	r3, r3, #3
 8001f6c:	2b03      	cmp	r3, #3
 8001f6e:	d017      	beq.n	8001fa0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	2203      	movs	r2, #3
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	43db      	mvns	r3, r3
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	4013      	ands	r3, r2
 8001f86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f003 0303 	and.w	r3, r3, #3
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d123      	bne.n	8001ff4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	08da      	lsrs	r2, r3, #3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3208      	adds	r2, #8
 8001fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	f003 0307 	and.w	r3, r3, #7
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	220f      	movs	r2, #15
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	69ba      	ldr	r2, [r7, #24]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	691a      	ldr	r2, [r3, #16]
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	08da      	lsrs	r2, r3, #3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	3208      	adds	r2, #8
 8001fee:	69b9      	ldr	r1, [r7, #24]
 8001ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	2203      	movs	r2, #3
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	43db      	mvns	r3, r3
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	4013      	ands	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f003 0203 	and.w	r2, r3, #3
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	4313      	orrs	r3, r2
 8002020:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 80c0 	beq.w	80021b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	4b66      	ldr	r3, [pc, #408]	; (80021d4 <HAL_GPIO_Init+0x324>)
 800203c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203e:	4a65      	ldr	r2, [pc, #404]	; (80021d4 <HAL_GPIO_Init+0x324>)
 8002040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002044:	6453      	str	r3, [r2, #68]	; 0x44
 8002046:	4b63      	ldr	r3, [pc, #396]	; (80021d4 <HAL_GPIO_Init+0x324>)
 8002048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002052:	4a61      	ldr	r2, [pc, #388]	; (80021d8 <HAL_GPIO_Init+0x328>)
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	089b      	lsrs	r3, r3, #2
 8002058:	3302      	adds	r3, #2
 800205a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800205e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	f003 0303 	and.w	r3, r3, #3
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	220f      	movs	r2, #15
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	43db      	mvns	r3, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4013      	ands	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a58      	ldr	r2, [pc, #352]	; (80021dc <HAL_GPIO_Init+0x32c>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d037      	beq.n	80020ee <HAL_GPIO_Init+0x23e>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a57      	ldr	r2, [pc, #348]	; (80021e0 <HAL_GPIO_Init+0x330>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d031      	beq.n	80020ea <HAL_GPIO_Init+0x23a>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a56      	ldr	r2, [pc, #344]	; (80021e4 <HAL_GPIO_Init+0x334>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d02b      	beq.n	80020e6 <HAL_GPIO_Init+0x236>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a55      	ldr	r2, [pc, #340]	; (80021e8 <HAL_GPIO_Init+0x338>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d025      	beq.n	80020e2 <HAL_GPIO_Init+0x232>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a54      	ldr	r2, [pc, #336]	; (80021ec <HAL_GPIO_Init+0x33c>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d01f      	beq.n	80020de <HAL_GPIO_Init+0x22e>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a53      	ldr	r2, [pc, #332]	; (80021f0 <HAL_GPIO_Init+0x340>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d019      	beq.n	80020da <HAL_GPIO_Init+0x22a>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a52      	ldr	r2, [pc, #328]	; (80021f4 <HAL_GPIO_Init+0x344>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d013      	beq.n	80020d6 <HAL_GPIO_Init+0x226>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a51      	ldr	r2, [pc, #324]	; (80021f8 <HAL_GPIO_Init+0x348>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d00d      	beq.n	80020d2 <HAL_GPIO_Init+0x222>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a50      	ldr	r2, [pc, #320]	; (80021fc <HAL_GPIO_Init+0x34c>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d007      	beq.n	80020ce <HAL_GPIO_Init+0x21e>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a4f      	ldr	r2, [pc, #316]	; (8002200 <HAL_GPIO_Init+0x350>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d101      	bne.n	80020ca <HAL_GPIO_Init+0x21a>
 80020c6:	2309      	movs	r3, #9
 80020c8:	e012      	b.n	80020f0 <HAL_GPIO_Init+0x240>
 80020ca:	230a      	movs	r3, #10
 80020cc:	e010      	b.n	80020f0 <HAL_GPIO_Init+0x240>
 80020ce:	2308      	movs	r3, #8
 80020d0:	e00e      	b.n	80020f0 <HAL_GPIO_Init+0x240>
 80020d2:	2307      	movs	r3, #7
 80020d4:	e00c      	b.n	80020f0 <HAL_GPIO_Init+0x240>
 80020d6:	2306      	movs	r3, #6
 80020d8:	e00a      	b.n	80020f0 <HAL_GPIO_Init+0x240>
 80020da:	2305      	movs	r3, #5
 80020dc:	e008      	b.n	80020f0 <HAL_GPIO_Init+0x240>
 80020de:	2304      	movs	r3, #4
 80020e0:	e006      	b.n	80020f0 <HAL_GPIO_Init+0x240>
 80020e2:	2303      	movs	r3, #3
 80020e4:	e004      	b.n	80020f0 <HAL_GPIO_Init+0x240>
 80020e6:	2302      	movs	r3, #2
 80020e8:	e002      	b.n	80020f0 <HAL_GPIO_Init+0x240>
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <HAL_GPIO_Init+0x240>
 80020ee:	2300      	movs	r3, #0
 80020f0:	69fa      	ldr	r2, [r7, #28]
 80020f2:	f002 0203 	and.w	r2, r2, #3
 80020f6:	0092      	lsls	r2, r2, #2
 80020f8:	4093      	lsls	r3, r2
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002100:	4935      	ldr	r1, [pc, #212]	; (80021d8 <HAL_GPIO_Init+0x328>)
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	089b      	lsrs	r3, r3, #2
 8002106:	3302      	adds	r3, #2
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800210e:	4b3d      	ldr	r3, [pc, #244]	; (8002204 <HAL_GPIO_Init+0x354>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	43db      	mvns	r3, r3
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	4013      	ands	r3, r2
 800211c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d003      	beq.n	8002132 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	4313      	orrs	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002132:	4a34      	ldr	r2, [pc, #208]	; (8002204 <HAL_GPIO_Init+0x354>)
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002138:	4b32      	ldr	r3, [pc, #200]	; (8002204 <HAL_GPIO_Init+0x354>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	43db      	mvns	r3, r3
 8002142:	69ba      	ldr	r2, [r7, #24]
 8002144:	4013      	ands	r3, r2
 8002146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d003      	beq.n	800215c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	4313      	orrs	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800215c:	4a29      	ldr	r2, [pc, #164]	; (8002204 <HAL_GPIO_Init+0x354>)
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002162:	4b28      	ldr	r3, [pc, #160]	; (8002204 <HAL_GPIO_Init+0x354>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	43db      	mvns	r3, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4013      	ands	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d003      	beq.n	8002186 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	4313      	orrs	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002186:	4a1f      	ldr	r2, [pc, #124]	; (8002204 <HAL_GPIO_Init+0x354>)
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800218c:	4b1d      	ldr	r3, [pc, #116]	; (8002204 <HAL_GPIO_Init+0x354>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	43db      	mvns	r3, r3
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4013      	ands	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d003      	beq.n	80021b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021b0:	4a14      	ldr	r2, [pc, #80]	; (8002204 <HAL_GPIO_Init+0x354>)
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3301      	adds	r3, #1
 80021ba:	61fb      	str	r3, [r7, #28]
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	2b0f      	cmp	r3, #15
 80021c0:	f67f ae84 	bls.w	8001ecc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021c4:	bf00      	nop
 80021c6:	bf00      	nop
 80021c8:	3724      	adds	r7, #36	; 0x24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40013800 	.word	0x40013800
 80021dc:	40020000 	.word	0x40020000
 80021e0:	40020400 	.word	0x40020400
 80021e4:	40020800 	.word	0x40020800
 80021e8:	40020c00 	.word	0x40020c00
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40021400 	.word	0x40021400
 80021f4:	40021800 	.word	0x40021800
 80021f8:	40021c00 	.word	0x40021c00
 80021fc:	40022000 	.word	0x40022000
 8002200:	40022400 	.word	0x40022400
 8002204:	40013c00 	.word	0x40013c00

08002208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	460b      	mov	r3, r1
 8002212:	807b      	strh	r3, [r7, #2]
 8002214:	4613      	mov	r3, r2
 8002216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002218:	787b      	ldrb	r3, [r7, #1]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d003      	beq.n	8002226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800221e:	887a      	ldrh	r2, [r7, #2]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002224:	e003      	b.n	800222e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002226:	887b      	ldrh	r3, [r7, #2]
 8002228:	041a      	lsls	r2, r3, #16
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	619a      	str	r2, [r3, #24]
}
 800222e:	bf00      	nop
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr

0800223a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800223a:	b480      	push	{r7}
 800223c:	b085      	sub	sp, #20
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
 8002242:	460b      	mov	r3, r1
 8002244:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	695b      	ldr	r3, [r3, #20]
 800224a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800224c:	887a      	ldrh	r2, [r7, #2]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	4013      	ands	r3, r2
 8002252:	041a      	lsls	r2, r3, #16
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	43d9      	mvns	r1, r3
 8002258:	887b      	ldrh	r3, [r7, #2]
 800225a:	400b      	ands	r3, r1
 800225c:	431a      	orrs	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	619a      	str	r2, [r3, #24]
}
 8002262:	bf00      	nop
 8002264:	3714      	adds	r7, #20
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
	...

08002270 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b088      	sub	sp, #32
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e128      	b.n	80024d4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002288:	b2db      	uxtb	r3, r3
 800228a:	2b00      	cmp	r3, #0
 800228c:	d109      	bne.n	80022a2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a90      	ldr	r2, [pc, #576]	; (80024dc <HAL_I2S_Init+0x26c>)
 800229a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f7fe fd97 	bl	8000dd0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2202      	movs	r2, #2
 80022a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	69db      	ldr	r3, [r3, #28]
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	6812      	ldr	r2, [r2, #0]
 80022b4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80022b8:	f023 030f 	bic.w	r3, r3, #15
 80022bc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2202      	movs	r2, #2
 80022c4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d060      	beq.n	8002390 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80022d6:	2310      	movs	r3, #16
 80022d8:	617b      	str	r3, [r7, #20]
 80022da:	e001      	b.n	80022e0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80022dc:	2320      	movs	r3, #32
 80022de:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	2b20      	cmp	r3, #32
 80022e6:	d802      	bhi.n	80022ee <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80022ee:	2001      	movs	r0, #1
 80022f0:	f001 fde8 	bl	8003ec4 <HAL_RCCEx_GetPeriphCLKFreq>
 80022f4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	691b      	ldr	r3, [r3, #16]
 80022fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022fe:	d125      	bne.n	800234c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d010      	beq.n	800232a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	68fa      	ldr	r2, [r7, #12]
 800230e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002312:	4613      	mov	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	4413      	add	r3, r2
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	461a      	mov	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	fbb2 f3f3 	udiv	r3, r2, r3
 8002324:	3305      	adds	r3, #5
 8002326:	613b      	str	r3, [r7, #16]
 8002328:	e01f      	b.n	800236a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	fbb2 f2f3 	udiv	r2, r2, r3
 8002334:	4613      	mov	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	461a      	mov	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	fbb2 f3f3 	udiv	r3, r2, r3
 8002346:	3305      	adds	r3, #5
 8002348:	613b      	str	r3, [r7, #16]
 800234a:	e00e      	b.n	800236a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	fbb2 f2f3 	udiv	r2, r2, r3
 8002354:	4613      	mov	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	461a      	mov	r2, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	fbb2 f3f3 	udiv	r3, r2, r3
 8002366:	3305      	adds	r3, #5
 8002368:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	4a5c      	ldr	r2, [pc, #368]	; (80024e0 <HAL_I2S_Init+0x270>)
 800236e:	fba2 2303 	umull	r2, r3, r2, r3
 8002372:	08db      	lsrs	r3, r3, #3
 8002374:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	085b      	lsrs	r3, r3, #1
 8002386:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	021b      	lsls	r3, r3, #8
 800238c:	61bb      	str	r3, [r7, #24]
 800238e:	e003      	b.n	8002398 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002390:	2302      	movs	r3, #2
 8002392:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002394:	2300      	movs	r3, #0
 8002396:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d902      	bls.n	80023a4 <HAL_I2S_Init+0x134>
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	2bff      	cmp	r3, #255	; 0xff
 80023a2:	d907      	bls.n	80023b4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a8:	f043 0210 	orr.w	r2, r3, #16
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e08f      	b.n	80024d4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	691a      	ldr	r2, [r3, #16]
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	ea42 0103 	orr.w	r1, r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	69fa      	ldr	r2, [r7, #28]
 80023c4:	430a      	orrs	r2, r1
 80023c6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	69db      	ldr	r3, [r3, #28]
 80023ce:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80023d2:	f023 030f 	bic.w	r3, r3, #15
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	6851      	ldr	r1, [r2, #4]
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6892      	ldr	r2, [r2, #8]
 80023de:	4311      	orrs	r1, r2
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	68d2      	ldr	r2, [r2, #12]
 80023e4:	4311      	orrs	r1, r2
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	6992      	ldr	r2, [r2, #24]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	431a      	orrs	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023f6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a1b      	ldr	r3, [r3, #32]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d161      	bne.n	80024c4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a38      	ldr	r2, [pc, #224]	; (80024e4 <HAL_I2S_Init+0x274>)
 8002404:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a37      	ldr	r2, [pc, #220]	; (80024e8 <HAL_I2S_Init+0x278>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d101      	bne.n	8002414 <HAL_I2S_Init+0x1a4>
 8002410:	4b36      	ldr	r3, [pc, #216]	; (80024ec <HAL_I2S_Init+0x27c>)
 8002412:	e001      	b.n	8002418 <HAL_I2S_Init+0x1a8>
 8002414:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	6812      	ldr	r2, [r2, #0]
 800241e:	4932      	ldr	r1, [pc, #200]	; (80024e8 <HAL_I2S_Init+0x278>)
 8002420:	428a      	cmp	r2, r1
 8002422:	d101      	bne.n	8002428 <HAL_I2S_Init+0x1b8>
 8002424:	4a31      	ldr	r2, [pc, #196]	; (80024ec <HAL_I2S_Init+0x27c>)
 8002426:	e001      	b.n	800242c <HAL_I2S_Init+0x1bc>
 8002428:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800242c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002430:	f023 030f 	bic.w	r3, r3, #15
 8002434:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a2b      	ldr	r2, [pc, #172]	; (80024e8 <HAL_I2S_Init+0x278>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d101      	bne.n	8002444 <HAL_I2S_Init+0x1d4>
 8002440:	4b2a      	ldr	r3, [pc, #168]	; (80024ec <HAL_I2S_Init+0x27c>)
 8002442:	e001      	b.n	8002448 <HAL_I2S_Init+0x1d8>
 8002444:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002448:	2202      	movs	r2, #2
 800244a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a25      	ldr	r2, [pc, #148]	; (80024e8 <HAL_I2S_Init+0x278>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d101      	bne.n	800245a <HAL_I2S_Init+0x1ea>
 8002456:	4b25      	ldr	r3, [pc, #148]	; (80024ec <HAL_I2S_Init+0x27c>)
 8002458:	e001      	b.n	800245e <HAL_I2S_Init+0x1ee>
 800245a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800246a:	d003      	beq.n	8002474 <HAL_I2S_Init+0x204>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d103      	bne.n	800247c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002474:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002478:	613b      	str	r3, [r7, #16]
 800247a:	e001      	b.n	8002480 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800247c:	2300      	movs	r3, #0
 800247e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800248a:	4313      	orrs	r3, r2
 800248c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002494:	4313      	orrs	r3, r2
 8002496:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800249e:	4313      	orrs	r3, r2
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	897b      	ldrh	r3, [r7, #10]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024ac:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a0d      	ldr	r2, [pc, #52]	; (80024e8 <HAL_I2S_Init+0x278>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d101      	bne.n	80024bc <HAL_I2S_Init+0x24c>
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <HAL_I2S_Init+0x27c>)
 80024ba:	e001      	b.n	80024c0 <HAL_I2S_Init+0x250>
 80024bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80024c0:	897a      	ldrh	r2, [r7, #10]
 80024c2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2201      	movs	r2, #1
 80024ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3720      	adds	r7, #32
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	080025e7 	.word	0x080025e7
 80024e0:	cccccccd 	.word	0xcccccccd
 80024e4:	08002a11 	.word	0x08002a11
 80024e8:	40003800 	.word	0x40003800
 80024ec:	40003400 	.word	0x40003400

080024f0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002538:	881a      	ldrh	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002544:	1c9a      	adds	r2, r3, #2
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800254e:	b29b      	uxth	r3, r3
 8002550:	3b01      	subs	r3, #1
 8002552:	b29a      	uxth	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800255c:	b29b      	uxth	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10e      	bne.n	8002580 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	685a      	ldr	r2, [r3, #4]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002570:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2201      	movs	r2, #1
 8002576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7ff ffb8 	bl	80024f0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002580:	bf00      	nop
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68da      	ldr	r2, [r3, #12]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259a:	b292      	uxth	r2, r2
 800259c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a2:	1c9a      	adds	r2, r3, #2
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	3b01      	subs	r3, #1
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d10e      	bne.n	80025de <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	685a      	ldr	r2, [r3, #4]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80025ce:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7ff ff93 	bl	8002504 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b086      	sub	sp, #24
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d13a      	bne.n	8002678 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f003 0301 	and.w	r3, r3, #1
 8002608:	2b01      	cmp	r3, #1
 800260a:	d109      	bne.n	8002620 <I2S_IRQHandler+0x3a>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002616:	2b40      	cmp	r3, #64	; 0x40
 8002618:	d102      	bne.n	8002620 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff ffb4 	bl	8002588 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002626:	2b40      	cmp	r3, #64	; 0x40
 8002628:	d126      	bne.n	8002678 <I2S_IRQHandler+0x92>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f003 0320 	and.w	r3, r3, #32
 8002634:	2b20      	cmp	r3, #32
 8002636:	d11f      	bne.n	8002678 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002646:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002648:	2300      	movs	r3, #0
 800264a:	613b      	str	r3, [r7, #16]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	613b      	str	r3, [r7, #16]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	613b      	str	r3, [r7, #16]
 800265c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266a:	f043 0202 	orr.w	r2, r3, #2
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7ff ff50 	bl	8002518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b03      	cmp	r3, #3
 8002682:	d136      	bne.n	80026f2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b02      	cmp	r3, #2
 800268c:	d109      	bne.n	80026a2 <I2S_IRQHandler+0xbc>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002698:	2b80      	cmp	r3, #128	; 0x80
 800269a:	d102      	bne.n	80026a2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f7ff ff45 	bl	800252c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	f003 0308 	and.w	r3, r3, #8
 80026a8:	2b08      	cmp	r3, #8
 80026aa:	d122      	bne.n	80026f2 <I2S_IRQHandler+0x10c>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f003 0320 	and.w	r3, r3, #32
 80026b6:	2b20      	cmp	r3, #32
 80026b8:	d11b      	bne.n	80026f2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80026c8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80026ca:	2300      	movs	r3, #0
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e4:	f043 0204 	orr.w	r2, r3, #4
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff ff13 	bl	8002518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80026f2:	bf00      	nop
 80026f4:	3718      	adds	r7, #24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <HAL_I2SEx_TransmitReceive_DMA>:
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s,
                                                uint16_t *pTxData,
                                                uint16_t *pRxData,
                                                uint16_t Size)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b088      	sub	sp, #32
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
 8002708:	807b      	strh	r3, [r7, #2]
  uint32_t *tmp = NULL;
 800270a:	2300      	movs	r3, #0
 800270c:	61bb      	str	r3, [r7, #24]
  uint32_t tmp1 = 0U;
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002712:	2300      	movs	r3, #0
 8002714:	77fb      	strb	r3, [r7, #31]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b01      	cmp	r3, #1
 8002720:	d002      	beq.n	8002728 <HAL_I2SEx_TransmitReceive_DMA+0x2c>
  {
    errorcode = HAL_BUSY;
 8002722:	2302      	movs	r3, #2
 8002724:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002726:	e160      	b.n	80029ea <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d005      	beq.n	800273a <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d002      	beq.n	800273a <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8002734:	887b      	ldrh	r3, [r7, #2]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_I2SEx_TransmitReceive_DMA+0x42>
  {
    return  HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e15a      	b.n	80029f4 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b01      	cmp	r3, #1
 8002748:	d101      	bne.n	800274e <HAL_I2SEx_TransmitReceive_DMA+0x52>
 800274a:	2302      	movs	r3, #2
 800274c:	e152      	b.n	80029f4 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2201      	movs	r2, #1
 8002752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  hi2s->pTxBuffPtr = pTxData;
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	62da      	str	r2, [r3, #44]	; 0x2c

  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	617b      	str	r3, [r7, #20]
  /* Check the Data format: When a 16-bit data frame or a 16-bit data frame extended
  is selected during the I2S configuration phase, the Size parameter means the number
  of 16-bit data length in the transaction and when a 24-bit data frame or a 32-bit data
  frame is selected the Size parameter means the number of 16-bit data length. */
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	2b03      	cmp	r3, #3
 8002772:	d002      	beq.n	800277a <HAL_I2SEx_TransmitReceive_DMA+0x7e>
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	2b05      	cmp	r3, #5
 8002778:	d114      	bne.n	80027a4 <HAL_I2SEx_TransmitReceive_DMA+0xa8>
  {
    hi2s->TxXferSize  = (Size << 1U);
 800277a:	887b      	ldrh	r3, [r7, #2]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	b29a      	uxth	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002784:	887b      	ldrh	r3, [r7, #2]
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	b29a      	uxth	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 800278e:	887b      	ldrh	r3, [r7, #2]
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	b29a      	uxth	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002798:	887b      	ldrh	r3, [r7, #2]
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	b29a      	uxth	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	865a      	strh	r2, [r3, #50]	; 0x32
 80027a2:	e00b      	b.n	80027bc <HAL_I2SEx_TransmitReceive_DMA+0xc0>
  }
  else
  {
    hi2s->TxXferSize  = Size;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	887a      	ldrh	r2, [r7, #2]
 80027a8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	887a      	ldrh	r2, [r7, #2]
 80027ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	887a      	ldrh	r2, [r7, #2]
 80027b4:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	887a      	ldrh	r2, [r7, #2]
 80027ba:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2200      	movs	r2, #0
 80027c0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2205      	movs	r2, #5
 80027c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ce:	4a8b      	ldr	r2, [pc, #556]	; (80029fc <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 80027d0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d6:	4a8a      	ldr	r2, [pc, #552]	; (8002a00 <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 80027d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027de:	4a89      	ldr	r2, [pc, #548]	; (8002a04 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 80027e0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the I2S Tx DMA Half transfer complete callback as NULL */
  hi2s->hdmatx->XferHalfCpltCallback  = NULL;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027e6:	2200      	movs	r2, #0
 80027e8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback as NULL */
  hi2s->hdmatx->XferCpltCallback  = NULL;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ee:	2200      	movs	r2, #0
 80027f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Tx DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f6:	4a83      	ldr	r2, [pc, #524]	; (8002a04 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 80027f8:	64da      	str	r2, [r3, #76]	; 0x4c

  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	69db      	ldr	r3, [r3, #28]
 8002800:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002804:	617b      	str	r3, [r7, #20]
  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800280c:	d002      	beq.n	8002814 <HAL_I2SEx_TransmitReceive_DMA+0x118>
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d16b      	bne.n	80028ec <HAL_I2SEx_TransmitReceive_DMA+0x1f0>
  {
    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8002814:	1d3b      	adds	r3, r7, #4
 8002816:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a79      	ldr	r2, [pc, #484]	; (8002a08 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d101      	bne.n	800282a <HAL_I2SEx_TransmitReceive_DMA+0x12e>
 8002826:	4b79      	ldr	r3, [pc, #484]	; (8002a0c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002828:	e001      	b.n	800282e <HAL_I2SEx_TransmitReceive_DMA+0x132>
 800282a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800282e:	330c      	adds	r3, #12
 8002830:	4619      	mov	r1, r3
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800283a:	b29b      	uxth	r3, r3
 800283c:	f7ff f876 	bl	800192c <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a70      	ldr	r2, [pc, #448]	; (8002a08 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d101      	bne.n	800284e <HAL_I2SEx_TransmitReceive_DMA+0x152>
 800284a:	4b70      	ldr	r3, [pc, #448]	; (8002a0c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800284c:	e001      	b.n	8002852 <HAL_I2SEx_TransmitReceive_DMA+0x156>
 800284e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002852:	685a      	ldr	r2, [r3, #4]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	496b      	ldr	r1, [pc, #428]	; (8002a08 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800285a:	428b      	cmp	r3, r1
 800285c:	d101      	bne.n	8002862 <HAL_I2SEx_TransmitReceive_DMA+0x166>
 800285e:	4b6b      	ldr	r3, [pc, #428]	; (8002a0c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002860:	e001      	b.n	8002866 <HAL_I2SEx_TransmitReceive_DMA+0x16a>
 8002862:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002866:	f042 0201 	orr.w	r2, r2, #1
 800286a:	605a      	str	r2, [r3, #4]

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 800286c:	f107 0308 	add.w	r3, r7, #8
 8002870:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	6819      	ldr	r1, [r3, #0]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	330c      	adds	r3, #12
 8002880:	461a      	mov	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002886:	b29b      	uxth	r3, r3
 8002888:	f7ff f850 	bl	800192c <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f042 0202 	orr.w	r2, r2, #2
 800289a:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028aa:	f000 809e 	beq.w	80029ea <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    {
      /* Enable I2Sext(receiver) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a55      	ldr	r2, [pc, #340]	; (8002a08 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d101      	bne.n	80028bc <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
 80028b8:	4b54      	ldr	r3, [pc, #336]	; (8002a0c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 80028ba:	e001      	b.n	80028c0 <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
 80028bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80028c0:	69da      	ldr	r2, [r3, #28]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4950      	ldr	r1, [pc, #320]	; (8002a08 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 80028c8:	428b      	cmp	r3, r1
 80028ca:	d101      	bne.n	80028d0 <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 80028cc:	4b4f      	ldr	r3, [pc, #316]	; (8002a0c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 80028ce:	e001      	b.n	80028d4 <HAL_I2SEx_TransmitReceive_DMA+0x1d8>
 80028d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80028d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028d8:	61da      	str	r2, [r3, #28]

      /* Enable I2S peripheral after the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	69da      	ldr	r2, [r3, #28]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028e8:	61da      	str	r2, [r3, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80028ea:	e07e      	b.n	80029ea <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }
  else
  {
    /* Check if Master Receiver mode is selected */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80028fa:	d10a      	bne.n	8002912 <HAL_I2SEx_TransmitReceive_DMA+0x216>
    {
      /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
      access to the SPI_SR register. */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80028fc:	2300      	movs	r3, #0
 80028fe:	613b      	str	r3, [r7, #16]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	613b      	str	r3, [r7, #16]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	613b      	str	r3, [r7, #16]
 8002910:	693b      	ldr	r3, [r7, #16]
    }
    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 8002912:	f107 0308 	add.w	r3, r7, #8
 8002916:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	6819      	ldr	r1, [r3, #0]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a38      	ldr	r2, [pc, #224]	; (8002a08 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d101      	bne.n	800292e <HAL_I2SEx_TransmitReceive_DMA+0x232>
 800292a:	4b38      	ldr	r3, [pc, #224]	; (8002a0c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800292c:	e001      	b.n	8002932 <HAL_I2SEx_TransmitReceive_DMA+0x236>
 800292e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002932:	330c      	adds	r3, #12
 8002934:	461a      	mov	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800293a:	b29b      	uxth	r3, r3
 800293c:	f7fe fff6 	bl	800192c <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a30      	ldr	r2, [pc, #192]	; (8002a08 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d101      	bne.n	800294e <HAL_I2SEx_TransmitReceive_DMA+0x252>
 800294a:	4b30      	ldr	r3, [pc, #192]	; (8002a0c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800294c:	e001      	b.n	8002952 <HAL_I2SEx_TransmitReceive_DMA+0x256>
 800294e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	492b      	ldr	r1, [pc, #172]	; (8002a08 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800295a:	428b      	cmp	r3, r1
 800295c:	d101      	bne.n	8002962 <HAL_I2SEx_TransmitReceive_DMA+0x266>
 800295e:	4b2b      	ldr	r3, [pc, #172]	; (8002a0c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002960:	e001      	b.n	8002966 <HAL_I2SEx_TransmitReceive_DMA+0x26a>
 8002962:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002966:	f042 0202 	orr.w	r2, r2, #2
 800296a:	605a      	str	r2, [r3, #4]

    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 800296c:	1d3b      	adds	r3, r7, #4
 800296e:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	330c      	adds	r3, #12
 800297a:	4619      	mov	r1, r3
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002984:	b29b      	uxth	r3, r3
 8002986:	f7fe ffd1 	bl	800192c <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	685a      	ldr	r2, [r3, #4]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f042 0201 	orr.w	r2, r2, #1
 8002998:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	69db      	ldr	r3, [r3, #28]
 80029a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029a8:	d01e      	beq.n	80029e8 <HAL_I2SEx_TransmitReceive_DMA+0x2ec>
    {
      /* Enable I2Sext(transmitter) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a16      	ldr	r2, [pc, #88]	; (8002a08 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d101      	bne.n	80029b8 <HAL_I2SEx_TransmitReceive_DMA+0x2bc>
 80029b4:	4b15      	ldr	r3, [pc, #84]	; (8002a0c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 80029b6:	e001      	b.n	80029bc <HAL_I2SEx_TransmitReceive_DMA+0x2c0>
 80029b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80029bc:	69da      	ldr	r2, [r3, #28]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4911      	ldr	r1, [pc, #68]	; (8002a08 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 80029c4:	428b      	cmp	r3, r1
 80029c6:	d101      	bne.n	80029cc <HAL_I2SEx_TransmitReceive_DMA+0x2d0>
 80029c8:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 80029ca:	e001      	b.n	80029d0 <HAL_I2SEx_TransmitReceive_DMA+0x2d4>
 80029cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80029d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029d4:	61da      	str	r2, [r3, #28]
      /* Enable I2S peripheral before the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	69da      	ldr	r2, [r3, #28]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029e4:	61da      	str	r2, [r3, #28]
 80029e6:	e000      	b.n	80029ea <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }

error :
 80029e8:	bf00      	nop
  __HAL_UNLOCK(hi2s);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return errorcode;
 80029f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3720      	adds	r7, #32
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	08002cb9 	.word	0x08002cb9
 8002a00:	08002cd5 	.word	0x08002cd5
 8002a04:	08002dad 	.word	0x08002dad
 8002a08:	40003800 	.word	0x40003800
 8002a0c:	40003400 	.word	0x40003400

08002a10 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4aa2      	ldr	r2, [pc, #648]	; (8002cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d101      	bne.n	8002a2e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002a2a:	4ba2      	ldr	r3, [pc, #648]	; (8002cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002a2c:	e001      	b.n	8002a32 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002a2e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a9b      	ldr	r2, [pc, #620]	; (8002cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d101      	bne.n	8002a4c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002a48:	4b9a      	ldr	r3, [pc, #616]	; (8002cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002a4a:	e001      	b.n	8002a50 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002a4c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a5c:	d004      	beq.n	8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f040 8099 	bne.w	8002b9a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d107      	bne.n	8002a82 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d002      	beq.n	8002a82 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 f9d5 	bl	8002e2c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d107      	bne.n	8002a9c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d002      	beq.n	8002a9c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 fa78 	bl	8002f8c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aa2:	2b40      	cmp	r3, #64	; 0x40
 8002aa4:	d13a      	bne.n	8002b1c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	f003 0320 	and.w	r3, r3, #32
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d035      	beq.n	8002b1c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a7e      	ldr	r2, [pc, #504]	; (8002cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d101      	bne.n	8002abe <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002aba:	4b7e      	ldr	r3, [pc, #504]	; (8002cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002abc:	e001      	b.n	8002ac2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002abe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4979      	ldr	r1, [pc, #484]	; (8002cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002aca:	428b      	cmp	r3, r1
 8002acc:	d101      	bne.n	8002ad2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002ace:	4b79      	ldr	r3, [pc, #484]	; (8002cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002ad0:	e001      	b.n	8002ad6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002ad2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ad6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002ada:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002aea:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002aec:	2300      	movs	r3, #0
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0e:	f043 0202 	orr.w	r2, r3, #2
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff fcfe 	bl	8002518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	f003 0308 	and.w	r3, r3, #8
 8002b22:	2b08      	cmp	r3, #8
 8002b24:	f040 80be 	bne.w	8002ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	f003 0320 	and.w	r3, r3, #32
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 80b8 	beq.w	8002ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002b42:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a59      	ldr	r2, [pc, #356]	; (8002cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d101      	bne.n	8002b52 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002b4e:	4b59      	ldr	r3, [pc, #356]	; (8002cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002b50:	e001      	b.n	8002b56 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002b52:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4954      	ldr	r1, [pc, #336]	; (8002cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002b5e:	428b      	cmp	r3, r1
 8002b60:	d101      	bne.n	8002b66 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002b62:	4b54      	ldr	r3, [pc, #336]	; (8002cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002b64:	e001      	b.n	8002b6a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002b66:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002b6a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002b6e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002b70:	2300      	movs	r3, #0
 8002b72:	60bb      	str	r3, [r7, #8]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	60bb      	str	r3, [r7, #8]
 8002b7c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8a:	f043 0204 	orr.w	r2, r3, #4
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7ff fcc0 	bl	8002518 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002b98:	e084      	b.n	8002ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d107      	bne.n	8002bb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d002      	beq.n	8002bb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 f96e 	bl	8002e90 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d107      	bne.n	8002bce <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 f9ad 	bl	8002f28 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd4:	2b40      	cmp	r3, #64	; 0x40
 8002bd6:	d12f      	bne.n	8002c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	f003 0320 	and.w	r3, r3, #32
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d02a      	beq.n	8002c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002bf0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a2e      	ldr	r2, [pc, #184]	; (8002cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d101      	bne.n	8002c00 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002bfc:	4b2d      	ldr	r3, [pc, #180]	; (8002cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002bfe:	e001      	b.n	8002c04 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002c00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4929      	ldr	r1, [pc, #164]	; (8002cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c0c:	428b      	cmp	r3, r1
 8002c0e:	d101      	bne.n	8002c14 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002c10:	4b28      	ldr	r3, [pc, #160]	; (8002cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c12:	e001      	b.n	8002c18 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002c14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c18:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002c1c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c2a:	f043 0202 	orr.w	r2, r3, #2
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f7ff fc70 	bl	8002518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	f003 0308 	and.w	r3, r3, #8
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	d131      	bne.n	8002ca6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	f003 0320 	and.w	r3, r3, #32
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d02c      	beq.n	8002ca6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a17      	ldr	r2, [pc, #92]	; (8002cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d101      	bne.n	8002c5a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002c56:	4b17      	ldr	r3, [pc, #92]	; (8002cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c58:	e001      	b.n	8002c5e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002c5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4912      	ldr	r1, [pc, #72]	; (8002cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c66:	428b      	cmp	r3, r1
 8002c68:	d101      	bne.n	8002c6e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8002c6a:	4b12      	ldr	r3, [pc, #72]	; (8002cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c6c:	e001      	b.n	8002c72 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8002c6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c72:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002c76:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002c86:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c94:	f043 0204 	orr.w	r2, r3, #4
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7ff fc3b 	bl	8002518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002ca2:	e000      	b.n	8002ca6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002ca4:	bf00      	nop
}
 8002ca6:	bf00      	nop
 8002ca8:	3720      	adds	r7, #32
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40003800 	.word	0x40003800
 8002cb4:	40003400 	.word	0x40003400

08002cb8 <I2SEx_TxRxDMAHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMAHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f7fd ff40 	bl	8000b4c <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002ccc:	bf00      	nop
 8002cce:	3710      	adds	r7, #16
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <I2SEx_TxRxDMACplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMACplt(DMA_HandleTypeDef *hdma)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce0:	60fb      	str	r3, [r7, #12]

  /* If DMA is configured in DMA_NORMAL mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d155      	bne.n	8002d96 <I2SEx_TxRxDMACplt+0xc2>
  {
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	69db      	ldr	r3, [r3, #28]
 8002cf0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cf8:	d006      	beq.n	8002d08 <I2SEx_TxRxDMACplt+0x34>
        ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	69db      	ldr	r3, [r3, #28]
 8002d00:	f403 7340 	and.w	r3, r3, #768	; 0x300
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d11e      	bne.n	8002d46 <I2SEx_TxRxDMACplt+0x72>
    /* Disable Tx & Rx DMA Requests */
    {
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a25      	ldr	r2, [pc, #148]	; (8002da4 <I2SEx_TxRxDMACplt+0xd0>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d101      	bne.n	8002d16 <I2SEx_TxRxDMACplt+0x42>
 8002d12:	4b25      	ldr	r3, [pc, #148]	; (8002da8 <I2SEx_TxRxDMACplt+0xd4>)
 8002d14:	e001      	b.n	8002d1a <I2SEx_TxRxDMACplt+0x46>
 8002d16:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d1a:	685a      	ldr	r2, [r3, #4]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4920      	ldr	r1, [pc, #128]	; (8002da4 <I2SEx_TxRxDMACplt+0xd0>)
 8002d22:	428b      	cmp	r3, r1
 8002d24:	d101      	bne.n	8002d2a <I2SEx_TxRxDMACplt+0x56>
 8002d26:	4b20      	ldr	r3, [pc, #128]	; (8002da8 <I2SEx_TxRxDMACplt+0xd4>)
 8002d28:	e001      	b.n	8002d2e <I2SEx_TxRxDMACplt+0x5a>
 8002d2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d2e:	f022 0201 	bic.w	r2, r2, #1
 8002d32:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f022 0202 	bic.w	r2, r2, #2
 8002d42:	605a      	str	r2, [r3, #4]
 8002d44:	e01d      	b.n	8002d82 <I2SEx_TxRxDMACplt+0xae>
    }
    else
    {
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f022 0201 	bic.w	r2, r2, #1
 8002d54:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a12      	ldr	r2, [pc, #72]	; (8002da4 <I2SEx_TxRxDMACplt+0xd0>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d101      	bne.n	8002d64 <I2SEx_TxRxDMACplt+0x90>
 8002d60:	4b11      	ldr	r3, [pc, #68]	; (8002da8 <I2SEx_TxRxDMACplt+0xd4>)
 8002d62:	e001      	b.n	8002d68 <I2SEx_TxRxDMACplt+0x94>
 8002d64:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	490d      	ldr	r1, [pc, #52]	; (8002da4 <I2SEx_TxRxDMACplt+0xd0>)
 8002d70:	428b      	cmp	r3, r1
 8002d72:	d101      	bne.n	8002d78 <I2SEx_TxRxDMACplt+0xa4>
 8002d74:	4b0c      	ldr	r3, [pc, #48]	; (8002da8 <I2SEx_TxRxDMACplt+0xd4>)
 8002d76:	e001      	b.n	8002d7c <I2SEx_TxRxDMACplt+0xa8>
 8002d78:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d7c:	f022 0202 	bic.w	r2, r2, #2
 8002d80:	605a      	str	r2, [r3, #4]
    }

    hi2s->RxXferCount = 0U;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->TxXferCount = 0U;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2s->State = HAL_I2S_STATE_READY;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f7fd ff4e 	bl	8000c38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002d9c:	bf00      	nop
 8002d9e:	3710      	adds	r7, #16
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	40003800 	.word	0x40003800
 8002da8:	40003400 	.word	0x40003400

08002dac <I2SEx_TxRxDMAError>:
  * @brief  DMA I2S communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void I2SEx_TxRxDMAError(DMA_HandleTypeDef *hdma)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db8:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0203 	bic.w	r2, r2, #3
 8002dc8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a15      	ldr	r2, [pc, #84]	; (8002e24 <I2SEx_TxRxDMAError+0x78>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d101      	bne.n	8002dd8 <I2SEx_TxRxDMAError+0x2c>
 8002dd4:	4b14      	ldr	r3, [pc, #80]	; (8002e28 <I2SEx_TxRxDMAError+0x7c>)
 8002dd6:	e001      	b.n	8002ddc <I2SEx_TxRxDMAError+0x30>
 8002dd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4910      	ldr	r1, [pc, #64]	; (8002e24 <I2SEx_TxRxDMAError+0x78>)
 8002de4:	428b      	cmp	r3, r1
 8002de6:	d101      	bne.n	8002dec <I2SEx_TxRxDMAError+0x40>
 8002de8:	4b0f      	ldr	r3, [pc, #60]	; (8002e28 <I2SEx_TxRxDMAError+0x7c>)
 8002dea:	e001      	b.n	8002df0 <I2SEx_TxRxDMAError+0x44>
 8002dec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002df0:	f022 0203 	bic.w	r2, r2, #3
 8002df4:	605a      	str	r2, [r3, #4]

  hi2s->TxXferCount = 0U;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2201      	movs	r2, #1
 8002e06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0e:	f043 0208 	orr.w	r2, r3, #8
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	f7ff fb7e 	bl	8002518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002e1c:	bf00      	nop
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	40003800 	.word	0x40003800
 8002e28:	40003400 	.word	0x40003400

08002e2c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e38:	1c99      	adds	r1, r3, #2
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6251      	str	r1, [r2, #36]	; 0x24
 8002e3e:	881a      	ldrh	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d113      	bne.n	8002e86 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e6c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d106      	bne.n	8002e86 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f7fd fed9 	bl	8000c38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e86:	bf00      	nop
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
	...

08002e90 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9c:	1c99      	adds	r1, r3, #2
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	6251      	str	r1, [r2, #36]	; 0x24
 8002ea2:	8819      	ldrh	r1, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a1d      	ldr	r2, [pc, #116]	; (8002f20 <I2SEx_TxISR_I2SExt+0x90>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d101      	bne.n	8002eb2 <I2SEx_TxISR_I2SExt+0x22>
 8002eae:	4b1d      	ldr	r3, [pc, #116]	; (8002f24 <I2SEx_TxISR_I2SExt+0x94>)
 8002eb0:	e001      	b.n	8002eb6 <I2SEx_TxISR_I2SExt+0x26>
 8002eb2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002eb6:	460a      	mov	r2, r1
 8002eb8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d121      	bne.n	8002f16 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a12      	ldr	r2, [pc, #72]	; (8002f20 <I2SEx_TxISR_I2SExt+0x90>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d101      	bne.n	8002ee0 <I2SEx_TxISR_I2SExt+0x50>
 8002edc:	4b11      	ldr	r3, [pc, #68]	; (8002f24 <I2SEx_TxISR_I2SExt+0x94>)
 8002ede:	e001      	b.n	8002ee4 <I2SEx_TxISR_I2SExt+0x54>
 8002ee0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ee4:	685a      	ldr	r2, [r3, #4]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	490d      	ldr	r1, [pc, #52]	; (8002f20 <I2SEx_TxISR_I2SExt+0x90>)
 8002eec:	428b      	cmp	r3, r1
 8002eee:	d101      	bne.n	8002ef4 <I2SEx_TxISR_I2SExt+0x64>
 8002ef0:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <I2SEx_TxISR_I2SExt+0x94>)
 8002ef2:	e001      	b.n	8002ef8 <I2SEx_TxISR_I2SExt+0x68>
 8002ef4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ef8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002efc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d106      	bne.n	8002f16 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f7fd fe91 	bl	8000c38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f16:	bf00      	nop
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	40003800 	.word	0x40003800
 8002f24:	40003400 	.word	0x40003400

08002f28 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68d8      	ldr	r0, [r3, #12]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3a:	1c99      	adds	r1, r3, #2
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002f40:	b282      	uxth	r2, r0
 8002f42:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d113      	bne.n	8002f84 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	685a      	ldr	r2, [r3, #4]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f6a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d106      	bne.n	8002f84 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f7fd fe5a 	bl	8000c38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f84:	bf00      	nop
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a20      	ldr	r2, [pc, #128]	; (800301c <I2SEx_RxISR_I2SExt+0x90>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d101      	bne.n	8002fa2 <I2SEx_RxISR_I2SExt+0x16>
 8002f9e:	4b20      	ldr	r3, [pc, #128]	; (8003020 <I2SEx_RxISR_I2SExt+0x94>)
 8002fa0:	e001      	b.n	8002fa6 <I2SEx_RxISR_I2SExt+0x1a>
 8002fa2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fa6:	68d8      	ldr	r0, [r3, #12]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fac:	1c99      	adds	r1, r3, #2
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002fb2:	b282      	uxth	r2, r0
 8002fb4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d121      	bne.n	8003012 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a12      	ldr	r2, [pc, #72]	; (800301c <I2SEx_RxISR_I2SExt+0x90>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d101      	bne.n	8002fdc <I2SEx_RxISR_I2SExt+0x50>
 8002fd8:	4b11      	ldr	r3, [pc, #68]	; (8003020 <I2SEx_RxISR_I2SExt+0x94>)
 8002fda:	e001      	b.n	8002fe0 <I2SEx_RxISR_I2SExt+0x54>
 8002fdc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	490d      	ldr	r1, [pc, #52]	; (800301c <I2SEx_RxISR_I2SExt+0x90>)
 8002fe8:	428b      	cmp	r3, r1
 8002fea:	d101      	bne.n	8002ff0 <I2SEx_RxISR_I2SExt+0x64>
 8002fec:	4b0c      	ldr	r3, [pc, #48]	; (8003020 <I2SEx_RxISR_I2SExt+0x94>)
 8002fee:	e001      	b.n	8002ff4 <I2SEx_RxISR_I2SExt+0x68>
 8002ff0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ff4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002ff8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	2b00      	cmp	r3, #0
 8003002:	d106      	bne.n	8003012 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f7fd fe13 	bl	8000c38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003012:	bf00      	nop
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	40003800 	.word	0x40003800
 8003020:	40003400 	.word	0x40003400

08003024 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003026:	b08f      	sub	sp, #60	; 0x3c
 8003028:	af0a      	add	r7, sp, #40	; 0x28
 800302a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e10f      	b.n	8003256 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	d106      	bne.n	8003056 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7fe f889 	bl	8001168 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2203      	movs	r2, #3
 800305a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003066:	2b00      	cmp	r3, #0
 8003068:	d102      	bne.n	8003070 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f001 fbf0 	bl	800485a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	687e      	ldr	r6, [r7, #4]
 8003082:	466d      	mov	r5, sp
 8003084:	f106 0410 	add.w	r4, r6, #16
 8003088:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800308a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800308c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800308e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003090:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003094:	e885 0003 	stmia.w	r5, {r0, r1}
 8003098:	1d33      	adds	r3, r6, #4
 800309a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800309c:	6838      	ldr	r0, [r7, #0]
 800309e:	f001 fb7b 	bl	8004798 <USB_CoreInit>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d005      	beq.n	80030b4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2202      	movs	r2, #2
 80030ac:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0d0      	b.n	8003256 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2100      	movs	r1, #0
 80030ba:	4618      	mov	r0, r3
 80030bc:	f001 fbde 	bl	800487c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030c0:	2300      	movs	r3, #0
 80030c2:	73fb      	strb	r3, [r7, #15]
 80030c4:	e04a      	b.n	800315c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80030c6:	7bfa      	ldrb	r2, [r7, #15]
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	4613      	mov	r3, r2
 80030cc:	00db      	lsls	r3, r3, #3
 80030ce:	1a9b      	subs	r3, r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	440b      	add	r3, r1
 80030d4:	333d      	adds	r3, #61	; 0x3d
 80030d6:	2201      	movs	r2, #1
 80030d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80030da:	7bfa      	ldrb	r2, [r7, #15]
 80030dc:	6879      	ldr	r1, [r7, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	00db      	lsls	r3, r3, #3
 80030e2:	1a9b      	subs	r3, r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	440b      	add	r3, r1
 80030e8:	333c      	adds	r3, #60	; 0x3c
 80030ea:	7bfa      	ldrb	r2, [r7, #15]
 80030ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80030ee:	7bfa      	ldrb	r2, [r7, #15]
 80030f0:	7bfb      	ldrb	r3, [r7, #15]
 80030f2:	b298      	uxth	r0, r3
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	00db      	lsls	r3, r3, #3
 80030fa:	1a9b      	subs	r3, r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	440b      	add	r3, r1
 8003100:	3342      	adds	r3, #66	; 0x42
 8003102:	4602      	mov	r2, r0
 8003104:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003106:	7bfa      	ldrb	r2, [r7, #15]
 8003108:	6879      	ldr	r1, [r7, #4]
 800310a:	4613      	mov	r3, r2
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	1a9b      	subs	r3, r3, r2
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	440b      	add	r3, r1
 8003114:	333f      	adds	r3, #63	; 0x3f
 8003116:	2200      	movs	r2, #0
 8003118:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800311a:	7bfa      	ldrb	r2, [r7, #15]
 800311c:	6879      	ldr	r1, [r7, #4]
 800311e:	4613      	mov	r3, r2
 8003120:	00db      	lsls	r3, r3, #3
 8003122:	1a9b      	subs	r3, r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	440b      	add	r3, r1
 8003128:	3344      	adds	r3, #68	; 0x44
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800312e:	7bfa      	ldrb	r2, [r7, #15]
 8003130:	6879      	ldr	r1, [r7, #4]
 8003132:	4613      	mov	r3, r2
 8003134:	00db      	lsls	r3, r3, #3
 8003136:	1a9b      	subs	r3, r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	440b      	add	r3, r1
 800313c:	3348      	adds	r3, #72	; 0x48
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003142:	7bfa      	ldrb	r2, [r7, #15]
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	00db      	lsls	r3, r3, #3
 800314a:	1a9b      	subs	r3, r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	440b      	add	r3, r1
 8003150:	3350      	adds	r3, #80	; 0x50
 8003152:	2200      	movs	r2, #0
 8003154:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003156:	7bfb      	ldrb	r3, [r7, #15]
 8003158:	3301      	adds	r3, #1
 800315a:	73fb      	strb	r3, [r7, #15]
 800315c:	7bfa      	ldrb	r2, [r7, #15]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	429a      	cmp	r2, r3
 8003164:	d3af      	bcc.n	80030c6 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003166:	2300      	movs	r3, #0
 8003168:	73fb      	strb	r3, [r7, #15]
 800316a:	e044      	b.n	80031f6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800316c:	7bfa      	ldrb	r2, [r7, #15]
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	4613      	mov	r3, r2
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	1a9b      	subs	r3, r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800317e:	2200      	movs	r2, #0
 8003180:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003182:	7bfa      	ldrb	r2, [r7, #15]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	00db      	lsls	r3, r3, #3
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003194:	7bfa      	ldrb	r2, [r7, #15]
 8003196:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003198:	7bfa      	ldrb	r2, [r7, #15]
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	00db      	lsls	r3, r3, #3
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80031aa:	2200      	movs	r2, #0
 80031ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80031ae:	7bfa      	ldrb	r2, [r7, #15]
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	1a9b      	subs	r3, r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	440b      	add	r3, r1
 80031bc:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80031c0:	2200      	movs	r2, #0
 80031c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80031c4:	7bfa      	ldrb	r2, [r7, #15]
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	4613      	mov	r3, r2
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	1a9b      	subs	r3, r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80031d6:	2200      	movs	r2, #0
 80031d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80031da:	7bfa      	ldrb	r2, [r7, #15]
 80031dc:	6879      	ldr	r1, [r7, #4]
 80031de:	4613      	mov	r3, r2
 80031e0:	00db      	lsls	r3, r3, #3
 80031e2:	1a9b      	subs	r3, r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	440b      	add	r3, r1
 80031e8:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80031ec:	2200      	movs	r2, #0
 80031ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031f0:	7bfb      	ldrb	r3, [r7, #15]
 80031f2:	3301      	adds	r3, #1
 80031f4:	73fb      	strb	r3, [r7, #15]
 80031f6:	7bfa      	ldrb	r2, [r7, #15]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d3b5      	bcc.n	800316c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	603b      	str	r3, [r7, #0]
 8003206:	687e      	ldr	r6, [r7, #4]
 8003208:	466d      	mov	r5, sp
 800320a:	f106 0410 	add.w	r4, r6, #16
 800320e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003210:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003212:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003214:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003216:	e894 0003 	ldmia.w	r4, {r0, r1}
 800321a:	e885 0003 	stmia.w	r5, {r0, r1}
 800321e:	1d33      	adds	r3, r6, #4
 8003220:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003222:	6838      	ldr	r0, [r7, #0]
 8003224:	f001 fb76 	bl	8004914 <USB_DevInit>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d005      	beq.n	800323a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2202      	movs	r2, #2
 8003232:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e00d      	b.n	8003256 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4618      	mov	r0, r3
 8003250:	f001 fd21 	bl	8004c96 <USB_DevDisconnect>

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3714      	adds	r7, #20
 800325a:	46bd      	mov	sp, r7
 800325c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003260 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e264      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d075      	beq.n	800336a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800327e:	4ba3      	ldr	r3, [pc, #652]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 030c 	and.w	r3, r3, #12
 8003286:	2b04      	cmp	r3, #4
 8003288:	d00c      	beq.n	80032a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800328a:	4ba0      	ldr	r3, [pc, #640]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003292:	2b08      	cmp	r3, #8
 8003294:	d112      	bne.n	80032bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003296:	4b9d      	ldr	r3, [pc, #628]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800329e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032a2:	d10b      	bne.n	80032bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032a4:	4b99      	ldr	r3, [pc, #612]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d05b      	beq.n	8003368 <HAL_RCC_OscConfig+0x108>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d157      	bne.n	8003368 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e23f      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032c4:	d106      	bne.n	80032d4 <HAL_RCC_OscConfig+0x74>
 80032c6:	4b91      	ldr	r3, [pc, #580]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a90      	ldr	r2, [pc, #576]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80032cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032d0:	6013      	str	r3, [r2, #0]
 80032d2:	e01d      	b.n	8003310 <HAL_RCC_OscConfig+0xb0>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032dc:	d10c      	bne.n	80032f8 <HAL_RCC_OscConfig+0x98>
 80032de:	4b8b      	ldr	r3, [pc, #556]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a8a      	ldr	r2, [pc, #552]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80032e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032e8:	6013      	str	r3, [r2, #0]
 80032ea:	4b88      	ldr	r3, [pc, #544]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a87      	ldr	r2, [pc, #540]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80032f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032f4:	6013      	str	r3, [r2, #0]
 80032f6:	e00b      	b.n	8003310 <HAL_RCC_OscConfig+0xb0>
 80032f8:	4b84      	ldr	r3, [pc, #528]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a83      	ldr	r2, [pc, #524]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80032fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003302:	6013      	str	r3, [r2, #0]
 8003304:	4b81      	ldr	r3, [pc, #516]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a80      	ldr	r2, [pc, #512]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 800330a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800330e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d013      	beq.n	8003340 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003318:	f7fe f8fc 	bl	8001514 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003320:	f7fe f8f8 	bl	8001514 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b64      	cmp	r3, #100	; 0x64
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e204      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003332:	4b76      	ldr	r3, [pc, #472]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d0f0      	beq.n	8003320 <HAL_RCC_OscConfig+0xc0>
 800333e:	e014      	b.n	800336a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003340:	f7fe f8e8 	bl	8001514 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003348:	f7fe f8e4 	bl	8001514 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b64      	cmp	r3, #100	; 0x64
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e1f0      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800335a:	4b6c      	ldr	r3, [pc, #432]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1f0      	bne.n	8003348 <HAL_RCC_OscConfig+0xe8>
 8003366:	e000      	b.n	800336a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003368:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d063      	beq.n	800343e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003376:	4b65      	ldr	r3, [pc, #404]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 030c 	and.w	r3, r3, #12
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00b      	beq.n	800339a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003382:	4b62      	ldr	r3, [pc, #392]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800338a:	2b08      	cmp	r3, #8
 800338c:	d11c      	bne.n	80033c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800338e:	4b5f      	ldr	r3, [pc, #380]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d116      	bne.n	80033c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800339a:	4b5c      	ldr	r3, [pc, #368]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0302 	and.w	r3, r3, #2
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d005      	beq.n	80033b2 <HAL_RCC_OscConfig+0x152>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d001      	beq.n	80033b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e1c4      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b2:	4b56      	ldr	r3, [pc, #344]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	00db      	lsls	r3, r3, #3
 80033c0:	4952      	ldr	r1, [pc, #328]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033c6:	e03a      	b.n	800343e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d020      	beq.n	8003412 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033d0:	4b4f      	ldr	r3, [pc, #316]	; (8003510 <HAL_RCC_OscConfig+0x2b0>)
 80033d2:	2201      	movs	r2, #1
 80033d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d6:	f7fe f89d 	bl	8001514 <HAL_GetTick>
 80033da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033dc:	e008      	b.n	80033f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033de:	f7fe f899 	bl	8001514 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d901      	bls.n	80033f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	e1a5      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033f0:	4b46      	ldr	r3, [pc, #280]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d0f0      	beq.n	80033de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033fc:	4b43      	ldr	r3, [pc, #268]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	00db      	lsls	r3, r3, #3
 800340a:	4940      	ldr	r1, [pc, #256]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 800340c:	4313      	orrs	r3, r2
 800340e:	600b      	str	r3, [r1, #0]
 8003410:	e015      	b.n	800343e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003412:	4b3f      	ldr	r3, [pc, #252]	; (8003510 <HAL_RCC_OscConfig+0x2b0>)
 8003414:	2200      	movs	r2, #0
 8003416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003418:	f7fe f87c 	bl	8001514 <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003420:	f7fe f878 	bl	8001514 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e184      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003432:	4b36      	ldr	r3, [pc, #216]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1f0      	bne.n	8003420 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b00      	cmp	r3, #0
 8003448:	d030      	beq.n	80034ac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d016      	beq.n	8003480 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003452:	4b30      	ldr	r3, [pc, #192]	; (8003514 <HAL_RCC_OscConfig+0x2b4>)
 8003454:	2201      	movs	r2, #1
 8003456:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003458:	f7fe f85c 	bl	8001514 <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800345e:	e008      	b.n	8003472 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003460:	f7fe f858 	bl	8001514 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b02      	cmp	r3, #2
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e164      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003472:	4b26      	ldr	r3, [pc, #152]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 8003474:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d0f0      	beq.n	8003460 <HAL_RCC_OscConfig+0x200>
 800347e:	e015      	b.n	80034ac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003480:	4b24      	ldr	r3, [pc, #144]	; (8003514 <HAL_RCC_OscConfig+0x2b4>)
 8003482:	2200      	movs	r2, #0
 8003484:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003486:	f7fe f845 	bl	8001514 <HAL_GetTick>
 800348a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800348c:	e008      	b.n	80034a0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800348e:	f7fe f841 	bl	8001514 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e14d      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034a0:	4b1a      	ldr	r3, [pc, #104]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80034a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1f0      	bne.n	800348e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0304 	and.w	r3, r3, #4
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f000 80a0 	beq.w	80035fa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ba:	2300      	movs	r3, #0
 80034bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034be:	4b13      	ldr	r3, [pc, #76]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80034c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10f      	bne.n	80034ea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034ca:	2300      	movs	r3, #0
 80034cc:	60bb      	str	r3, [r7, #8]
 80034ce:	4b0f      	ldr	r3, [pc, #60]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	4a0e      	ldr	r2, [pc, #56]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80034d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034d8:	6413      	str	r3, [r2, #64]	; 0x40
 80034da:	4b0c      	ldr	r3, [pc, #48]	; (800350c <HAL_RCC_OscConfig+0x2ac>)
 80034dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e2:	60bb      	str	r3, [r7, #8]
 80034e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034e6:	2301      	movs	r3, #1
 80034e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ea:	4b0b      	ldr	r3, [pc, #44]	; (8003518 <HAL_RCC_OscConfig+0x2b8>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d121      	bne.n	800353a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034f6:	4b08      	ldr	r3, [pc, #32]	; (8003518 <HAL_RCC_OscConfig+0x2b8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a07      	ldr	r2, [pc, #28]	; (8003518 <HAL_RCC_OscConfig+0x2b8>)
 80034fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003500:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003502:	f7fe f807 	bl	8001514 <HAL_GetTick>
 8003506:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003508:	e011      	b.n	800352e <HAL_RCC_OscConfig+0x2ce>
 800350a:	bf00      	nop
 800350c:	40023800 	.word	0x40023800
 8003510:	42470000 	.word	0x42470000
 8003514:	42470e80 	.word	0x42470e80
 8003518:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800351c:	f7fd fffa 	bl	8001514 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e106      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800352e:	4b85      	ldr	r3, [pc, #532]	; (8003744 <HAL_RCC_OscConfig+0x4e4>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0f0      	beq.n	800351c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d106      	bne.n	8003550 <HAL_RCC_OscConfig+0x2f0>
 8003542:	4b81      	ldr	r3, [pc, #516]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 8003544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003546:	4a80      	ldr	r2, [pc, #512]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 8003548:	f043 0301 	orr.w	r3, r3, #1
 800354c:	6713      	str	r3, [r2, #112]	; 0x70
 800354e:	e01c      	b.n	800358a <HAL_RCC_OscConfig+0x32a>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	2b05      	cmp	r3, #5
 8003556:	d10c      	bne.n	8003572 <HAL_RCC_OscConfig+0x312>
 8003558:	4b7b      	ldr	r3, [pc, #492]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 800355a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800355c:	4a7a      	ldr	r2, [pc, #488]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 800355e:	f043 0304 	orr.w	r3, r3, #4
 8003562:	6713      	str	r3, [r2, #112]	; 0x70
 8003564:	4b78      	ldr	r3, [pc, #480]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 8003566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003568:	4a77      	ldr	r2, [pc, #476]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 800356a:	f043 0301 	orr.w	r3, r3, #1
 800356e:	6713      	str	r3, [r2, #112]	; 0x70
 8003570:	e00b      	b.n	800358a <HAL_RCC_OscConfig+0x32a>
 8003572:	4b75      	ldr	r3, [pc, #468]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 8003574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003576:	4a74      	ldr	r2, [pc, #464]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 8003578:	f023 0301 	bic.w	r3, r3, #1
 800357c:	6713      	str	r3, [r2, #112]	; 0x70
 800357e:	4b72      	ldr	r3, [pc, #456]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 8003580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003582:	4a71      	ldr	r2, [pc, #452]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 8003584:	f023 0304 	bic.w	r3, r3, #4
 8003588:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d015      	beq.n	80035be <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003592:	f7fd ffbf 	bl	8001514 <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003598:	e00a      	b.n	80035b0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800359a:	f7fd ffbb 	bl	8001514 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e0c5      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b0:	4b65      	ldr	r3, [pc, #404]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 80035b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035b4:	f003 0302 	and.w	r3, r3, #2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d0ee      	beq.n	800359a <HAL_RCC_OscConfig+0x33a>
 80035bc:	e014      	b.n	80035e8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035be:	f7fd ffa9 	bl	8001514 <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035c4:	e00a      	b.n	80035dc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035c6:	f7fd ffa5 	bl	8001514 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d901      	bls.n	80035dc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e0af      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035dc:	4b5a      	ldr	r3, [pc, #360]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 80035de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1ee      	bne.n	80035c6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035e8:	7dfb      	ldrb	r3, [r7, #23]
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d105      	bne.n	80035fa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ee:	4b56      	ldr	r3, [pc, #344]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	4a55      	ldr	r2, [pc, #340]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 80035f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035f8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f000 809b 	beq.w	800373a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003604:	4b50      	ldr	r3, [pc, #320]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f003 030c 	and.w	r3, r3, #12
 800360c:	2b08      	cmp	r3, #8
 800360e:	d05c      	beq.n	80036ca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	699b      	ldr	r3, [r3, #24]
 8003614:	2b02      	cmp	r3, #2
 8003616:	d141      	bne.n	800369c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003618:	4b4c      	ldr	r3, [pc, #304]	; (800374c <HAL_RCC_OscConfig+0x4ec>)
 800361a:	2200      	movs	r2, #0
 800361c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800361e:	f7fd ff79 	bl	8001514 <HAL_GetTick>
 8003622:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003624:	e008      	b.n	8003638 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003626:	f7fd ff75 	bl	8001514 <HAL_GetTick>
 800362a:	4602      	mov	r2, r0
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d901      	bls.n	8003638 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e081      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003638:	4b43      	ldr	r3, [pc, #268]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1f0      	bne.n	8003626 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	69da      	ldr	r2, [r3, #28]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	431a      	orrs	r2, r3
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003652:	019b      	lsls	r3, r3, #6
 8003654:	431a      	orrs	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365a:	085b      	lsrs	r3, r3, #1
 800365c:	3b01      	subs	r3, #1
 800365e:	041b      	lsls	r3, r3, #16
 8003660:	431a      	orrs	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003666:	061b      	lsls	r3, r3, #24
 8003668:	4937      	ldr	r1, [pc, #220]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 800366a:	4313      	orrs	r3, r2
 800366c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800366e:	4b37      	ldr	r3, [pc, #220]	; (800374c <HAL_RCC_OscConfig+0x4ec>)
 8003670:	2201      	movs	r2, #1
 8003672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003674:	f7fd ff4e 	bl	8001514 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800367c:	f7fd ff4a 	bl	8001514 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e056      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800368e:	4b2e      	ldr	r3, [pc, #184]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0f0      	beq.n	800367c <HAL_RCC_OscConfig+0x41c>
 800369a:	e04e      	b.n	800373a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800369c:	4b2b      	ldr	r3, [pc, #172]	; (800374c <HAL_RCC_OscConfig+0x4ec>)
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a2:	f7fd ff37 	bl	8001514 <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036a8:	e008      	b.n	80036bc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036aa:	f7fd ff33 	bl	8001514 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e03f      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036bc:	4b22      	ldr	r3, [pc, #136]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1f0      	bne.n	80036aa <HAL_RCC_OscConfig+0x44a>
 80036c8:	e037      	b.n	800373a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d101      	bne.n	80036d6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e032      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036d6:	4b1c      	ldr	r3, [pc, #112]	; (8003748 <HAL_RCC_OscConfig+0x4e8>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d028      	beq.n	8003736 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d121      	bne.n	8003736 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d11a      	bne.n	8003736 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003706:	4013      	ands	r3, r2
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800370c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800370e:	4293      	cmp	r3, r2
 8003710:	d111      	bne.n	8003736 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800371c:	085b      	lsrs	r3, r3, #1
 800371e:	3b01      	subs	r3, #1
 8003720:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003722:	429a      	cmp	r2, r3
 8003724:	d107      	bne.n	8003736 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003730:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003732:	429a      	cmp	r2, r3
 8003734:	d001      	beq.n	800373a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e000      	b.n	800373c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3718      	adds	r7, #24
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	40007000 	.word	0x40007000
 8003748:	40023800 	.word	0x40023800
 800374c:	42470060 	.word	0x42470060

08003750 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d101      	bne.n	8003764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e0cc      	b.n	80038fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003764:	4b68      	ldr	r3, [pc, #416]	; (8003908 <HAL_RCC_ClockConfig+0x1b8>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 030f 	and.w	r3, r3, #15
 800376c:	683a      	ldr	r2, [r7, #0]
 800376e:	429a      	cmp	r2, r3
 8003770:	d90c      	bls.n	800378c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003772:	4b65      	ldr	r3, [pc, #404]	; (8003908 <HAL_RCC_ClockConfig+0x1b8>)
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	b2d2      	uxtb	r2, r2
 8003778:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800377a:	4b63      	ldr	r3, [pc, #396]	; (8003908 <HAL_RCC_ClockConfig+0x1b8>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 030f 	and.w	r3, r3, #15
 8003782:	683a      	ldr	r2, [r7, #0]
 8003784:	429a      	cmp	r2, r3
 8003786:	d001      	beq.n	800378c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e0b8      	b.n	80038fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	2b00      	cmp	r3, #0
 8003796:	d020      	beq.n	80037da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0304 	and.w	r3, r3, #4
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d005      	beq.n	80037b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037a4:	4b59      	ldr	r3, [pc, #356]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	4a58      	ldr	r2, [pc, #352]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80037aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80037ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0308 	and.w	r3, r3, #8
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d005      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037bc:	4b53      	ldr	r3, [pc, #332]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	4a52      	ldr	r2, [pc, #328]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80037c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80037c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037c8:	4b50      	ldr	r3, [pc, #320]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	494d      	ldr	r1, [pc, #308]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d044      	beq.n	8003870 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d107      	bne.n	80037fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ee:	4b47      	ldr	r3, [pc, #284]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d119      	bne.n	800382e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e07f      	b.n	80038fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	2b02      	cmp	r3, #2
 8003804:	d003      	beq.n	800380e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800380a:	2b03      	cmp	r3, #3
 800380c:	d107      	bne.n	800381e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800380e:	4b3f      	ldr	r3, [pc, #252]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d109      	bne.n	800382e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e06f      	b.n	80038fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800381e:	4b3b      	ldr	r3, [pc, #236]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e067      	b.n	80038fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800382e:	4b37      	ldr	r3, [pc, #220]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f023 0203 	bic.w	r2, r3, #3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	4934      	ldr	r1, [pc, #208]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 800383c:	4313      	orrs	r3, r2
 800383e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003840:	f7fd fe68 	bl	8001514 <HAL_GetTick>
 8003844:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003846:	e00a      	b.n	800385e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003848:	f7fd fe64 	bl	8001514 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	f241 3288 	movw	r2, #5000	; 0x1388
 8003856:	4293      	cmp	r3, r2
 8003858:	d901      	bls.n	800385e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e04f      	b.n	80038fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800385e:	4b2b      	ldr	r3, [pc, #172]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 020c 	and.w	r2, r3, #12
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	429a      	cmp	r2, r3
 800386e:	d1eb      	bne.n	8003848 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003870:	4b25      	ldr	r3, [pc, #148]	; (8003908 <HAL_RCC_ClockConfig+0x1b8>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 030f 	and.w	r3, r3, #15
 8003878:	683a      	ldr	r2, [r7, #0]
 800387a:	429a      	cmp	r2, r3
 800387c:	d20c      	bcs.n	8003898 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800387e:	4b22      	ldr	r3, [pc, #136]	; (8003908 <HAL_RCC_ClockConfig+0x1b8>)
 8003880:	683a      	ldr	r2, [r7, #0]
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003886:	4b20      	ldr	r3, [pc, #128]	; (8003908 <HAL_RCC_ClockConfig+0x1b8>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	429a      	cmp	r2, r3
 8003892:	d001      	beq.n	8003898 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e032      	b.n	80038fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0304 	and.w	r3, r3, #4
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d008      	beq.n	80038b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038a4:	4b19      	ldr	r3, [pc, #100]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	4916      	ldr	r1, [pc, #88]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0308 	and.w	r3, r3, #8
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d009      	beq.n	80038d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038c2:	4b12      	ldr	r3, [pc, #72]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	490e      	ldr	r1, [pc, #56]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038d6:	f000 f821 	bl	800391c <HAL_RCC_GetSysClockFreq>
 80038da:	4602      	mov	r2, r0
 80038dc:	4b0b      	ldr	r3, [pc, #44]	; (800390c <HAL_RCC_ClockConfig+0x1bc>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	091b      	lsrs	r3, r3, #4
 80038e2:	f003 030f 	and.w	r3, r3, #15
 80038e6:	490a      	ldr	r1, [pc, #40]	; (8003910 <HAL_RCC_ClockConfig+0x1c0>)
 80038e8:	5ccb      	ldrb	r3, [r1, r3]
 80038ea:	fa22 f303 	lsr.w	r3, r2, r3
 80038ee:	4a09      	ldr	r2, [pc, #36]	; (8003914 <HAL_RCC_ClockConfig+0x1c4>)
 80038f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038f2:	4b09      	ldr	r3, [pc, #36]	; (8003918 <HAL_RCC_ClockConfig+0x1c8>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7fd fdc8 	bl	800148c <HAL_InitTick>

  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	40023c00 	.word	0x40023c00
 800390c:	40023800 	.word	0x40023800
 8003910:	0800577c 	.word	0x0800577c
 8003914:	20000000 	.word	0x20000000
 8003918:	20000004 	.word	0x20000004

0800391c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800391c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003920:	b084      	sub	sp, #16
 8003922:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003924:	2300      	movs	r3, #0
 8003926:	607b      	str	r3, [r7, #4]
 8003928:	2300      	movs	r3, #0
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	2300      	movs	r3, #0
 800392e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003930:	2300      	movs	r3, #0
 8003932:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003934:	4b67      	ldr	r3, [pc, #412]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f003 030c 	and.w	r3, r3, #12
 800393c:	2b08      	cmp	r3, #8
 800393e:	d00d      	beq.n	800395c <HAL_RCC_GetSysClockFreq+0x40>
 8003940:	2b08      	cmp	r3, #8
 8003942:	f200 80bd 	bhi.w	8003ac0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003946:	2b00      	cmp	r3, #0
 8003948:	d002      	beq.n	8003950 <HAL_RCC_GetSysClockFreq+0x34>
 800394a:	2b04      	cmp	r3, #4
 800394c:	d003      	beq.n	8003956 <HAL_RCC_GetSysClockFreq+0x3a>
 800394e:	e0b7      	b.n	8003ac0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003950:	4b61      	ldr	r3, [pc, #388]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003952:	60bb      	str	r3, [r7, #8]
       break;
 8003954:	e0b7      	b.n	8003ac6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003956:	4b61      	ldr	r3, [pc, #388]	; (8003adc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003958:	60bb      	str	r3, [r7, #8]
      break;
 800395a:	e0b4      	b.n	8003ac6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800395c:	4b5d      	ldr	r3, [pc, #372]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003964:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003966:	4b5b      	ldr	r3, [pc, #364]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d04d      	beq.n	8003a0e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003972:	4b58      	ldr	r3, [pc, #352]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	099b      	lsrs	r3, r3, #6
 8003978:	461a      	mov	r2, r3
 800397a:	f04f 0300 	mov.w	r3, #0
 800397e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003982:	f04f 0100 	mov.w	r1, #0
 8003986:	ea02 0800 	and.w	r8, r2, r0
 800398a:	ea03 0901 	and.w	r9, r3, r1
 800398e:	4640      	mov	r0, r8
 8003990:	4649      	mov	r1, r9
 8003992:	f04f 0200 	mov.w	r2, #0
 8003996:	f04f 0300 	mov.w	r3, #0
 800399a:	014b      	lsls	r3, r1, #5
 800399c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80039a0:	0142      	lsls	r2, r0, #5
 80039a2:	4610      	mov	r0, r2
 80039a4:	4619      	mov	r1, r3
 80039a6:	ebb0 0008 	subs.w	r0, r0, r8
 80039aa:	eb61 0109 	sbc.w	r1, r1, r9
 80039ae:	f04f 0200 	mov.w	r2, #0
 80039b2:	f04f 0300 	mov.w	r3, #0
 80039b6:	018b      	lsls	r3, r1, #6
 80039b8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80039bc:	0182      	lsls	r2, r0, #6
 80039be:	1a12      	subs	r2, r2, r0
 80039c0:	eb63 0301 	sbc.w	r3, r3, r1
 80039c4:	f04f 0000 	mov.w	r0, #0
 80039c8:	f04f 0100 	mov.w	r1, #0
 80039cc:	00d9      	lsls	r1, r3, #3
 80039ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80039d2:	00d0      	lsls	r0, r2, #3
 80039d4:	4602      	mov	r2, r0
 80039d6:	460b      	mov	r3, r1
 80039d8:	eb12 0208 	adds.w	r2, r2, r8
 80039dc:	eb43 0309 	adc.w	r3, r3, r9
 80039e0:	f04f 0000 	mov.w	r0, #0
 80039e4:	f04f 0100 	mov.w	r1, #0
 80039e8:	0259      	lsls	r1, r3, #9
 80039ea:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80039ee:	0250      	lsls	r0, r2, #9
 80039f0:	4602      	mov	r2, r0
 80039f2:	460b      	mov	r3, r1
 80039f4:	4610      	mov	r0, r2
 80039f6:	4619      	mov	r1, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	461a      	mov	r2, r3
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	f7fc fbf4 	bl	80001ec <__aeabi_uldivmod>
 8003a04:	4602      	mov	r2, r0
 8003a06:	460b      	mov	r3, r1
 8003a08:	4613      	mov	r3, r2
 8003a0a:	60fb      	str	r3, [r7, #12]
 8003a0c:	e04a      	b.n	8003aa4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a0e:	4b31      	ldr	r3, [pc, #196]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	099b      	lsrs	r3, r3, #6
 8003a14:	461a      	mov	r2, r3
 8003a16:	f04f 0300 	mov.w	r3, #0
 8003a1a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003a1e:	f04f 0100 	mov.w	r1, #0
 8003a22:	ea02 0400 	and.w	r4, r2, r0
 8003a26:	ea03 0501 	and.w	r5, r3, r1
 8003a2a:	4620      	mov	r0, r4
 8003a2c:	4629      	mov	r1, r5
 8003a2e:	f04f 0200 	mov.w	r2, #0
 8003a32:	f04f 0300 	mov.w	r3, #0
 8003a36:	014b      	lsls	r3, r1, #5
 8003a38:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003a3c:	0142      	lsls	r2, r0, #5
 8003a3e:	4610      	mov	r0, r2
 8003a40:	4619      	mov	r1, r3
 8003a42:	1b00      	subs	r0, r0, r4
 8003a44:	eb61 0105 	sbc.w	r1, r1, r5
 8003a48:	f04f 0200 	mov.w	r2, #0
 8003a4c:	f04f 0300 	mov.w	r3, #0
 8003a50:	018b      	lsls	r3, r1, #6
 8003a52:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003a56:	0182      	lsls	r2, r0, #6
 8003a58:	1a12      	subs	r2, r2, r0
 8003a5a:	eb63 0301 	sbc.w	r3, r3, r1
 8003a5e:	f04f 0000 	mov.w	r0, #0
 8003a62:	f04f 0100 	mov.w	r1, #0
 8003a66:	00d9      	lsls	r1, r3, #3
 8003a68:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a6c:	00d0      	lsls	r0, r2, #3
 8003a6e:	4602      	mov	r2, r0
 8003a70:	460b      	mov	r3, r1
 8003a72:	1912      	adds	r2, r2, r4
 8003a74:	eb45 0303 	adc.w	r3, r5, r3
 8003a78:	f04f 0000 	mov.w	r0, #0
 8003a7c:	f04f 0100 	mov.w	r1, #0
 8003a80:	0299      	lsls	r1, r3, #10
 8003a82:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003a86:	0290      	lsls	r0, r2, #10
 8003a88:	4602      	mov	r2, r0
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	4610      	mov	r0, r2
 8003a8e:	4619      	mov	r1, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	461a      	mov	r2, r3
 8003a94:	f04f 0300 	mov.w	r3, #0
 8003a98:	f7fc fba8 	bl	80001ec <__aeabi_uldivmod>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003aa4:	4b0b      	ldr	r3, [pc, #44]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	0c1b      	lsrs	r3, r3, #16
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	3301      	adds	r3, #1
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003ab4:	68fa      	ldr	r2, [r7, #12]
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003abc:	60bb      	str	r3, [r7, #8]
      break;
 8003abe:	e002      	b.n	8003ac6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ac0:	4b05      	ldr	r3, [pc, #20]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003ac2:	60bb      	str	r3, [r7, #8]
      break;
 8003ac4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ac6:	68bb      	ldr	r3, [r7, #8]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40023800 	.word	0x40023800
 8003ad8:	00f42400 	.word	0x00f42400
 8003adc:	007a1200 	.word	0x007a1200

08003ae0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ae4:	4b03      	ldr	r3, [pc, #12]	; (8003af4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	20000000 	.word	0x20000000

08003af8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003afc:	f7ff fff0 	bl	8003ae0 <HAL_RCC_GetHCLKFreq>
 8003b00:	4602      	mov	r2, r0
 8003b02:	4b05      	ldr	r3, [pc, #20]	; (8003b18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	0a9b      	lsrs	r3, r3, #10
 8003b08:	f003 0307 	and.w	r3, r3, #7
 8003b0c:	4903      	ldr	r1, [pc, #12]	; (8003b1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b0e:	5ccb      	ldrb	r3, [r1, r3]
 8003b10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	40023800 	.word	0x40023800
 8003b1c:	0800578c 	.word	0x0800578c

08003b20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b24:	f7ff ffdc 	bl	8003ae0 <HAL_RCC_GetHCLKFreq>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	4b05      	ldr	r3, [pc, #20]	; (8003b40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	0b5b      	lsrs	r3, r3, #13
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	4903      	ldr	r1, [pc, #12]	; (8003b44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b36:	5ccb      	ldrb	r3, [r1, r3]
 8003b38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	40023800 	.word	0x40023800
 8003b44:	0800578c 	.word	0x0800578c

08003b48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0301 	and.w	r3, r3, #1
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d10b      	bne.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d105      	bne.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d075      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003b7c:	4bad      	ldr	r3, [pc, #692]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b82:	f7fd fcc7 	bl	8001514 <HAL_GetTick>
 8003b86:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b88:	e008      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003b8a:	f7fd fcc3 	bl	8001514 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e18b      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b9c:	4ba6      	ldr	r3, [pc, #664]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1f0      	bne.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0301 	and.w	r3, r3, #1
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d009      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	019a      	lsls	r2, r3, #6
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	071b      	lsls	r3, r3, #28
 8003bc0:	499d      	ldr	r1, [pc, #628]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d01f      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003bd4:	4b98      	ldr	r3, [pc, #608]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003bd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bda:	0f1b      	lsrs	r3, r3, #28
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	019a      	lsls	r2, r3, #6
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	061b      	lsls	r3, r3, #24
 8003bee:	431a      	orrs	r2, r3
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	071b      	lsls	r3, r3, #28
 8003bf4:	4990      	ldr	r1, [pc, #576]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003bfc:	4b8e      	ldr	r3, [pc, #568]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003bfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c02:	f023 021f 	bic.w	r2, r3, #31
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	69db      	ldr	r3, [r3, #28]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	498a      	ldr	r1, [pc, #552]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00d      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	019a      	lsls	r2, r3, #6
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	061b      	lsls	r3, r3, #24
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	071b      	lsls	r3, r3, #28
 8003c34:	4980      	ldr	r1, [pc, #512]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003c3c:	4b7d      	ldr	r3, [pc, #500]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003c3e:	2201      	movs	r2, #1
 8003c40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003c42:	f7fd fc67 	bl	8001514 <HAL_GetTick>
 8003c46:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003c48:	e008      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003c4a:	f7fd fc63 	bl	8001514 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d901      	bls.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e12b      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003c5c:	4b76      	ldr	r3, [pc, #472]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0f0      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0304 	and.w	r3, r3, #4
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d105      	bne.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d079      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003c80:	4b6e      	ldr	r3, [pc, #440]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003c86:	f7fd fc45 	bl	8001514 <HAL_GetTick>
 8003c8a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003c8c:	e008      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003c8e:	f7fd fc41 	bl	8001514 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d901      	bls.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e109      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ca0:	4b65      	ldr	r3, [pc, #404]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ca8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cac:	d0ef      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 0304 	and.w	r3, r3, #4
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d020      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003cba:	4b5f      	ldr	r3, [pc, #380]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc0:	0f1b      	lsrs	r3, r3, #28
 8003cc2:	f003 0307 	and.w	r3, r3, #7
 8003cc6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	019a      	lsls	r2, r3, #6
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	061b      	lsls	r3, r3, #24
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	071b      	lsls	r3, r3, #28
 8003cda:	4957      	ldr	r1, [pc, #348]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003ce2:	4b55      	ldr	r3, [pc, #340]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ce4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ce8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	021b      	lsls	r3, r3, #8
 8003cf4:	4950      	ldr	r1, [pc, #320]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0308 	and.w	r3, r3, #8
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d01e      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003d08:	4b4b      	ldr	r3, [pc, #300]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0e:	0e1b      	lsrs	r3, r3, #24
 8003d10:	f003 030f 	and.w	r3, r3, #15
 8003d14:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	019a      	lsls	r2, r3, #6
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	061b      	lsls	r3, r3, #24
 8003d20:	431a      	orrs	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	071b      	lsls	r3, r3, #28
 8003d28:	4943      	ldr	r1, [pc, #268]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003d30:	4b41      	ldr	r3, [pc, #260]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d36:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	493e      	ldr	r1, [pc, #248]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003d46:	4b3d      	ldr	r3, [pc, #244]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d48:	2201      	movs	r2, #1
 8003d4a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003d4c:	f7fd fbe2 	bl	8001514 <HAL_GetTick>
 8003d50:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d52:	e008      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003d54:	f7fd fbde 	bl	8001514 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d901      	bls.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e0a6      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d66:	4b34      	ldr	r3, [pc, #208]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d72:	d1ef      	bne.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0320 	and.w	r3, r3, #32
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 808d 	beq.w	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d82:	2300      	movs	r3, #0
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	4b2c      	ldr	r3, [pc, #176]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8a:	4a2b      	ldr	r2, [pc, #172]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d90:	6413      	str	r3, [r2, #64]	; 0x40
 8003d92:	4b29      	ldr	r3, [pc, #164]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003d9e:	4b28      	ldr	r3, [pc, #160]	; (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a27      	ldr	r2, [pc, #156]	; (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003da8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003daa:	f7fd fbb3 	bl	8001514 <HAL_GetTick>
 8003dae:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003db0:	e008      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003db2:	f7fd fbaf 	bl	8001514 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d901      	bls.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e077      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003dc4:	4b1e      	ldr	r3, [pc, #120]	; (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d0f0      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003dd0:	4b19      	ldr	r3, [pc, #100]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dd8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d039      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003de8:	693a      	ldr	r2, [r7, #16]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d032      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003dee:	4b12      	ldr	r3, [pc, #72]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003df6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003df8:	4b12      	ldr	r3, [pc, #72]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003dfe:	4b11      	ldr	r3, [pc, #68]	; (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003e04:	4a0c      	ldr	r2, [pc, #48]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003e0a:	4b0b      	ldr	r3, [pc, #44]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d11e      	bne.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003e16:	f7fd fb7d 	bl	8001514 <HAL_GetTick>
 8003e1a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e1c:	e014      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e1e:	f7fd fb79 	bl	8001514 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d90b      	bls.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e03f      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8003e34:	42470068 	.word	0x42470068
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	42470070 	.word	0x42470070
 8003e40:	40007000 	.word	0x40007000
 8003e44:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e48:	4b1c      	ldr	r3, [pc, #112]	; (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0e4      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e60:	d10d      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x336>
 8003e62:	4b16      	ldr	r3, [pc, #88]	; (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e6e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003e72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e76:	4911      	ldr	r1, [pc, #68]	; (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	608b      	str	r3, [r1, #8]
 8003e7c:	e005      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8003e7e:	4b0f      	ldr	r3, [pc, #60]	; (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	4a0e      	ldr	r2, [pc, #56]	; (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e84:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003e88:	6093      	str	r3, [r2, #8]
 8003e8a:	4b0c      	ldr	r3, [pc, #48]	; (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e8c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e96:	4909      	ldr	r1, [pc, #36]	; (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0310 	and.w	r3, r3, #16
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d004      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8003eae:	4b04      	ldr	r3, [pc, #16]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003eb0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3718      	adds	r7, #24
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	40023800 	.word	0x40023800
 8003ec0:	424711e0 	.word	0x424711e0

08003ec4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b087      	sub	sp, #28
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d13e      	bne.n	8003f60 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003ee2:	4b23      	ldr	r3, [pc, #140]	; (8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003eea:	60fb      	str	r3, [r7, #12]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d005      	beq.n	8003efe <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d12f      	bne.n	8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003ef8:	4b1e      	ldr	r3, [pc, #120]	; (8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003efa:	617b      	str	r3, [r7, #20]
          break;
 8003efc:	e02f      	b.n	8003f5e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003efe:	4b1c      	ldr	r3, [pc, #112]	; (8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f0a:	d108      	bne.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003f0c:	4b18      	ldr	r3, [pc, #96]	; (8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f14:	4a18      	ldr	r2, [pc, #96]	; (8003f78 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1a:	613b      	str	r3, [r7, #16]
 8003f1c:	e007      	b.n	8003f2e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003f1e:	4b14      	ldr	r3, [pc, #80]	; (8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f26:	4a15      	ldr	r2, [pc, #84]	; (8003f7c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f2c:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003f2e:	4b10      	ldr	r3, [pc, #64]	; (8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f34:	099b      	lsrs	r3, r3, #6
 8003f36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	fb02 f303 	mul.w	r3, r2, r3
 8003f40:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003f42:	4b0b      	ldr	r3, [pc, #44]	; (8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f48:	0f1b      	lsrs	r3, r3, #28
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f54:	617b      	str	r3, [r7, #20]
          break;
 8003f56:	e002      	b.n	8003f5e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	617b      	str	r3, [r7, #20]
          break;
 8003f5c:	bf00      	nop
        }
      }
      break;
 8003f5e:	bf00      	nop
    }
  }
  return frequency;
 8003f60:	697b      	ldr	r3, [r7, #20]
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	371c      	adds	r7, #28
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	40023800 	.word	0x40023800
 8003f74:	00bb8000 	.word	0x00bb8000
 8003f78:	007a1200 	.word	0x007a1200
 8003f7c:	00f42400 	.word	0x00f42400

08003f80 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e01c      	b.n	8003fcc <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	795b      	ldrb	r3, [r3, #5]
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d105      	bne.n	8003fa8 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fd f810 	bl	8000fc8 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f042 0204 	orr.w	r2, r2, #4
 8003fbc:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3708      	adds	r7, #8
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e03f      	b.n	8004066 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d106      	bne.n	8004000 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7fd f806 	bl	800100c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2224      	movs	r2, #36	; 0x24
 8004004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004016:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f9f5 	bl	8004408 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	691a      	ldr	r2, [r3, #16]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800402c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	695a      	ldr	r2, [r3, #20]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800403c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68da      	ldr	r2, [r3, #12]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800404c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2220      	movs	r2, #32
 8004060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
	...

08004070 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b08c      	sub	sp, #48	; 0x30
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	4613      	mov	r3, r2
 800407c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b20      	cmp	r3, #32
 8004088:	d165      	bne.n	8004156 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <HAL_UART_Transmit_DMA+0x26>
 8004090:	88fb      	ldrh	r3, [r7, #6]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e05e      	b.n	8004158 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d101      	bne.n	80040a8 <HAL_UART_Transmit_DMA+0x38>
 80040a4:	2302      	movs	r3, #2
 80040a6:	e057      	b.n	8004158 <HAL_UART_Transmit_DMA+0xe8>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80040b0:	68ba      	ldr	r2, [r7, #8]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	88fa      	ldrh	r2, [r7, #6]
 80040ba:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	88fa      	ldrh	r2, [r7, #6]
 80040c0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2221      	movs	r2, #33	; 0x21
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d4:	4a22      	ldr	r2, [pc, #136]	; (8004160 <HAL_UART_Transmit_DMA+0xf0>)
 80040d6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040dc:	4a21      	ldr	r2, [pc, #132]	; (8004164 <HAL_UART_Transmit_DMA+0xf4>)
 80040de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e4:	4a20      	ldr	r2, [pc, #128]	; (8004168 <HAL_UART_Transmit_DMA+0xf8>)
 80040e6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ec:	2200      	movs	r2, #0
 80040ee:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80040f0:	f107 0308 	add.w	r3, r7, #8
 80040f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80040fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040fc:	6819      	ldr	r1, [r3, #0]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	3304      	adds	r3, #4
 8004104:	461a      	mov	r2, r3
 8004106:	88fb      	ldrh	r3, [r7, #6]
 8004108:	f7fd fc10 	bl	800192c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004114:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	3314      	adds	r3, #20
 8004124:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	e853 3f00 	ldrex	r3, [r3]
 800412c:	617b      	str	r3, [r7, #20]
   return(result);
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004134:	62bb      	str	r3, [r7, #40]	; 0x28
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	3314      	adds	r3, #20
 800413c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800413e:	627a      	str	r2, [r7, #36]	; 0x24
 8004140:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004142:	6a39      	ldr	r1, [r7, #32]
 8004144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004146:	e841 2300 	strex	r3, r2, [r1]
 800414a:	61fb      	str	r3, [r7, #28]
   return(result);
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1e5      	bne.n	800411e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8004152:	2300      	movs	r3, #0
 8004154:	e000      	b.n	8004158 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8004156:	2302      	movs	r3, #2
  }
}
 8004158:	4618      	mov	r0, r3
 800415a:	3730      	adds	r7, #48	; 0x30
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}
 8004160:	080041a9 	.word	0x080041a9
 8004164:	08004243 	.word	0x08004243
 8004168:	0800425f 	.word	0x0800425f

0800416c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b090      	sub	sp, #64	; 0x40
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d137      	bne.n	8004234 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80041c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041c6:	2200      	movs	r2, #0
 80041c8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80041ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	3314      	adds	r3, #20
 80041d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d4:	e853 3f00 	ldrex	r3, [r3]
 80041d8:	623b      	str	r3, [r7, #32]
   return(result);
 80041da:	6a3b      	ldr	r3, [r7, #32]
 80041dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80041e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	3314      	adds	r3, #20
 80041e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80041ea:	633a      	str	r2, [r7, #48]	; 0x30
 80041ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041f2:	e841 2300 	strex	r3, r2, [r1]
 80041f6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80041f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1e5      	bne.n	80041ca <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80041fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	330c      	adds	r3, #12
 8004204:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	e853 3f00 	ldrex	r3, [r3]
 800420c:	60fb      	str	r3, [r7, #12]
   return(result);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004214:	637b      	str	r3, [r7, #52]	; 0x34
 8004216:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	330c      	adds	r3, #12
 800421c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800421e:	61fa      	str	r2, [r7, #28]
 8004220:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004222:	69b9      	ldr	r1, [r7, #24]
 8004224:	69fa      	ldr	r2, [r7, #28]
 8004226:	e841 2300 	strex	r3, r2, [r1]
 800422a:	617b      	str	r3, [r7, #20]
   return(result);
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1e5      	bne.n	80041fe <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004232:	e002      	b.n	800423a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004234:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004236:	f7ff ff99 	bl	800416c <HAL_UART_TxCpltCallback>
}
 800423a:	bf00      	nop
 800423c:	3740      	adds	r7, #64	; 0x40
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b084      	sub	sp, #16
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f7ff ff95 	bl	8004180 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004256:	bf00      	nop
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b084      	sub	sp, #16
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004266:	2300      	movs	r3, #0
 8004268:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800426e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800427a:	2b80      	cmp	r3, #128	; 0x80
 800427c:	bf0c      	ite	eq
 800427e:	2301      	moveq	r3, #1
 8004280:	2300      	movne	r3, #0
 8004282:	b2db      	uxtb	r3, r3
 8004284:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b21      	cmp	r3, #33	; 0x21
 8004290:	d108      	bne.n	80042a4 <UART_DMAError+0x46>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d005      	beq.n	80042a4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	2200      	movs	r2, #0
 800429c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800429e:	68b8      	ldr	r0, [r7, #8]
 80042a0:	f000 f827 	bl	80042f2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	695b      	ldr	r3, [r3, #20]
 80042aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ae:	2b40      	cmp	r3, #64	; 0x40
 80042b0:	bf0c      	ite	eq
 80042b2:	2301      	moveq	r3, #1
 80042b4:	2300      	movne	r3, #0
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b22      	cmp	r3, #34	; 0x22
 80042c4:	d108      	bne.n	80042d8 <UART_DMAError+0x7a>
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d005      	beq.n	80042d8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	2200      	movs	r2, #0
 80042d0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80042d2:	68b8      	ldr	r0, [r7, #8]
 80042d4:	f000 f835 	bl	8004342 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042dc:	f043 0210 	orr.w	r2, r3, #16
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042e4:	68b8      	ldr	r0, [r7, #8]
 80042e6:	f7ff ff55 	bl	8004194 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042ea:	bf00      	nop
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80042f2:	b480      	push	{r7}
 80042f4:	b089      	sub	sp, #36	; 0x24
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	330c      	adds	r3, #12
 8004300:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	e853 3f00 	ldrex	r3, [r3]
 8004308:	60bb      	str	r3, [r7, #8]
   return(result);
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004310:	61fb      	str	r3, [r7, #28]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	330c      	adds	r3, #12
 8004318:	69fa      	ldr	r2, [r7, #28]
 800431a:	61ba      	str	r2, [r7, #24]
 800431c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800431e:	6979      	ldr	r1, [r7, #20]
 8004320:	69ba      	ldr	r2, [r7, #24]
 8004322:	e841 2300 	strex	r3, r2, [r1]
 8004326:	613b      	str	r3, [r7, #16]
   return(result);
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1e5      	bne.n	80042fa <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2220      	movs	r2, #32
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004336:	bf00      	nop
 8004338:	3724      	adds	r7, #36	; 0x24
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004342:	b480      	push	{r7}
 8004344:	b095      	sub	sp, #84	; 0x54
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	330c      	adds	r3, #12
 8004350:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004354:	e853 3f00 	ldrex	r3, [r3]
 8004358:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800435a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800435c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004360:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	330c      	adds	r3, #12
 8004368:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800436a:	643a      	str	r2, [r7, #64]	; 0x40
 800436c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004370:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004372:	e841 2300 	strex	r3, r2, [r1]
 8004376:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1e5      	bne.n	800434a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	3314      	adds	r3, #20
 8004384:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004386:	6a3b      	ldr	r3, [r7, #32]
 8004388:	e853 3f00 	ldrex	r3, [r3]
 800438c:	61fb      	str	r3, [r7, #28]
   return(result);
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	f023 0301 	bic.w	r3, r3, #1
 8004394:	64bb      	str	r3, [r7, #72]	; 0x48
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	3314      	adds	r3, #20
 800439c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800439e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80043a0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043a6:	e841 2300 	strex	r3, r2, [r1]
 80043aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80043ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1e5      	bne.n	800437e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d119      	bne.n	80043ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	330c      	adds	r3, #12
 80043c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	e853 3f00 	ldrex	r3, [r3]
 80043c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f023 0310 	bic.w	r3, r3, #16
 80043d0:	647b      	str	r3, [r7, #68]	; 0x44
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	330c      	adds	r3, #12
 80043d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80043da:	61ba      	str	r2, [r7, #24]
 80043dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043de:	6979      	ldr	r1, [r7, #20]
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	e841 2300 	strex	r3, r2, [r1]
 80043e6:	613b      	str	r3, [r7, #16]
   return(result);
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1e5      	bne.n	80043ba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2220      	movs	r2, #32
 80043f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	631a      	str	r2, [r3, #48]	; 0x30
}
 80043fc:	bf00      	nop
 80043fe:	3754      	adds	r7, #84	; 0x54
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800440c:	b09f      	sub	sp, #124	; 0x7c
 800440e:	af00      	add	r7, sp, #0
 8004410:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004412:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800441c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800441e:	68d9      	ldr	r1, [r3, #12]
 8004420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	ea40 0301 	orr.w	r3, r0, r1
 8004428:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800442a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800442c:	689a      	ldr	r2, [r3, #8]
 800442e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	431a      	orrs	r2, r3
 8004434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004436:	695b      	ldr	r3, [r3, #20]
 8004438:	431a      	orrs	r2, r3
 800443a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800443c:	69db      	ldr	r3, [r3, #28]
 800443e:	4313      	orrs	r3, r2
 8004440:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800444c:	f021 010c 	bic.w	r1, r1, #12
 8004450:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004456:	430b      	orrs	r3, r1
 8004458:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800445a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004464:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004466:	6999      	ldr	r1, [r3, #24]
 8004468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	ea40 0301 	orr.w	r3, r0, r1
 8004470:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004472:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	4bc5      	ldr	r3, [pc, #788]	; (800478c <UART_SetConfig+0x384>)
 8004478:	429a      	cmp	r2, r3
 800447a:	d004      	beq.n	8004486 <UART_SetConfig+0x7e>
 800447c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	4bc3      	ldr	r3, [pc, #780]	; (8004790 <UART_SetConfig+0x388>)
 8004482:	429a      	cmp	r2, r3
 8004484:	d103      	bne.n	800448e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004486:	f7ff fb4b 	bl	8003b20 <HAL_RCC_GetPCLK2Freq>
 800448a:	6778      	str	r0, [r7, #116]	; 0x74
 800448c:	e002      	b.n	8004494 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800448e:	f7ff fb33 	bl	8003af8 <HAL_RCC_GetPCLK1Freq>
 8004492:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004494:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004496:	69db      	ldr	r3, [r3, #28]
 8004498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800449c:	f040 80b6 	bne.w	800460c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044a2:	461c      	mov	r4, r3
 80044a4:	f04f 0500 	mov.w	r5, #0
 80044a8:	4622      	mov	r2, r4
 80044aa:	462b      	mov	r3, r5
 80044ac:	1891      	adds	r1, r2, r2
 80044ae:	6439      	str	r1, [r7, #64]	; 0x40
 80044b0:	415b      	adcs	r3, r3
 80044b2:	647b      	str	r3, [r7, #68]	; 0x44
 80044b4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80044b8:	1912      	adds	r2, r2, r4
 80044ba:	eb45 0303 	adc.w	r3, r5, r3
 80044be:	f04f 0000 	mov.w	r0, #0
 80044c2:	f04f 0100 	mov.w	r1, #0
 80044c6:	00d9      	lsls	r1, r3, #3
 80044c8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80044cc:	00d0      	lsls	r0, r2, #3
 80044ce:	4602      	mov	r2, r0
 80044d0:	460b      	mov	r3, r1
 80044d2:	1911      	adds	r1, r2, r4
 80044d4:	6639      	str	r1, [r7, #96]	; 0x60
 80044d6:	416b      	adcs	r3, r5
 80044d8:	667b      	str	r3, [r7, #100]	; 0x64
 80044da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	461a      	mov	r2, r3
 80044e0:	f04f 0300 	mov.w	r3, #0
 80044e4:	1891      	adds	r1, r2, r2
 80044e6:	63b9      	str	r1, [r7, #56]	; 0x38
 80044e8:	415b      	adcs	r3, r3
 80044ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80044f0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80044f4:	f7fb fe7a 	bl	80001ec <__aeabi_uldivmod>
 80044f8:	4602      	mov	r2, r0
 80044fa:	460b      	mov	r3, r1
 80044fc:	4ba5      	ldr	r3, [pc, #660]	; (8004794 <UART_SetConfig+0x38c>)
 80044fe:	fba3 2302 	umull	r2, r3, r3, r2
 8004502:	095b      	lsrs	r3, r3, #5
 8004504:	011e      	lsls	r6, r3, #4
 8004506:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004508:	461c      	mov	r4, r3
 800450a:	f04f 0500 	mov.w	r5, #0
 800450e:	4622      	mov	r2, r4
 8004510:	462b      	mov	r3, r5
 8004512:	1891      	adds	r1, r2, r2
 8004514:	6339      	str	r1, [r7, #48]	; 0x30
 8004516:	415b      	adcs	r3, r3
 8004518:	637b      	str	r3, [r7, #52]	; 0x34
 800451a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800451e:	1912      	adds	r2, r2, r4
 8004520:	eb45 0303 	adc.w	r3, r5, r3
 8004524:	f04f 0000 	mov.w	r0, #0
 8004528:	f04f 0100 	mov.w	r1, #0
 800452c:	00d9      	lsls	r1, r3, #3
 800452e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004532:	00d0      	lsls	r0, r2, #3
 8004534:	4602      	mov	r2, r0
 8004536:	460b      	mov	r3, r1
 8004538:	1911      	adds	r1, r2, r4
 800453a:	65b9      	str	r1, [r7, #88]	; 0x58
 800453c:	416b      	adcs	r3, r5
 800453e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004540:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	461a      	mov	r2, r3
 8004546:	f04f 0300 	mov.w	r3, #0
 800454a:	1891      	adds	r1, r2, r2
 800454c:	62b9      	str	r1, [r7, #40]	; 0x28
 800454e:	415b      	adcs	r3, r3
 8004550:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004552:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004556:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800455a:	f7fb fe47 	bl	80001ec <__aeabi_uldivmod>
 800455e:	4602      	mov	r2, r0
 8004560:	460b      	mov	r3, r1
 8004562:	4b8c      	ldr	r3, [pc, #560]	; (8004794 <UART_SetConfig+0x38c>)
 8004564:	fba3 1302 	umull	r1, r3, r3, r2
 8004568:	095b      	lsrs	r3, r3, #5
 800456a:	2164      	movs	r1, #100	; 0x64
 800456c:	fb01 f303 	mul.w	r3, r1, r3
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	00db      	lsls	r3, r3, #3
 8004574:	3332      	adds	r3, #50	; 0x32
 8004576:	4a87      	ldr	r2, [pc, #540]	; (8004794 <UART_SetConfig+0x38c>)
 8004578:	fba2 2303 	umull	r2, r3, r2, r3
 800457c:	095b      	lsrs	r3, r3, #5
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004584:	441e      	add	r6, r3
 8004586:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004588:	4618      	mov	r0, r3
 800458a:	f04f 0100 	mov.w	r1, #0
 800458e:	4602      	mov	r2, r0
 8004590:	460b      	mov	r3, r1
 8004592:	1894      	adds	r4, r2, r2
 8004594:	623c      	str	r4, [r7, #32]
 8004596:	415b      	adcs	r3, r3
 8004598:	627b      	str	r3, [r7, #36]	; 0x24
 800459a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800459e:	1812      	adds	r2, r2, r0
 80045a0:	eb41 0303 	adc.w	r3, r1, r3
 80045a4:	f04f 0400 	mov.w	r4, #0
 80045a8:	f04f 0500 	mov.w	r5, #0
 80045ac:	00dd      	lsls	r5, r3, #3
 80045ae:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80045b2:	00d4      	lsls	r4, r2, #3
 80045b4:	4622      	mov	r2, r4
 80045b6:	462b      	mov	r3, r5
 80045b8:	1814      	adds	r4, r2, r0
 80045ba:	653c      	str	r4, [r7, #80]	; 0x50
 80045bc:	414b      	adcs	r3, r1
 80045be:	657b      	str	r3, [r7, #84]	; 0x54
 80045c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	461a      	mov	r2, r3
 80045c6:	f04f 0300 	mov.w	r3, #0
 80045ca:	1891      	adds	r1, r2, r2
 80045cc:	61b9      	str	r1, [r7, #24]
 80045ce:	415b      	adcs	r3, r3
 80045d0:	61fb      	str	r3, [r7, #28]
 80045d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045d6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80045da:	f7fb fe07 	bl	80001ec <__aeabi_uldivmod>
 80045de:	4602      	mov	r2, r0
 80045e0:	460b      	mov	r3, r1
 80045e2:	4b6c      	ldr	r3, [pc, #432]	; (8004794 <UART_SetConfig+0x38c>)
 80045e4:	fba3 1302 	umull	r1, r3, r3, r2
 80045e8:	095b      	lsrs	r3, r3, #5
 80045ea:	2164      	movs	r1, #100	; 0x64
 80045ec:	fb01 f303 	mul.w	r3, r1, r3
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	3332      	adds	r3, #50	; 0x32
 80045f6:	4a67      	ldr	r2, [pc, #412]	; (8004794 <UART_SetConfig+0x38c>)
 80045f8:	fba2 2303 	umull	r2, r3, r2, r3
 80045fc:	095b      	lsrs	r3, r3, #5
 80045fe:	f003 0207 	and.w	r2, r3, #7
 8004602:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4432      	add	r2, r6
 8004608:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800460a:	e0b9      	b.n	8004780 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800460c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800460e:	461c      	mov	r4, r3
 8004610:	f04f 0500 	mov.w	r5, #0
 8004614:	4622      	mov	r2, r4
 8004616:	462b      	mov	r3, r5
 8004618:	1891      	adds	r1, r2, r2
 800461a:	6139      	str	r1, [r7, #16]
 800461c:	415b      	adcs	r3, r3
 800461e:	617b      	str	r3, [r7, #20]
 8004620:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004624:	1912      	adds	r2, r2, r4
 8004626:	eb45 0303 	adc.w	r3, r5, r3
 800462a:	f04f 0000 	mov.w	r0, #0
 800462e:	f04f 0100 	mov.w	r1, #0
 8004632:	00d9      	lsls	r1, r3, #3
 8004634:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004638:	00d0      	lsls	r0, r2, #3
 800463a:	4602      	mov	r2, r0
 800463c:	460b      	mov	r3, r1
 800463e:	eb12 0804 	adds.w	r8, r2, r4
 8004642:	eb43 0905 	adc.w	r9, r3, r5
 8004646:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	4618      	mov	r0, r3
 800464c:	f04f 0100 	mov.w	r1, #0
 8004650:	f04f 0200 	mov.w	r2, #0
 8004654:	f04f 0300 	mov.w	r3, #0
 8004658:	008b      	lsls	r3, r1, #2
 800465a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800465e:	0082      	lsls	r2, r0, #2
 8004660:	4640      	mov	r0, r8
 8004662:	4649      	mov	r1, r9
 8004664:	f7fb fdc2 	bl	80001ec <__aeabi_uldivmod>
 8004668:	4602      	mov	r2, r0
 800466a:	460b      	mov	r3, r1
 800466c:	4b49      	ldr	r3, [pc, #292]	; (8004794 <UART_SetConfig+0x38c>)
 800466e:	fba3 2302 	umull	r2, r3, r3, r2
 8004672:	095b      	lsrs	r3, r3, #5
 8004674:	011e      	lsls	r6, r3, #4
 8004676:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004678:	4618      	mov	r0, r3
 800467a:	f04f 0100 	mov.w	r1, #0
 800467e:	4602      	mov	r2, r0
 8004680:	460b      	mov	r3, r1
 8004682:	1894      	adds	r4, r2, r2
 8004684:	60bc      	str	r4, [r7, #8]
 8004686:	415b      	adcs	r3, r3
 8004688:	60fb      	str	r3, [r7, #12]
 800468a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800468e:	1812      	adds	r2, r2, r0
 8004690:	eb41 0303 	adc.w	r3, r1, r3
 8004694:	f04f 0400 	mov.w	r4, #0
 8004698:	f04f 0500 	mov.w	r5, #0
 800469c:	00dd      	lsls	r5, r3, #3
 800469e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80046a2:	00d4      	lsls	r4, r2, #3
 80046a4:	4622      	mov	r2, r4
 80046a6:	462b      	mov	r3, r5
 80046a8:	1814      	adds	r4, r2, r0
 80046aa:	64bc      	str	r4, [r7, #72]	; 0x48
 80046ac:	414b      	adcs	r3, r1
 80046ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	4618      	mov	r0, r3
 80046b6:	f04f 0100 	mov.w	r1, #0
 80046ba:	f04f 0200 	mov.w	r2, #0
 80046be:	f04f 0300 	mov.w	r3, #0
 80046c2:	008b      	lsls	r3, r1, #2
 80046c4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80046c8:	0082      	lsls	r2, r0, #2
 80046ca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80046ce:	f7fb fd8d 	bl	80001ec <__aeabi_uldivmod>
 80046d2:	4602      	mov	r2, r0
 80046d4:	460b      	mov	r3, r1
 80046d6:	4b2f      	ldr	r3, [pc, #188]	; (8004794 <UART_SetConfig+0x38c>)
 80046d8:	fba3 1302 	umull	r1, r3, r3, r2
 80046dc:	095b      	lsrs	r3, r3, #5
 80046de:	2164      	movs	r1, #100	; 0x64
 80046e0:	fb01 f303 	mul.w	r3, r1, r3
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	011b      	lsls	r3, r3, #4
 80046e8:	3332      	adds	r3, #50	; 0x32
 80046ea:	4a2a      	ldr	r2, [pc, #168]	; (8004794 <UART_SetConfig+0x38c>)
 80046ec:	fba2 2303 	umull	r2, r3, r2, r3
 80046f0:	095b      	lsrs	r3, r3, #5
 80046f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046f6:	441e      	add	r6, r3
 80046f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046fa:	4618      	mov	r0, r3
 80046fc:	f04f 0100 	mov.w	r1, #0
 8004700:	4602      	mov	r2, r0
 8004702:	460b      	mov	r3, r1
 8004704:	1894      	adds	r4, r2, r2
 8004706:	603c      	str	r4, [r7, #0]
 8004708:	415b      	adcs	r3, r3
 800470a:	607b      	str	r3, [r7, #4]
 800470c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004710:	1812      	adds	r2, r2, r0
 8004712:	eb41 0303 	adc.w	r3, r1, r3
 8004716:	f04f 0400 	mov.w	r4, #0
 800471a:	f04f 0500 	mov.w	r5, #0
 800471e:	00dd      	lsls	r5, r3, #3
 8004720:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004724:	00d4      	lsls	r4, r2, #3
 8004726:	4622      	mov	r2, r4
 8004728:	462b      	mov	r3, r5
 800472a:	eb12 0a00 	adds.w	sl, r2, r0
 800472e:	eb43 0b01 	adc.w	fp, r3, r1
 8004732:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	4618      	mov	r0, r3
 8004738:	f04f 0100 	mov.w	r1, #0
 800473c:	f04f 0200 	mov.w	r2, #0
 8004740:	f04f 0300 	mov.w	r3, #0
 8004744:	008b      	lsls	r3, r1, #2
 8004746:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800474a:	0082      	lsls	r2, r0, #2
 800474c:	4650      	mov	r0, sl
 800474e:	4659      	mov	r1, fp
 8004750:	f7fb fd4c 	bl	80001ec <__aeabi_uldivmod>
 8004754:	4602      	mov	r2, r0
 8004756:	460b      	mov	r3, r1
 8004758:	4b0e      	ldr	r3, [pc, #56]	; (8004794 <UART_SetConfig+0x38c>)
 800475a:	fba3 1302 	umull	r1, r3, r3, r2
 800475e:	095b      	lsrs	r3, r3, #5
 8004760:	2164      	movs	r1, #100	; 0x64
 8004762:	fb01 f303 	mul.w	r3, r1, r3
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	3332      	adds	r3, #50	; 0x32
 800476c:	4a09      	ldr	r2, [pc, #36]	; (8004794 <UART_SetConfig+0x38c>)
 800476e:	fba2 2303 	umull	r2, r3, r2, r3
 8004772:	095b      	lsrs	r3, r3, #5
 8004774:	f003 020f 	and.w	r2, r3, #15
 8004778:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4432      	add	r2, r6
 800477e:	609a      	str	r2, [r3, #8]
}
 8004780:	bf00      	nop
 8004782:	377c      	adds	r7, #124	; 0x7c
 8004784:	46bd      	mov	sp, r7
 8004786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800478a:	bf00      	nop
 800478c:	40011000 	.word	0x40011000
 8004790:	40011400 	.word	0x40011400
 8004794:	51eb851f 	.word	0x51eb851f

08004798 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004798:	b084      	sub	sp, #16
 800479a:	b580      	push	{r7, lr}
 800479c:	b084      	sub	sp, #16
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
 80047a2:	f107 001c 	add.w	r0, r7, #28
 80047a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80047aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d122      	bne.n	80047f6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80047c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80047d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d105      	bne.n	80047ea <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 fa82 	bl	8004cf4 <USB_CoreReset>
 80047f0:	4603      	mov	r3, r0
 80047f2:	73fb      	strb	r3, [r7, #15]
 80047f4:	e01a      	b.n	800482c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 fa76 	bl	8004cf4 <USB_CoreReset>
 8004808:	4603      	mov	r3, r0
 800480a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800480c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800480e:	2b00      	cmp	r3, #0
 8004810:	d106      	bne.n	8004820 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004816:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	639a      	str	r2, [r3, #56]	; 0x38
 800481e:	e005      	b.n	800482c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004824:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800482c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800482e:	2b01      	cmp	r3, #1
 8004830:	d10b      	bne.n	800484a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f043 0206 	orr.w	r2, r3, #6
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f043 0220 	orr.w	r2, r3, #32
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800484a:	7bfb      	ldrb	r3, [r7, #15]
}
 800484c:	4618      	mov	r0, r3
 800484e:	3710      	adds	r7, #16
 8004850:	46bd      	mov	sp, r7
 8004852:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004856:	b004      	add	sp, #16
 8004858:	4770      	bx	lr

0800485a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800485a:	b480      	push	{r7}
 800485c:	b083      	sub	sp, #12
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f023 0201 	bic.w	r2, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800486e:	2300      	movs	r3, #0
}
 8004870:	4618      	mov	r0, r3
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	460b      	mov	r3, r1
 8004886:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004888:	2300      	movs	r3, #0
 800488a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004898:	78fb      	ldrb	r3, [r7, #3]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d115      	bne.n	80048ca <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80048aa:	2001      	movs	r0, #1
 80048ac:	f7fc fe3e 	bl	800152c <HAL_Delay>
      ms++;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	3301      	adds	r3, #1
 80048b4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 fa0e 	bl	8004cd8 <USB_GetMode>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d01e      	beq.n	8004900 <USB_SetCurrentMode+0x84>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2b31      	cmp	r3, #49	; 0x31
 80048c6:	d9f0      	bls.n	80048aa <USB_SetCurrentMode+0x2e>
 80048c8:	e01a      	b.n	8004900 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80048ca:	78fb      	ldrb	r3, [r7, #3]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d115      	bne.n	80048fc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80048dc:	2001      	movs	r0, #1
 80048de:	f7fc fe25 	bl	800152c <HAL_Delay>
      ms++;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	3301      	adds	r3, #1
 80048e6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 f9f5 	bl	8004cd8 <USB_GetMode>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d005      	beq.n	8004900 <USB_SetCurrentMode+0x84>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2b31      	cmp	r3, #49	; 0x31
 80048f8:	d9f0      	bls.n	80048dc <USB_SetCurrentMode+0x60>
 80048fa:	e001      	b.n	8004900 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e005      	b.n	800490c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2b32      	cmp	r3, #50	; 0x32
 8004904:	d101      	bne.n	800490a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e000      	b.n	800490c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3710      	adds	r7, #16
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004914:	b084      	sub	sp, #16
 8004916:	b580      	push	{r7, lr}
 8004918:	b086      	sub	sp, #24
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
 800491e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004922:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004926:	2300      	movs	r3, #0
 8004928:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800492e:	2300      	movs	r3, #0
 8004930:	613b      	str	r3, [r7, #16]
 8004932:	e009      	b.n	8004948 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	3340      	adds	r3, #64	; 0x40
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	2200      	movs	r2, #0
 8004940:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	3301      	adds	r3, #1
 8004946:	613b      	str	r3, [r7, #16]
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	2b0e      	cmp	r3, #14
 800494c:	d9f2      	bls.n	8004934 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800494e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004950:	2b00      	cmp	r3, #0
 8004952:	d11c      	bne.n	800498e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004962:	f043 0302 	orr.w	r3, r3, #2
 8004966:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004978:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004984:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	639a      	str	r2, [r3, #56]	; 0x38
 800498c:	e00b      	b.n	80049a6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004992:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800499e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80049ac:	461a      	mov	r2, r3
 80049ae:	2300      	movs	r3, #0
 80049b0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049b8:	4619      	mov	r1, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049c0:	461a      	mov	r2, r3
 80049c2:	680b      	ldr	r3, [r1, #0]
 80049c4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80049c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d10c      	bne.n	80049e6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80049cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d104      	bne.n	80049dc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80049d2:	2100      	movs	r1, #0
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f000 f945 	bl	8004c64 <USB_SetDevSpeed>
 80049da:	e008      	b.n	80049ee <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80049dc:	2101      	movs	r1, #1
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 f940 	bl	8004c64 <USB_SetDevSpeed>
 80049e4:	e003      	b.n	80049ee <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80049e6:	2103      	movs	r1, #3
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 f93b 	bl	8004c64 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80049ee:	2110      	movs	r1, #16
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 f8f3 	bl	8004bdc <USB_FlushTxFifo>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d001      	beq.n	8004a00 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f000 f90f 	bl	8004c24 <USB_FlushRxFifo>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d001      	beq.n	8004a10 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a16:	461a      	mov	r2, r3
 8004a18:	2300      	movs	r3, #0
 8004a1a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a22:	461a      	mov	r2, r3
 8004a24:	2300      	movs	r3, #0
 8004a26:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a2e:	461a      	mov	r2, r3
 8004a30:	2300      	movs	r3, #0
 8004a32:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a34:	2300      	movs	r3, #0
 8004a36:	613b      	str	r3, [r7, #16]
 8004a38:	e043      	b.n	8004ac2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	015a      	lsls	r2, r3, #5
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	4413      	add	r3, r2
 8004a42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004a4c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a50:	d118      	bne.n	8004a84 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10a      	bne.n	8004a6e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	015a      	lsls	r2, r3, #5
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	4413      	add	r3, r2
 8004a60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a64:	461a      	mov	r2, r3
 8004a66:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004a6a:	6013      	str	r3, [r2, #0]
 8004a6c:	e013      	b.n	8004a96 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	015a      	lsls	r2, r3, #5
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	4413      	add	r3, r2
 8004a76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004a80:	6013      	str	r3, [r2, #0]
 8004a82:	e008      	b.n	8004a96 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	015a      	lsls	r2, r3, #5
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a90:	461a      	mov	r2, r3
 8004a92:	2300      	movs	r3, #0
 8004a94:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	015a      	lsls	r2, r3, #5
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	015a      	lsls	r2, r3, #5
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	4413      	add	r3, r2
 8004ab0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004aba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	613b      	str	r3, [r7, #16]
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d3b7      	bcc.n	8004a3a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004aca:	2300      	movs	r3, #0
 8004acc:	613b      	str	r3, [r7, #16]
 8004ace:	e043      	b.n	8004b58 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	015a      	lsls	r2, r3, #5
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ae2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ae6:	d118      	bne.n	8004b1a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d10a      	bne.n	8004b04 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	015a      	lsls	r2, r3, #5
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	4413      	add	r3, r2
 8004af6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004afa:	461a      	mov	r2, r3
 8004afc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004b00:	6013      	str	r3, [r2, #0]
 8004b02:	e013      	b.n	8004b2c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	015a      	lsls	r2, r3, #5
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b10:	461a      	mov	r2, r3
 8004b12:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004b16:	6013      	str	r3, [r2, #0]
 8004b18:	e008      	b.n	8004b2c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	015a      	lsls	r2, r3, #5
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	4413      	add	r3, r2
 8004b22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b26:	461a      	mov	r2, r3
 8004b28:	2300      	movs	r3, #0
 8004b2a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	015a      	lsls	r2, r3, #5
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	4413      	add	r3, r2
 8004b34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b38:	461a      	mov	r2, r3
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	015a      	lsls	r2, r3, #5
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4413      	add	r3, r2
 8004b46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b50:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	3301      	adds	r3, #1
 8004b56:	613b      	str	r3, [r7, #16]
 8004b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d3b7      	bcc.n	8004ad0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b66:	691b      	ldr	r3, [r3, #16]
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b72:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004b80:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d105      	bne.n	8004b94 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	f043 0210 	orr.w	r2, r3, #16
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699a      	ldr	r2, [r3, #24]
 8004b98:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <USB_DevInit+0x2c4>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d005      	beq.n	8004bb2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	f043 0208 	orr.w	r2, r3, #8
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004bb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d107      	bne.n	8004bc8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004bc0:	f043 0304 	orr.w	r3, r3, #4
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004bc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3718      	adds	r7, #24
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004bd4:	b004      	add	sp, #16
 8004bd6:	4770      	bx	lr
 8004bd8:	803c3800 	.word	0x803c3800

08004bdc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	019b      	lsls	r3, r3, #6
 8004bee:	f043 0220 	orr.w	r2, r3, #32
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	60fb      	str	r3, [r7, #12]
 8004bfc:	4a08      	ldr	r2, [pc, #32]	; (8004c20 <USB_FlushTxFifo+0x44>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d901      	bls.n	8004c06 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e006      	b.n	8004c14 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	f003 0320 	and.w	r3, r3, #32
 8004c0e:	2b20      	cmp	r3, #32
 8004c10:	d0f1      	beq.n	8004bf6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3714      	adds	r7, #20
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr
 8004c20:	00030d40 	.word	0x00030d40

08004c24 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2210      	movs	r2, #16
 8004c34:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	3301      	adds	r3, #1
 8004c3a:	60fb      	str	r3, [r7, #12]
 8004c3c:	4a08      	ldr	r2, [pc, #32]	; (8004c60 <USB_FlushRxFifo+0x3c>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d901      	bls.n	8004c46 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e006      	b.n	8004c54 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	f003 0310 	and.w	r3, r3, #16
 8004c4e:	2b10      	cmp	r3, #16
 8004c50:	d0f1      	beq.n	8004c36 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3714      	adds	r7, #20
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr
 8004c60:	00030d40 	.word	0x00030d40

08004c64 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	78fb      	ldrb	r3, [r7, #3]
 8004c7e:	68f9      	ldr	r1, [r7, #12]
 8004c80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c84:	4313      	orrs	r3, r2
 8004c86:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b085      	sub	sp, #20
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004cb0:	f023 0303 	bic.w	r3, r3, #3
 8004cb4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cc4:	f043 0302 	orr.w	r3, r3, #2
 8004cc8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3714      	adds	r7, #20
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	f003 0301 	and.w	r3, r3, #1
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	3301      	adds	r3, #1
 8004d04:	60fb      	str	r3, [r7, #12]
 8004d06:	4a13      	ldr	r2, [pc, #76]	; (8004d54 <USB_CoreReset+0x60>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d901      	bls.n	8004d10 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e01a      	b.n	8004d46 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	daf3      	bge.n	8004d00 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	f043 0201 	orr.w	r2, r3, #1
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	60fb      	str	r3, [r7, #12]
 8004d2e:	4a09      	ldr	r2, [pc, #36]	; (8004d54 <USB_CoreReset+0x60>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d901      	bls.n	8004d38 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e006      	b.n	8004d46 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d0f1      	beq.n	8004d28 <USB_CoreReset+0x34>

  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	00030d40 	.word	0x00030d40

08004d58 <__errno>:
 8004d58:	4b01      	ldr	r3, [pc, #4]	; (8004d60 <__errno+0x8>)
 8004d5a:	6818      	ldr	r0, [r3, #0]
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop
 8004d60:	2000000c 	.word	0x2000000c

08004d64 <__libc_init_array>:
 8004d64:	b570      	push	{r4, r5, r6, lr}
 8004d66:	4d0d      	ldr	r5, [pc, #52]	; (8004d9c <__libc_init_array+0x38>)
 8004d68:	4c0d      	ldr	r4, [pc, #52]	; (8004da0 <__libc_init_array+0x3c>)
 8004d6a:	1b64      	subs	r4, r4, r5
 8004d6c:	10a4      	asrs	r4, r4, #2
 8004d6e:	2600      	movs	r6, #0
 8004d70:	42a6      	cmp	r6, r4
 8004d72:	d109      	bne.n	8004d88 <__libc_init_array+0x24>
 8004d74:	4d0b      	ldr	r5, [pc, #44]	; (8004da4 <__libc_init_array+0x40>)
 8004d76:	4c0c      	ldr	r4, [pc, #48]	; (8004da8 <__libc_init_array+0x44>)
 8004d78:	f000 fce6 	bl	8005748 <_init>
 8004d7c:	1b64      	subs	r4, r4, r5
 8004d7e:	10a4      	asrs	r4, r4, #2
 8004d80:	2600      	movs	r6, #0
 8004d82:	42a6      	cmp	r6, r4
 8004d84:	d105      	bne.n	8004d92 <__libc_init_array+0x2e>
 8004d86:	bd70      	pop	{r4, r5, r6, pc}
 8004d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d8c:	4798      	blx	r3
 8004d8e:	3601      	adds	r6, #1
 8004d90:	e7ee      	b.n	8004d70 <__libc_init_array+0xc>
 8004d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d96:	4798      	blx	r3
 8004d98:	3601      	adds	r6, #1
 8004d9a:	e7f2      	b.n	8004d82 <__libc_init_array+0x1e>
 8004d9c:	08005808 	.word	0x08005808
 8004da0:	08005808 	.word	0x08005808
 8004da4:	08005808 	.word	0x08005808
 8004da8:	0800580c 	.word	0x0800580c

08004dac <memset>:
 8004dac:	4402      	add	r2, r0
 8004dae:	4603      	mov	r3, r0
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d100      	bne.n	8004db6 <memset+0xa>
 8004db4:	4770      	bx	lr
 8004db6:	f803 1b01 	strb.w	r1, [r3], #1
 8004dba:	e7f9      	b.n	8004db0 <memset+0x4>

08004dbc <_puts_r>:
 8004dbc:	b570      	push	{r4, r5, r6, lr}
 8004dbe:	460e      	mov	r6, r1
 8004dc0:	4605      	mov	r5, r0
 8004dc2:	b118      	cbz	r0, 8004dcc <_puts_r+0x10>
 8004dc4:	6983      	ldr	r3, [r0, #24]
 8004dc6:	b90b      	cbnz	r3, 8004dcc <_puts_r+0x10>
 8004dc8:	f000 fa48 	bl	800525c <__sinit>
 8004dcc:	69ab      	ldr	r3, [r5, #24]
 8004dce:	68ac      	ldr	r4, [r5, #8]
 8004dd0:	b913      	cbnz	r3, 8004dd8 <_puts_r+0x1c>
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	f000 fa42 	bl	800525c <__sinit>
 8004dd8:	4b2c      	ldr	r3, [pc, #176]	; (8004e8c <_puts_r+0xd0>)
 8004dda:	429c      	cmp	r4, r3
 8004ddc:	d120      	bne.n	8004e20 <_puts_r+0x64>
 8004dde:	686c      	ldr	r4, [r5, #4]
 8004de0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004de2:	07db      	lsls	r3, r3, #31
 8004de4:	d405      	bmi.n	8004df2 <_puts_r+0x36>
 8004de6:	89a3      	ldrh	r3, [r4, #12]
 8004de8:	0598      	lsls	r0, r3, #22
 8004dea:	d402      	bmi.n	8004df2 <_puts_r+0x36>
 8004dec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dee:	f000 fad3 	bl	8005398 <__retarget_lock_acquire_recursive>
 8004df2:	89a3      	ldrh	r3, [r4, #12]
 8004df4:	0719      	lsls	r1, r3, #28
 8004df6:	d51d      	bpl.n	8004e34 <_puts_r+0x78>
 8004df8:	6923      	ldr	r3, [r4, #16]
 8004dfa:	b1db      	cbz	r3, 8004e34 <_puts_r+0x78>
 8004dfc:	3e01      	subs	r6, #1
 8004dfe:	68a3      	ldr	r3, [r4, #8]
 8004e00:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004e04:	3b01      	subs	r3, #1
 8004e06:	60a3      	str	r3, [r4, #8]
 8004e08:	bb39      	cbnz	r1, 8004e5a <_puts_r+0x9e>
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	da38      	bge.n	8004e80 <_puts_r+0xc4>
 8004e0e:	4622      	mov	r2, r4
 8004e10:	210a      	movs	r1, #10
 8004e12:	4628      	mov	r0, r5
 8004e14:	f000 f848 	bl	8004ea8 <__swbuf_r>
 8004e18:	3001      	adds	r0, #1
 8004e1a:	d011      	beq.n	8004e40 <_puts_r+0x84>
 8004e1c:	250a      	movs	r5, #10
 8004e1e:	e011      	b.n	8004e44 <_puts_r+0x88>
 8004e20:	4b1b      	ldr	r3, [pc, #108]	; (8004e90 <_puts_r+0xd4>)
 8004e22:	429c      	cmp	r4, r3
 8004e24:	d101      	bne.n	8004e2a <_puts_r+0x6e>
 8004e26:	68ac      	ldr	r4, [r5, #8]
 8004e28:	e7da      	b.n	8004de0 <_puts_r+0x24>
 8004e2a:	4b1a      	ldr	r3, [pc, #104]	; (8004e94 <_puts_r+0xd8>)
 8004e2c:	429c      	cmp	r4, r3
 8004e2e:	bf08      	it	eq
 8004e30:	68ec      	ldreq	r4, [r5, #12]
 8004e32:	e7d5      	b.n	8004de0 <_puts_r+0x24>
 8004e34:	4621      	mov	r1, r4
 8004e36:	4628      	mov	r0, r5
 8004e38:	f000 f888 	bl	8004f4c <__swsetup_r>
 8004e3c:	2800      	cmp	r0, #0
 8004e3e:	d0dd      	beq.n	8004dfc <_puts_r+0x40>
 8004e40:	f04f 35ff 	mov.w	r5, #4294967295
 8004e44:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e46:	07da      	lsls	r2, r3, #31
 8004e48:	d405      	bmi.n	8004e56 <_puts_r+0x9a>
 8004e4a:	89a3      	ldrh	r3, [r4, #12]
 8004e4c:	059b      	lsls	r3, r3, #22
 8004e4e:	d402      	bmi.n	8004e56 <_puts_r+0x9a>
 8004e50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e52:	f000 faa2 	bl	800539a <__retarget_lock_release_recursive>
 8004e56:	4628      	mov	r0, r5
 8004e58:	bd70      	pop	{r4, r5, r6, pc}
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	da04      	bge.n	8004e68 <_puts_r+0xac>
 8004e5e:	69a2      	ldr	r2, [r4, #24]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	dc06      	bgt.n	8004e72 <_puts_r+0xb6>
 8004e64:	290a      	cmp	r1, #10
 8004e66:	d004      	beq.n	8004e72 <_puts_r+0xb6>
 8004e68:	6823      	ldr	r3, [r4, #0]
 8004e6a:	1c5a      	adds	r2, r3, #1
 8004e6c:	6022      	str	r2, [r4, #0]
 8004e6e:	7019      	strb	r1, [r3, #0]
 8004e70:	e7c5      	b.n	8004dfe <_puts_r+0x42>
 8004e72:	4622      	mov	r2, r4
 8004e74:	4628      	mov	r0, r5
 8004e76:	f000 f817 	bl	8004ea8 <__swbuf_r>
 8004e7a:	3001      	adds	r0, #1
 8004e7c:	d1bf      	bne.n	8004dfe <_puts_r+0x42>
 8004e7e:	e7df      	b.n	8004e40 <_puts_r+0x84>
 8004e80:	6823      	ldr	r3, [r4, #0]
 8004e82:	250a      	movs	r5, #10
 8004e84:	1c5a      	adds	r2, r3, #1
 8004e86:	6022      	str	r2, [r4, #0]
 8004e88:	701d      	strb	r5, [r3, #0]
 8004e8a:	e7db      	b.n	8004e44 <_puts_r+0x88>
 8004e8c:	080057c0 	.word	0x080057c0
 8004e90:	080057e0 	.word	0x080057e0
 8004e94:	080057a0 	.word	0x080057a0

08004e98 <puts>:
 8004e98:	4b02      	ldr	r3, [pc, #8]	; (8004ea4 <puts+0xc>)
 8004e9a:	4601      	mov	r1, r0
 8004e9c:	6818      	ldr	r0, [r3, #0]
 8004e9e:	f7ff bf8d 	b.w	8004dbc <_puts_r>
 8004ea2:	bf00      	nop
 8004ea4:	2000000c 	.word	0x2000000c

08004ea8 <__swbuf_r>:
 8004ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eaa:	460e      	mov	r6, r1
 8004eac:	4614      	mov	r4, r2
 8004eae:	4605      	mov	r5, r0
 8004eb0:	b118      	cbz	r0, 8004eba <__swbuf_r+0x12>
 8004eb2:	6983      	ldr	r3, [r0, #24]
 8004eb4:	b90b      	cbnz	r3, 8004eba <__swbuf_r+0x12>
 8004eb6:	f000 f9d1 	bl	800525c <__sinit>
 8004eba:	4b21      	ldr	r3, [pc, #132]	; (8004f40 <__swbuf_r+0x98>)
 8004ebc:	429c      	cmp	r4, r3
 8004ebe:	d12b      	bne.n	8004f18 <__swbuf_r+0x70>
 8004ec0:	686c      	ldr	r4, [r5, #4]
 8004ec2:	69a3      	ldr	r3, [r4, #24]
 8004ec4:	60a3      	str	r3, [r4, #8]
 8004ec6:	89a3      	ldrh	r3, [r4, #12]
 8004ec8:	071a      	lsls	r2, r3, #28
 8004eca:	d52f      	bpl.n	8004f2c <__swbuf_r+0x84>
 8004ecc:	6923      	ldr	r3, [r4, #16]
 8004ece:	b36b      	cbz	r3, 8004f2c <__swbuf_r+0x84>
 8004ed0:	6923      	ldr	r3, [r4, #16]
 8004ed2:	6820      	ldr	r0, [r4, #0]
 8004ed4:	1ac0      	subs	r0, r0, r3
 8004ed6:	6963      	ldr	r3, [r4, #20]
 8004ed8:	b2f6      	uxtb	r6, r6
 8004eda:	4283      	cmp	r3, r0
 8004edc:	4637      	mov	r7, r6
 8004ede:	dc04      	bgt.n	8004eea <__swbuf_r+0x42>
 8004ee0:	4621      	mov	r1, r4
 8004ee2:	4628      	mov	r0, r5
 8004ee4:	f000 f926 	bl	8005134 <_fflush_r>
 8004ee8:	bb30      	cbnz	r0, 8004f38 <__swbuf_r+0x90>
 8004eea:	68a3      	ldr	r3, [r4, #8]
 8004eec:	3b01      	subs	r3, #1
 8004eee:	60a3      	str	r3, [r4, #8]
 8004ef0:	6823      	ldr	r3, [r4, #0]
 8004ef2:	1c5a      	adds	r2, r3, #1
 8004ef4:	6022      	str	r2, [r4, #0]
 8004ef6:	701e      	strb	r6, [r3, #0]
 8004ef8:	6963      	ldr	r3, [r4, #20]
 8004efa:	3001      	adds	r0, #1
 8004efc:	4283      	cmp	r3, r0
 8004efe:	d004      	beq.n	8004f0a <__swbuf_r+0x62>
 8004f00:	89a3      	ldrh	r3, [r4, #12]
 8004f02:	07db      	lsls	r3, r3, #31
 8004f04:	d506      	bpl.n	8004f14 <__swbuf_r+0x6c>
 8004f06:	2e0a      	cmp	r6, #10
 8004f08:	d104      	bne.n	8004f14 <__swbuf_r+0x6c>
 8004f0a:	4621      	mov	r1, r4
 8004f0c:	4628      	mov	r0, r5
 8004f0e:	f000 f911 	bl	8005134 <_fflush_r>
 8004f12:	b988      	cbnz	r0, 8004f38 <__swbuf_r+0x90>
 8004f14:	4638      	mov	r0, r7
 8004f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f18:	4b0a      	ldr	r3, [pc, #40]	; (8004f44 <__swbuf_r+0x9c>)
 8004f1a:	429c      	cmp	r4, r3
 8004f1c:	d101      	bne.n	8004f22 <__swbuf_r+0x7a>
 8004f1e:	68ac      	ldr	r4, [r5, #8]
 8004f20:	e7cf      	b.n	8004ec2 <__swbuf_r+0x1a>
 8004f22:	4b09      	ldr	r3, [pc, #36]	; (8004f48 <__swbuf_r+0xa0>)
 8004f24:	429c      	cmp	r4, r3
 8004f26:	bf08      	it	eq
 8004f28:	68ec      	ldreq	r4, [r5, #12]
 8004f2a:	e7ca      	b.n	8004ec2 <__swbuf_r+0x1a>
 8004f2c:	4621      	mov	r1, r4
 8004f2e:	4628      	mov	r0, r5
 8004f30:	f000 f80c 	bl	8004f4c <__swsetup_r>
 8004f34:	2800      	cmp	r0, #0
 8004f36:	d0cb      	beq.n	8004ed0 <__swbuf_r+0x28>
 8004f38:	f04f 37ff 	mov.w	r7, #4294967295
 8004f3c:	e7ea      	b.n	8004f14 <__swbuf_r+0x6c>
 8004f3e:	bf00      	nop
 8004f40:	080057c0 	.word	0x080057c0
 8004f44:	080057e0 	.word	0x080057e0
 8004f48:	080057a0 	.word	0x080057a0

08004f4c <__swsetup_r>:
 8004f4c:	4b32      	ldr	r3, [pc, #200]	; (8005018 <__swsetup_r+0xcc>)
 8004f4e:	b570      	push	{r4, r5, r6, lr}
 8004f50:	681d      	ldr	r5, [r3, #0]
 8004f52:	4606      	mov	r6, r0
 8004f54:	460c      	mov	r4, r1
 8004f56:	b125      	cbz	r5, 8004f62 <__swsetup_r+0x16>
 8004f58:	69ab      	ldr	r3, [r5, #24]
 8004f5a:	b913      	cbnz	r3, 8004f62 <__swsetup_r+0x16>
 8004f5c:	4628      	mov	r0, r5
 8004f5e:	f000 f97d 	bl	800525c <__sinit>
 8004f62:	4b2e      	ldr	r3, [pc, #184]	; (800501c <__swsetup_r+0xd0>)
 8004f64:	429c      	cmp	r4, r3
 8004f66:	d10f      	bne.n	8004f88 <__swsetup_r+0x3c>
 8004f68:	686c      	ldr	r4, [r5, #4]
 8004f6a:	89a3      	ldrh	r3, [r4, #12]
 8004f6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004f70:	0719      	lsls	r1, r3, #28
 8004f72:	d42c      	bmi.n	8004fce <__swsetup_r+0x82>
 8004f74:	06dd      	lsls	r5, r3, #27
 8004f76:	d411      	bmi.n	8004f9c <__swsetup_r+0x50>
 8004f78:	2309      	movs	r3, #9
 8004f7a:	6033      	str	r3, [r6, #0]
 8004f7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004f80:	81a3      	strh	r3, [r4, #12]
 8004f82:	f04f 30ff 	mov.w	r0, #4294967295
 8004f86:	e03e      	b.n	8005006 <__swsetup_r+0xba>
 8004f88:	4b25      	ldr	r3, [pc, #148]	; (8005020 <__swsetup_r+0xd4>)
 8004f8a:	429c      	cmp	r4, r3
 8004f8c:	d101      	bne.n	8004f92 <__swsetup_r+0x46>
 8004f8e:	68ac      	ldr	r4, [r5, #8]
 8004f90:	e7eb      	b.n	8004f6a <__swsetup_r+0x1e>
 8004f92:	4b24      	ldr	r3, [pc, #144]	; (8005024 <__swsetup_r+0xd8>)
 8004f94:	429c      	cmp	r4, r3
 8004f96:	bf08      	it	eq
 8004f98:	68ec      	ldreq	r4, [r5, #12]
 8004f9a:	e7e6      	b.n	8004f6a <__swsetup_r+0x1e>
 8004f9c:	0758      	lsls	r0, r3, #29
 8004f9e:	d512      	bpl.n	8004fc6 <__swsetup_r+0x7a>
 8004fa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004fa2:	b141      	cbz	r1, 8004fb6 <__swsetup_r+0x6a>
 8004fa4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004fa8:	4299      	cmp	r1, r3
 8004faa:	d002      	beq.n	8004fb2 <__swsetup_r+0x66>
 8004fac:	4630      	mov	r0, r6
 8004fae:	f000 fa59 	bl	8005464 <_free_r>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	6363      	str	r3, [r4, #52]	; 0x34
 8004fb6:	89a3      	ldrh	r3, [r4, #12]
 8004fb8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004fbc:	81a3      	strh	r3, [r4, #12]
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	6063      	str	r3, [r4, #4]
 8004fc2:	6923      	ldr	r3, [r4, #16]
 8004fc4:	6023      	str	r3, [r4, #0]
 8004fc6:	89a3      	ldrh	r3, [r4, #12]
 8004fc8:	f043 0308 	orr.w	r3, r3, #8
 8004fcc:	81a3      	strh	r3, [r4, #12]
 8004fce:	6923      	ldr	r3, [r4, #16]
 8004fd0:	b94b      	cbnz	r3, 8004fe6 <__swsetup_r+0x9a>
 8004fd2:	89a3      	ldrh	r3, [r4, #12]
 8004fd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004fd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fdc:	d003      	beq.n	8004fe6 <__swsetup_r+0x9a>
 8004fde:	4621      	mov	r1, r4
 8004fe0:	4630      	mov	r0, r6
 8004fe2:	f000 f9ff 	bl	80053e4 <__smakebuf_r>
 8004fe6:	89a0      	ldrh	r0, [r4, #12]
 8004fe8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004fec:	f010 0301 	ands.w	r3, r0, #1
 8004ff0:	d00a      	beq.n	8005008 <__swsetup_r+0xbc>
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	60a3      	str	r3, [r4, #8]
 8004ff6:	6963      	ldr	r3, [r4, #20]
 8004ff8:	425b      	negs	r3, r3
 8004ffa:	61a3      	str	r3, [r4, #24]
 8004ffc:	6923      	ldr	r3, [r4, #16]
 8004ffe:	b943      	cbnz	r3, 8005012 <__swsetup_r+0xc6>
 8005000:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005004:	d1ba      	bne.n	8004f7c <__swsetup_r+0x30>
 8005006:	bd70      	pop	{r4, r5, r6, pc}
 8005008:	0781      	lsls	r1, r0, #30
 800500a:	bf58      	it	pl
 800500c:	6963      	ldrpl	r3, [r4, #20]
 800500e:	60a3      	str	r3, [r4, #8]
 8005010:	e7f4      	b.n	8004ffc <__swsetup_r+0xb0>
 8005012:	2000      	movs	r0, #0
 8005014:	e7f7      	b.n	8005006 <__swsetup_r+0xba>
 8005016:	bf00      	nop
 8005018:	2000000c 	.word	0x2000000c
 800501c:	080057c0 	.word	0x080057c0
 8005020:	080057e0 	.word	0x080057e0
 8005024:	080057a0 	.word	0x080057a0

08005028 <__sflush_r>:
 8005028:	898a      	ldrh	r2, [r1, #12]
 800502a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800502e:	4605      	mov	r5, r0
 8005030:	0710      	lsls	r0, r2, #28
 8005032:	460c      	mov	r4, r1
 8005034:	d458      	bmi.n	80050e8 <__sflush_r+0xc0>
 8005036:	684b      	ldr	r3, [r1, #4]
 8005038:	2b00      	cmp	r3, #0
 800503a:	dc05      	bgt.n	8005048 <__sflush_r+0x20>
 800503c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800503e:	2b00      	cmp	r3, #0
 8005040:	dc02      	bgt.n	8005048 <__sflush_r+0x20>
 8005042:	2000      	movs	r0, #0
 8005044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005048:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800504a:	2e00      	cmp	r6, #0
 800504c:	d0f9      	beq.n	8005042 <__sflush_r+0x1a>
 800504e:	2300      	movs	r3, #0
 8005050:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005054:	682f      	ldr	r7, [r5, #0]
 8005056:	602b      	str	r3, [r5, #0]
 8005058:	d032      	beq.n	80050c0 <__sflush_r+0x98>
 800505a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800505c:	89a3      	ldrh	r3, [r4, #12]
 800505e:	075a      	lsls	r2, r3, #29
 8005060:	d505      	bpl.n	800506e <__sflush_r+0x46>
 8005062:	6863      	ldr	r3, [r4, #4]
 8005064:	1ac0      	subs	r0, r0, r3
 8005066:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005068:	b10b      	cbz	r3, 800506e <__sflush_r+0x46>
 800506a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800506c:	1ac0      	subs	r0, r0, r3
 800506e:	2300      	movs	r3, #0
 8005070:	4602      	mov	r2, r0
 8005072:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005074:	6a21      	ldr	r1, [r4, #32]
 8005076:	4628      	mov	r0, r5
 8005078:	47b0      	blx	r6
 800507a:	1c43      	adds	r3, r0, #1
 800507c:	89a3      	ldrh	r3, [r4, #12]
 800507e:	d106      	bne.n	800508e <__sflush_r+0x66>
 8005080:	6829      	ldr	r1, [r5, #0]
 8005082:	291d      	cmp	r1, #29
 8005084:	d82c      	bhi.n	80050e0 <__sflush_r+0xb8>
 8005086:	4a2a      	ldr	r2, [pc, #168]	; (8005130 <__sflush_r+0x108>)
 8005088:	40ca      	lsrs	r2, r1
 800508a:	07d6      	lsls	r6, r2, #31
 800508c:	d528      	bpl.n	80050e0 <__sflush_r+0xb8>
 800508e:	2200      	movs	r2, #0
 8005090:	6062      	str	r2, [r4, #4]
 8005092:	04d9      	lsls	r1, r3, #19
 8005094:	6922      	ldr	r2, [r4, #16]
 8005096:	6022      	str	r2, [r4, #0]
 8005098:	d504      	bpl.n	80050a4 <__sflush_r+0x7c>
 800509a:	1c42      	adds	r2, r0, #1
 800509c:	d101      	bne.n	80050a2 <__sflush_r+0x7a>
 800509e:	682b      	ldr	r3, [r5, #0]
 80050a0:	b903      	cbnz	r3, 80050a4 <__sflush_r+0x7c>
 80050a2:	6560      	str	r0, [r4, #84]	; 0x54
 80050a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050a6:	602f      	str	r7, [r5, #0]
 80050a8:	2900      	cmp	r1, #0
 80050aa:	d0ca      	beq.n	8005042 <__sflush_r+0x1a>
 80050ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050b0:	4299      	cmp	r1, r3
 80050b2:	d002      	beq.n	80050ba <__sflush_r+0x92>
 80050b4:	4628      	mov	r0, r5
 80050b6:	f000 f9d5 	bl	8005464 <_free_r>
 80050ba:	2000      	movs	r0, #0
 80050bc:	6360      	str	r0, [r4, #52]	; 0x34
 80050be:	e7c1      	b.n	8005044 <__sflush_r+0x1c>
 80050c0:	6a21      	ldr	r1, [r4, #32]
 80050c2:	2301      	movs	r3, #1
 80050c4:	4628      	mov	r0, r5
 80050c6:	47b0      	blx	r6
 80050c8:	1c41      	adds	r1, r0, #1
 80050ca:	d1c7      	bne.n	800505c <__sflush_r+0x34>
 80050cc:	682b      	ldr	r3, [r5, #0]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d0c4      	beq.n	800505c <__sflush_r+0x34>
 80050d2:	2b1d      	cmp	r3, #29
 80050d4:	d001      	beq.n	80050da <__sflush_r+0xb2>
 80050d6:	2b16      	cmp	r3, #22
 80050d8:	d101      	bne.n	80050de <__sflush_r+0xb6>
 80050da:	602f      	str	r7, [r5, #0]
 80050dc:	e7b1      	b.n	8005042 <__sflush_r+0x1a>
 80050de:	89a3      	ldrh	r3, [r4, #12]
 80050e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050e4:	81a3      	strh	r3, [r4, #12]
 80050e6:	e7ad      	b.n	8005044 <__sflush_r+0x1c>
 80050e8:	690f      	ldr	r7, [r1, #16]
 80050ea:	2f00      	cmp	r7, #0
 80050ec:	d0a9      	beq.n	8005042 <__sflush_r+0x1a>
 80050ee:	0793      	lsls	r3, r2, #30
 80050f0:	680e      	ldr	r6, [r1, #0]
 80050f2:	bf08      	it	eq
 80050f4:	694b      	ldreq	r3, [r1, #20]
 80050f6:	600f      	str	r7, [r1, #0]
 80050f8:	bf18      	it	ne
 80050fa:	2300      	movne	r3, #0
 80050fc:	eba6 0807 	sub.w	r8, r6, r7
 8005100:	608b      	str	r3, [r1, #8]
 8005102:	f1b8 0f00 	cmp.w	r8, #0
 8005106:	dd9c      	ble.n	8005042 <__sflush_r+0x1a>
 8005108:	6a21      	ldr	r1, [r4, #32]
 800510a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800510c:	4643      	mov	r3, r8
 800510e:	463a      	mov	r2, r7
 8005110:	4628      	mov	r0, r5
 8005112:	47b0      	blx	r6
 8005114:	2800      	cmp	r0, #0
 8005116:	dc06      	bgt.n	8005126 <__sflush_r+0xfe>
 8005118:	89a3      	ldrh	r3, [r4, #12]
 800511a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800511e:	81a3      	strh	r3, [r4, #12]
 8005120:	f04f 30ff 	mov.w	r0, #4294967295
 8005124:	e78e      	b.n	8005044 <__sflush_r+0x1c>
 8005126:	4407      	add	r7, r0
 8005128:	eba8 0800 	sub.w	r8, r8, r0
 800512c:	e7e9      	b.n	8005102 <__sflush_r+0xda>
 800512e:	bf00      	nop
 8005130:	20400001 	.word	0x20400001

08005134 <_fflush_r>:
 8005134:	b538      	push	{r3, r4, r5, lr}
 8005136:	690b      	ldr	r3, [r1, #16]
 8005138:	4605      	mov	r5, r0
 800513a:	460c      	mov	r4, r1
 800513c:	b913      	cbnz	r3, 8005144 <_fflush_r+0x10>
 800513e:	2500      	movs	r5, #0
 8005140:	4628      	mov	r0, r5
 8005142:	bd38      	pop	{r3, r4, r5, pc}
 8005144:	b118      	cbz	r0, 800514e <_fflush_r+0x1a>
 8005146:	6983      	ldr	r3, [r0, #24]
 8005148:	b90b      	cbnz	r3, 800514e <_fflush_r+0x1a>
 800514a:	f000 f887 	bl	800525c <__sinit>
 800514e:	4b14      	ldr	r3, [pc, #80]	; (80051a0 <_fflush_r+0x6c>)
 8005150:	429c      	cmp	r4, r3
 8005152:	d11b      	bne.n	800518c <_fflush_r+0x58>
 8005154:	686c      	ldr	r4, [r5, #4]
 8005156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d0ef      	beq.n	800513e <_fflush_r+0xa>
 800515e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005160:	07d0      	lsls	r0, r2, #31
 8005162:	d404      	bmi.n	800516e <_fflush_r+0x3a>
 8005164:	0599      	lsls	r1, r3, #22
 8005166:	d402      	bmi.n	800516e <_fflush_r+0x3a>
 8005168:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800516a:	f000 f915 	bl	8005398 <__retarget_lock_acquire_recursive>
 800516e:	4628      	mov	r0, r5
 8005170:	4621      	mov	r1, r4
 8005172:	f7ff ff59 	bl	8005028 <__sflush_r>
 8005176:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005178:	07da      	lsls	r2, r3, #31
 800517a:	4605      	mov	r5, r0
 800517c:	d4e0      	bmi.n	8005140 <_fflush_r+0xc>
 800517e:	89a3      	ldrh	r3, [r4, #12]
 8005180:	059b      	lsls	r3, r3, #22
 8005182:	d4dd      	bmi.n	8005140 <_fflush_r+0xc>
 8005184:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005186:	f000 f908 	bl	800539a <__retarget_lock_release_recursive>
 800518a:	e7d9      	b.n	8005140 <_fflush_r+0xc>
 800518c:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <_fflush_r+0x70>)
 800518e:	429c      	cmp	r4, r3
 8005190:	d101      	bne.n	8005196 <_fflush_r+0x62>
 8005192:	68ac      	ldr	r4, [r5, #8]
 8005194:	e7df      	b.n	8005156 <_fflush_r+0x22>
 8005196:	4b04      	ldr	r3, [pc, #16]	; (80051a8 <_fflush_r+0x74>)
 8005198:	429c      	cmp	r4, r3
 800519a:	bf08      	it	eq
 800519c:	68ec      	ldreq	r4, [r5, #12]
 800519e:	e7da      	b.n	8005156 <_fflush_r+0x22>
 80051a0:	080057c0 	.word	0x080057c0
 80051a4:	080057e0 	.word	0x080057e0
 80051a8:	080057a0 	.word	0x080057a0

080051ac <std>:
 80051ac:	2300      	movs	r3, #0
 80051ae:	b510      	push	{r4, lr}
 80051b0:	4604      	mov	r4, r0
 80051b2:	e9c0 3300 	strd	r3, r3, [r0]
 80051b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80051ba:	6083      	str	r3, [r0, #8]
 80051bc:	8181      	strh	r1, [r0, #12]
 80051be:	6643      	str	r3, [r0, #100]	; 0x64
 80051c0:	81c2      	strh	r2, [r0, #14]
 80051c2:	6183      	str	r3, [r0, #24]
 80051c4:	4619      	mov	r1, r3
 80051c6:	2208      	movs	r2, #8
 80051c8:	305c      	adds	r0, #92	; 0x5c
 80051ca:	f7ff fdef 	bl	8004dac <memset>
 80051ce:	4b05      	ldr	r3, [pc, #20]	; (80051e4 <std+0x38>)
 80051d0:	6263      	str	r3, [r4, #36]	; 0x24
 80051d2:	4b05      	ldr	r3, [pc, #20]	; (80051e8 <std+0x3c>)
 80051d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80051d6:	4b05      	ldr	r3, [pc, #20]	; (80051ec <std+0x40>)
 80051d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80051da:	4b05      	ldr	r3, [pc, #20]	; (80051f0 <std+0x44>)
 80051dc:	6224      	str	r4, [r4, #32]
 80051de:	6323      	str	r3, [r4, #48]	; 0x30
 80051e0:	bd10      	pop	{r4, pc}
 80051e2:	bf00      	nop
 80051e4:	080055d9 	.word	0x080055d9
 80051e8:	080055fb 	.word	0x080055fb
 80051ec:	08005633 	.word	0x08005633
 80051f0:	08005657 	.word	0x08005657

080051f4 <_cleanup_r>:
 80051f4:	4901      	ldr	r1, [pc, #4]	; (80051fc <_cleanup_r+0x8>)
 80051f6:	f000 b8af 	b.w	8005358 <_fwalk_reent>
 80051fa:	bf00      	nop
 80051fc:	08005135 	.word	0x08005135

08005200 <__sfmoreglue>:
 8005200:	b570      	push	{r4, r5, r6, lr}
 8005202:	1e4a      	subs	r2, r1, #1
 8005204:	2568      	movs	r5, #104	; 0x68
 8005206:	4355      	muls	r5, r2
 8005208:	460e      	mov	r6, r1
 800520a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800520e:	f000 f979 	bl	8005504 <_malloc_r>
 8005212:	4604      	mov	r4, r0
 8005214:	b140      	cbz	r0, 8005228 <__sfmoreglue+0x28>
 8005216:	2100      	movs	r1, #0
 8005218:	e9c0 1600 	strd	r1, r6, [r0]
 800521c:	300c      	adds	r0, #12
 800521e:	60a0      	str	r0, [r4, #8]
 8005220:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005224:	f7ff fdc2 	bl	8004dac <memset>
 8005228:	4620      	mov	r0, r4
 800522a:	bd70      	pop	{r4, r5, r6, pc}

0800522c <__sfp_lock_acquire>:
 800522c:	4801      	ldr	r0, [pc, #4]	; (8005234 <__sfp_lock_acquire+0x8>)
 800522e:	f000 b8b3 	b.w	8005398 <__retarget_lock_acquire_recursive>
 8005232:	bf00      	nop
 8005234:	2000a368 	.word	0x2000a368

08005238 <__sfp_lock_release>:
 8005238:	4801      	ldr	r0, [pc, #4]	; (8005240 <__sfp_lock_release+0x8>)
 800523a:	f000 b8ae 	b.w	800539a <__retarget_lock_release_recursive>
 800523e:	bf00      	nop
 8005240:	2000a368 	.word	0x2000a368

08005244 <__sinit_lock_acquire>:
 8005244:	4801      	ldr	r0, [pc, #4]	; (800524c <__sinit_lock_acquire+0x8>)
 8005246:	f000 b8a7 	b.w	8005398 <__retarget_lock_acquire_recursive>
 800524a:	bf00      	nop
 800524c:	2000a363 	.word	0x2000a363

08005250 <__sinit_lock_release>:
 8005250:	4801      	ldr	r0, [pc, #4]	; (8005258 <__sinit_lock_release+0x8>)
 8005252:	f000 b8a2 	b.w	800539a <__retarget_lock_release_recursive>
 8005256:	bf00      	nop
 8005258:	2000a363 	.word	0x2000a363

0800525c <__sinit>:
 800525c:	b510      	push	{r4, lr}
 800525e:	4604      	mov	r4, r0
 8005260:	f7ff fff0 	bl	8005244 <__sinit_lock_acquire>
 8005264:	69a3      	ldr	r3, [r4, #24]
 8005266:	b11b      	cbz	r3, 8005270 <__sinit+0x14>
 8005268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800526c:	f7ff bff0 	b.w	8005250 <__sinit_lock_release>
 8005270:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005274:	6523      	str	r3, [r4, #80]	; 0x50
 8005276:	4b13      	ldr	r3, [pc, #76]	; (80052c4 <__sinit+0x68>)
 8005278:	4a13      	ldr	r2, [pc, #76]	; (80052c8 <__sinit+0x6c>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	62a2      	str	r2, [r4, #40]	; 0x28
 800527e:	42a3      	cmp	r3, r4
 8005280:	bf04      	itt	eq
 8005282:	2301      	moveq	r3, #1
 8005284:	61a3      	streq	r3, [r4, #24]
 8005286:	4620      	mov	r0, r4
 8005288:	f000 f820 	bl	80052cc <__sfp>
 800528c:	6060      	str	r0, [r4, #4]
 800528e:	4620      	mov	r0, r4
 8005290:	f000 f81c 	bl	80052cc <__sfp>
 8005294:	60a0      	str	r0, [r4, #8]
 8005296:	4620      	mov	r0, r4
 8005298:	f000 f818 	bl	80052cc <__sfp>
 800529c:	2200      	movs	r2, #0
 800529e:	60e0      	str	r0, [r4, #12]
 80052a0:	2104      	movs	r1, #4
 80052a2:	6860      	ldr	r0, [r4, #4]
 80052a4:	f7ff ff82 	bl	80051ac <std>
 80052a8:	68a0      	ldr	r0, [r4, #8]
 80052aa:	2201      	movs	r2, #1
 80052ac:	2109      	movs	r1, #9
 80052ae:	f7ff ff7d 	bl	80051ac <std>
 80052b2:	68e0      	ldr	r0, [r4, #12]
 80052b4:	2202      	movs	r2, #2
 80052b6:	2112      	movs	r1, #18
 80052b8:	f7ff ff78 	bl	80051ac <std>
 80052bc:	2301      	movs	r3, #1
 80052be:	61a3      	str	r3, [r4, #24]
 80052c0:	e7d2      	b.n	8005268 <__sinit+0xc>
 80052c2:	bf00      	nop
 80052c4:	0800579c 	.word	0x0800579c
 80052c8:	080051f5 	.word	0x080051f5

080052cc <__sfp>:
 80052cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ce:	4607      	mov	r7, r0
 80052d0:	f7ff ffac 	bl	800522c <__sfp_lock_acquire>
 80052d4:	4b1e      	ldr	r3, [pc, #120]	; (8005350 <__sfp+0x84>)
 80052d6:	681e      	ldr	r6, [r3, #0]
 80052d8:	69b3      	ldr	r3, [r6, #24]
 80052da:	b913      	cbnz	r3, 80052e2 <__sfp+0x16>
 80052dc:	4630      	mov	r0, r6
 80052de:	f7ff ffbd 	bl	800525c <__sinit>
 80052e2:	3648      	adds	r6, #72	; 0x48
 80052e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80052e8:	3b01      	subs	r3, #1
 80052ea:	d503      	bpl.n	80052f4 <__sfp+0x28>
 80052ec:	6833      	ldr	r3, [r6, #0]
 80052ee:	b30b      	cbz	r3, 8005334 <__sfp+0x68>
 80052f0:	6836      	ldr	r6, [r6, #0]
 80052f2:	e7f7      	b.n	80052e4 <__sfp+0x18>
 80052f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80052f8:	b9d5      	cbnz	r5, 8005330 <__sfp+0x64>
 80052fa:	4b16      	ldr	r3, [pc, #88]	; (8005354 <__sfp+0x88>)
 80052fc:	60e3      	str	r3, [r4, #12]
 80052fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005302:	6665      	str	r5, [r4, #100]	; 0x64
 8005304:	f000 f847 	bl	8005396 <__retarget_lock_init_recursive>
 8005308:	f7ff ff96 	bl	8005238 <__sfp_lock_release>
 800530c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005310:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005314:	6025      	str	r5, [r4, #0]
 8005316:	61a5      	str	r5, [r4, #24]
 8005318:	2208      	movs	r2, #8
 800531a:	4629      	mov	r1, r5
 800531c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005320:	f7ff fd44 	bl	8004dac <memset>
 8005324:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005328:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800532c:	4620      	mov	r0, r4
 800532e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005330:	3468      	adds	r4, #104	; 0x68
 8005332:	e7d9      	b.n	80052e8 <__sfp+0x1c>
 8005334:	2104      	movs	r1, #4
 8005336:	4638      	mov	r0, r7
 8005338:	f7ff ff62 	bl	8005200 <__sfmoreglue>
 800533c:	4604      	mov	r4, r0
 800533e:	6030      	str	r0, [r6, #0]
 8005340:	2800      	cmp	r0, #0
 8005342:	d1d5      	bne.n	80052f0 <__sfp+0x24>
 8005344:	f7ff ff78 	bl	8005238 <__sfp_lock_release>
 8005348:	230c      	movs	r3, #12
 800534a:	603b      	str	r3, [r7, #0]
 800534c:	e7ee      	b.n	800532c <__sfp+0x60>
 800534e:	bf00      	nop
 8005350:	0800579c 	.word	0x0800579c
 8005354:	ffff0001 	.word	0xffff0001

08005358 <_fwalk_reent>:
 8005358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800535c:	4606      	mov	r6, r0
 800535e:	4688      	mov	r8, r1
 8005360:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005364:	2700      	movs	r7, #0
 8005366:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800536a:	f1b9 0901 	subs.w	r9, r9, #1
 800536e:	d505      	bpl.n	800537c <_fwalk_reent+0x24>
 8005370:	6824      	ldr	r4, [r4, #0]
 8005372:	2c00      	cmp	r4, #0
 8005374:	d1f7      	bne.n	8005366 <_fwalk_reent+0xe>
 8005376:	4638      	mov	r0, r7
 8005378:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800537c:	89ab      	ldrh	r3, [r5, #12]
 800537e:	2b01      	cmp	r3, #1
 8005380:	d907      	bls.n	8005392 <_fwalk_reent+0x3a>
 8005382:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005386:	3301      	adds	r3, #1
 8005388:	d003      	beq.n	8005392 <_fwalk_reent+0x3a>
 800538a:	4629      	mov	r1, r5
 800538c:	4630      	mov	r0, r6
 800538e:	47c0      	blx	r8
 8005390:	4307      	orrs	r7, r0
 8005392:	3568      	adds	r5, #104	; 0x68
 8005394:	e7e9      	b.n	800536a <_fwalk_reent+0x12>

08005396 <__retarget_lock_init_recursive>:
 8005396:	4770      	bx	lr

08005398 <__retarget_lock_acquire_recursive>:
 8005398:	4770      	bx	lr

0800539a <__retarget_lock_release_recursive>:
 800539a:	4770      	bx	lr

0800539c <__swhatbuf_r>:
 800539c:	b570      	push	{r4, r5, r6, lr}
 800539e:	460e      	mov	r6, r1
 80053a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053a4:	2900      	cmp	r1, #0
 80053a6:	b096      	sub	sp, #88	; 0x58
 80053a8:	4614      	mov	r4, r2
 80053aa:	461d      	mov	r5, r3
 80053ac:	da07      	bge.n	80053be <__swhatbuf_r+0x22>
 80053ae:	2300      	movs	r3, #0
 80053b0:	602b      	str	r3, [r5, #0]
 80053b2:	89b3      	ldrh	r3, [r6, #12]
 80053b4:	061a      	lsls	r2, r3, #24
 80053b6:	d410      	bmi.n	80053da <__swhatbuf_r+0x3e>
 80053b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053bc:	e00e      	b.n	80053dc <__swhatbuf_r+0x40>
 80053be:	466a      	mov	r2, sp
 80053c0:	f000 f970 	bl	80056a4 <_fstat_r>
 80053c4:	2800      	cmp	r0, #0
 80053c6:	dbf2      	blt.n	80053ae <__swhatbuf_r+0x12>
 80053c8:	9a01      	ldr	r2, [sp, #4]
 80053ca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80053ce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80053d2:	425a      	negs	r2, r3
 80053d4:	415a      	adcs	r2, r3
 80053d6:	602a      	str	r2, [r5, #0]
 80053d8:	e7ee      	b.n	80053b8 <__swhatbuf_r+0x1c>
 80053da:	2340      	movs	r3, #64	; 0x40
 80053dc:	2000      	movs	r0, #0
 80053de:	6023      	str	r3, [r4, #0]
 80053e0:	b016      	add	sp, #88	; 0x58
 80053e2:	bd70      	pop	{r4, r5, r6, pc}

080053e4 <__smakebuf_r>:
 80053e4:	898b      	ldrh	r3, [r1, #12]
 80053e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80053e8:	079d      	lsls	r5, r3, #30
 80053ea:	4606      	mov	r6, r0
 80053ec:	460c      	mov	r4, r1
 80053ee:	d507      	bpl.n	8005400 <__smakebuf_r+0x1c>
 80053f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80053f4:	6023      	str	r3, [r4, #0]
 80053f6:	6123      	str	r3, [r4, #16]
 80053f8:	2301      	movs	r3, #1
 80053fa:	6163      	str	r3, [r4, #20]
 80053fc:	b002      	add	sp, #8
 80053fe:	bd70      	pop	{r4, r5, r6, pc}
 8005400:	ab01      	add	r3, sp, #4
 8005402:	466a      	mov	r2, sp
 8005404:	f7ff ffca 	bl	800539c <__swhatbuf_r>
 8005408:	9900      	ldr	r1, [sp, #0]
 800540a:	4605      	mov	r5, r0
 800540c:	4630      	mov	r0, r6
 800540e:	f000 f879 	bl	8005504 <_malloc_r>
 8005412:	b948      	cbnz	r0, 8005428 <__smakebuf_r+0x44>
 8005414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005418:	059a      	lsls	r2, r3, #22
 800541a:	d4ef      	bmi.n	80053fc <__smakebuf_r+0x18>
 800541c:	f023 0303 	bic.w	r3, r3, #3
 8005420:	f043 0302 	orr.w	r3, r3, #2
 8005424:	81a3      	strh	r3, [r4, #12]
 8005426:	e7e3      	b.n	80053f0 <__smakebuf_r+0xc>
 8005428:	4b0d      	ldr	r3, [pc, #52]	; (8005460 <__smakebuf_r+0x7c>)
 800542a:	62b3      	str	r3, [r6, #40]	; 0x28
 800542c:	89a3      	ldrh	r3, [r4, #12]
 800542e:	6020      	str	r0, [r4, #0]
 8005430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005434:	81a3      	strh	r3, [r4, #12]
 8005436:	9b00      	ldr	r3, [sp, #0]
 8005438:	6163      	str	r3, [r4, #20]
 800543a:	9b01      	ldr	r3, [sp, #4]
 800543c:	6120      	str	r0, [r4, #16]
 800543e:	b15b      	cbz	r3, 8005458 <__smakebuf_r+0x74>
 8005440:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005444:	4630      	mov	r0, r6
 8005446:	f000 f93f 	bl	80056c8 <_isatty_r>
 800544a:	b128      	cbz	r0, 8005458 <__smakebuf_r+0x74>
 800544c:	89a3      	ldrh	r3, [r4, #12]
 800544e:	f023 0303 	bic.w	r3, r3, #3
 8005452:	f043 0301 	orr.w	r3, r3, #1
 8005456:	81a3      	strh	r3, [r4, #12]
 8005458:	89a0      	ldrh	r0, [r4, #12]
 800545a:	4305      	orrs	r5, r0
 800545c:	81a5      	strh	r5, [r4, #12]
 800545e:	e7cd      	b.n	80053fc <__smakebuf_r+0x18>
 8005460:	080051f5 	.word	0x080051f5

08005464 <_free_r>:
 8005464:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005466:	2900      	cmp	r1, #0
 8005468:	d048      	beq.n	80054fc <_free_r+0x98>
 800546a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800546e:	9001      	str	r0, [sp, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	f1a1 0404 	sub.w	r4, r1, #4
 8005476:	bfb8      	it	lt
 8005478:	18e4      	addlt	r4, r4, r3
 800547a:	f000 f947 	bl	800570c <__malloc_lock>
 800547e:	4a20      	ldr	r2, [pc, #128]	; (8005500 <_free_r+0x9c>)
 8005480:	9801      	ldr	r0, [sp, #4]
 8005482:	6813      	ldr	r3, [r2, #0]
 8005484:	4615      	mov	r5, r2
 8005486:	b933      	cbnz	r3, 8005496 <_free_r+0x32>
 8005488:	6063      	str	r3, [r4, #4]
 800548a:	6014      	str	r4, [r2, #0]
 800548c:	b003      	add	sp, #12
 800548e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005492:	f000 b941 	b.w	8005718 <__malloc_unlock>
 8005496:	42a3      	cmp	r3, r4
 8005498:	d90b      	bls.n	80054b2 <_free_r+0x4e>
 800549a:	6821      	ldr	r1, [r4, #0]
 800549c:	1862      	adds	r2, r4, r1
 800549e:	4293      	cmp	r3, r2
 80054a0:	bf04      	itt	eq
 80054a2:	681a      	ldreq	r2, [r3, #0]
 80054a4:	685b      	ldreq	r3, [r3, #4]
 80054a6:	6063      	str	r3, [r4, #4]
 80054a8:	bf04      	itt	eq
 80054aa:	1852      	addeq	r2, r2, r1
 80054ac:	6022      	streq	r2, [r4, #0]
 80054ae:	602c      	str	r4, [r5, #0]
 80054b0:	e7ec      	b.n	800548c <_free_r+0x28>
 80054b2:	461a      	mov	r2, r3
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	b10b      	cbz	r3, 80054bc <_free_r+0x58>
 80054b8:	42a3      	cmp	r3, r4
 80054ba:	d9fa      	bls.n	80054b2 <_free_r+0x4e>
 80054bc:	6811      	ldr	r1, [r2, #0]
 80054be:	1855      	adds	r5, r2, r1
 80054c0:	42a5      	cmp	r5, r4
 80054c2:	d10b      	bne.n	80054dc <_free_r+0x78>
 80054c4:	6824      	ldr	r4, [r4, #0]
 80054c6:	4421      	add	r1, r4
 80054c8:	1854      	adds	r4, r2, r1
 80054ca:	42a3      	cmp	r3, r4
 80054cc:	6011      	str	r1, [r2, #0]
 80054ce:	d1dd      	bne.n	800548c <_free_r+0x28>
 80054d0:	681c      	ldr	r4, [r3, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	6053      	str	r3, [r2, #4]
 80054d6:	4421      	add	r1, r4
 80054d8:	6011      	str	r1, [r2, #0]
 80054da:	e7d7      	b.n	800548c <_free_r+0x28>
 80054dc:	d902      	bls.n	80054e4 <_free_r+0x80>
 80054de:	230c      	movs	r3, #12
 80054e0:	6003      	str	r3, [r0, #0]
 80054e2:	e7d3      	b.n	800548c <_free_r+0x28>
 80054e4:	6825      	ldr	r5, [r4, #0]
 80054e6:	1961      	adds	r1, r4, r5
 80054e8:	428b      	cmp	r3, r1
 80054ea:	bf04      	itt	eq
 80054ec:	6819      	ldreq	r1, [r3, #0]
 80054ee:	685b      	ldreq	r3, [r3, #4]
 80054f0:	6063      	str	r3, [r4, #4]
 80054f2:	bf04      	itt	eq
 80054f4:	1949      	addeq	r1, r1, r5
 80054f6:	6021      	streq	r1, [r4, #0]
 80054f8:	6054      	str	r4, [r2, #4]
 80054fa:	e7c7      	b.n	800548c <_free_r+0x28>
 80054fc:	b003      	add	sp, #12
 80054fe:	bd30      	pop	{r4, r5, pc}
 8005500:	20009cd8 	.word	0x20009cd8

08005504 <_malloc_r>:
 8005504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005506:	1ccd      	adds	r5, r1, #3
 8005508:	f025 0503 	bic.w	r5, r5, #3
 800550c:	3508      	adds	r5, #8
 800550e:	2d0c      	cmp	r5, #12
 8005510:	bf38      	it	cc
 8005512:	250c      	movcc	r5, #12
 8005514:	2d00      	cmp	r5, #0
 8005516:	4606      	mov	r6, r0
 8005518:	db01      	blt.n	800551e <_malloc_r+0x1a>
 800551a:	42a9      	cmp	r1, r5
 800551c:	d903      	bls.n	8005526 <_malloc_r+0x22>
 800551e:	230c      	movs	r3, #12
 8005520:	6033      	str	r3, [r6, #0]
 8005522:	2000      	movs	r0, #0
 8005524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005526:	f000 f8f1 	bl	800570c <__malloc_lock>
 800552a:	4921      	ldr	r1, [pc, #132]	; (80055b0 <_malloc_r+0xac>)
 800552c:	680a      	ldr	r2, [r1, #0]
 800552e:	4614      	mov	r4, r2
 8005530:	b99c      	cbnz	r4, 800555a <_malloc_r+0x56>
 8005532:	4f20      	ldr	r7, [pc, #128]	; (80055b4 <_malloc_r+0xb0>)
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	b923      	cbnz	r3, 8005542 <_malloc_r+0x3e>
 8005538:	4621      	mov	r1, r4
 800553a:	4630      	mov	r0, r6
 800553c:	f000 f83c 	bl	80055b8 <_sbrk_r>
 8005540:	6038      	str	r0, [r7, #0]
 8005542:	4629      	mov	r1, r5
 8005544:	4630      	mov	r0, r6
 8005546:	f000 f837 	bl	80055b8 <_sbrk_r>
 800554a:	1c43      	adds	r3, r0, #1
 800554c:	d123      	bne.n	8005596 <_malloc_r+0x92>
 800554e:	230c      	movs	r3, #12
 8005550:	6033      	str	r3, [r6, #0]
 8005552:	4630      	mov	r0, r6
 8005554:	f000 f8e0 	bl	8005718 <__malloc_unlock>
 8005558:	e7e3      	b.n	8005522 <_malloc_r+0x1e>
 800555a:	6823      	ldr	r3, [r4, #0]
 800555c:	1b5b      	subs	r3, r3, r5
 800555e:	d417      	bmi.n	8005590 <_malloc_r+0x8c>
 8005560:	2b0b      	cmp	r3, #11
 8005562:	d903      	bls.n	800556c <_malloc_r+0x68>
 8005564:	6023      	str	r3, [r4, #0]
 8005566:	441c      	add	r4, r3
 8005568:	6025      	str	r5, [r4, #0]
 800556a:	e004      	b.n	8005576 <_malloc_r+0x72>
 800556c:	6863      	ldr	r3, [r4, #4]
 800556e:	42a2      	cmp	r2, r4
 8005570:	bf0c      	ite	eq
 8005572:	600b      	streq	r3, [r1, #0]
 8005574:	6053      	strne	r3, [r2, #4]
 8005576:	4630      	mov	r0, r6
 8005578:	f000 f8ce 	bl	8005718 <__malloc_unlock>
 800557c:	f104 000b 	add.w	r0, r4, #11
 8005580:	1d23      	adds	r3, r4, #4
 8005582:	f020 0007 	bic.w	r0, r0, #7
 8005586:	1ac2      	subs	r2, r0, r3
 8005588:	d0cc      	beq.n	8005524 <_malloc_r+0x20>
 800558a:	1a1b      	subs	r3, r3, r0
 800558c:	50a3      	str	r3, [r4, r2]
 800558e:	e7c9      	b.n	8005524 <_malloc_r+0x20>
 8005590:	4622      	mov	r2, r4
 8005592:	6864      	ldr	r4, [r4, #4]
 8005594:	e7cc      	b.n	8005530 <_malloc_r+0x2c>
 8005596:	1cc4      	adds	r4, r0, #3
 8005598:	f024 0403 	bic.w	r4, r4, #3
 800559c:	42a0      	cmp	r0, r4
 800559e:	d0e3      	beq.n	8005568 <_malloc_r+0x64>
 80055a0:	1a21      	subs	r1, r4, r0
 80055a2:	4630      	mov	r0, r6
 80055a4:	f000 f808 	bl	80055b8 <_sbrk_r>
 80055a8:	3001      	adds	r0, #1
 80055aa:	d1dd      	bne.n	8005568 <_malloc_r+0x64>
 80055ac:	e7cf      	b.n	800554e <_malloc_r+0x4a>
 80055ae:	bf00      	nop
 80055b0:	20009cd8 	.word	0x20009cd8
 80055b4:	20009cdc 	.word	0x20009cdc

080055b8 <_sbrk_r>:
 80055b8:	b538      	push	{r3, r4, r5, lr}
 80055ba:	4d06      	ldr	r5, [pc, #24]	; (80055d4 <_sbrk_r+0x1c>)
 80055bc:	2300      	movs	r3, #0
 80055be:	4604      	mov	r4, r0
 80055c0:	4608      	mov	r0, r1
 80055c2:	602b      	str	r3, [r5, #0]
 80055c4:	f7fb fece 	bl	8001364 <_sbrk>
 80055c8:	1c43      	adds	r3, r0, #1
 80055ca:	d102      	bne.n	80055d2 <_sbrk_r+0x1a>
 80055cc:	682b      	ldr	r3, [r5, #0]
 80055ce:	b103      	cbz	r3, 80055d2 <_sbrk_r+0x1a>
 80055d0:	6023      	str	r3, [r4, #0]
 80055d2:	bd38      	pop	{r3, r4, r5, pc}
 80055d4:	2000a36c 	.word	0x2000a36c

080055d8 <__sread>:
 80055d8:	b510      	push	{r4, lr}
 80055da:	460c      	mov	r4, r1
 80055dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055e0:	f000 f8a0 	bl	8005724 <_read_r>
 80055e4:	2800      	cmp	r0, #0
 80055e6:	bfab      	itete	ge
 80055e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80055ea:	89a3      	ldrhlt	r3, [r4, #12]
 80055ec:	181b      	addge	r3, r3, r0
 80055ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80055f2:	bfac      	ite	ge
 80055f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80055f6:	81a3      	strhlt	r3, [r4, #12]
 80055f8:	bd10      	pop	{r4, pc}

080055fa <__swrite>:
 80055fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055fe:	461f      	mov	r7, r3
 8005600:	898b      	ldrh	r3, [r1, #12]
 8005602:	05db      	lsls	r3, r3, #23
 8005604:	4605      	mov	r5, r0
 8005606:	460c      	mov	r4, r1
 8005608:	4616      	mov	r6, r2
 800560a:	d505      	bpl.n	8005618 <__swrite+0x1e>
 800560c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005610:	2302      	movs	r3, #2
 8005612:	2200      	movs	r2, #0
 8005614:	f000 f868 	bl	80056e8 <_lseek_r>
 8005618:	89a3      	ldrh	r3, [r4, #12]
 800561a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800561e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005622:	81a3      	strh	r3, [r4, #12]
 8005624:	4632      	mov	r2, r6
 8005626:	463b      	mov	r3, r7
 8005628:	4628      	mov	r0, r5
 800562a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800562e:	f000 b817 	b.w	8005660 <_write_r>

08005632 <__sseek>:
 8005632:	b510      	push	{r4, lr}
 8005634:	460c      	mov	r4, r1
 8005636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800563a:	f000 f855 	bl	80056e8 <_lseek_r>
 800563e:	1c43      	adds	r3, r0, #1
 8005640:	89a3      	ldrh	r3, [r4, #12]
 8005642:	bf15      	itete	ne
 8005644:	6560      	strne	r0, [r4, #84]	; 0x54
 8005646:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800564a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800564e:	81a3      	strheq	r3, [r4, #12]
 8005650:	bf18      	it	ne
 8005652:	81a3      	strhne	r3, [r4, #12]
 8005654:	bd10      	pop	{r4, pc}

08005656 <__sclose>:
 8005656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800565a:	f000 b813 	b.w	8005684 <_close_r>
	...

08005660 <_write_r>:
 8005660:	b538      	push	{r3, r4, r5, lr}
 8005662:	4d07      	ldr	r5, [pc, #28]	; (8005680 <_write_r+0x20>)
 8005664:	4604      	mov	r4, r0
 8005666:	4608      	mov	r0, r1
 8005668:	4611      	mov	r1, r2
 800566a:	2200      	movs	r2, #0
 800566c:	602a      	str	r2, [r5, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	f7fa ffd2 	bl	8000618 <_write>
 8005674:	1c43      	adds	r3, r0, #1
 8005676:	d102      	bne.n	800567e <_write_r+0x1e>
 8005678:	682b      	ldr	r3, [r5, #0]
 800567a:	b103      	cbz	r3, 800567e <_write_r+0x1e>
 800567c:	6023      	str	r3, [r4, #0]
 800567e:	bd38      	pop	{r3, r4, r5, pc}
 8005680:	2000a36c 	.word	0x2000a36c

08005684 <_close_r>:
 8005684:	b538      	push	{r3, r4, r5, lr}
 8005686:	4d06      	ldr	r5, [pc, #24]	; (80056a0 <_close_r+0x1c>)
 8005688:	2300      	movs	r3, #0
 800568a:	4604      	mov	r4, r0
 800568c:	4608      	mov	r0, r1
 800568e:	602b      	str	r3, [r5, #0]
 8005690:	f7fb fe33 	bl	80012fa <_close>
 8005694:	1c43      	adds	r3, r0, #1
 8005696:	d102      	bne.n	800569e <_close_r+0x1a>
 8005698:	682b      	ldr	r3, [r5, #0]
 800569a:	b103      	cbz	r3, 800569e <_close_r+0x1a>
 800569c:	6023      	str	r3, [r4, #0]
 800569e:	bd38      	pop	{r3, r4, r5, pc}
 80056a0:	2000a36c 	.word	0x2000a36c

080056a4 <_fstat_r>:
 80056a4:	b538      	push	{r3, r4, r5, lr}
 80056a6:	4d07      	ldr	r5, [pc, #28]	; (80056c4 <_fstat_r+0x20>)
 80056a8:	2300      	movs	r3, #0
 80056aa:	4604      	mov	r4, r0
 80056ac:	4608      	mov	r0, r1
 80056ae:	4611      	mov	r1, r2
 80056b0:	602b      	str	r3, [r5, #0]
 80056b2:	f7fb fe2e 	bl	8001312 <_fstat>
 80056b6:	1c43      	adds	r3, r0, #1
 80056b8:	d102      	bne.n	80056c0 <_fstat_r+0x1c>
 80056ba:	682b      	ldr	r3, [r5, #0]
 80056bc:	b103      	cbz	r3, 80056c0 <_fstat_r+0x1c>
 80056be:	6023      	str	r3, [r4, #0]
 80056c0:	bd38      	pop	{r3, r4, r5, pc}
 80056c2:	bf00      	nop
 80056c4:	2000a36c 	.word	0x2000a36c

080056c8 <_isatty_r>:
 80056c8:	b538      	push	{r3, r4, r5, lr}
 80056ca:	4d06      	ldr	r5, [pc, #24]	; (80056e4 <_isatty_r+0x1c>)
 80056cc:	2300      	movs	r3, #0
 80056ce:	4604      	mov	r4, r0
 80056d0:	4608      	mov	r0, r1
 80056d2:	602b      	str	r3, [r5, #0]
 80056d4:	f7fb fe2d 	bl	8001332 <_isatty>
 80056d8:	1c43      	adds	r3, r0, #1
 80056da:	d102      	bne.n	80056e2 <_isatty_r+0x1a>
 80056dc:	682b      	ldr	r3, [r5, #0]
 80056de:	b103      	cbz	r3, 80056e2 <_isatty_r+0x1a>
 80056e0:	6023      	str	r3, [r4, #0]
 80056e2:	bd38      	pop	{r3, r4, r5, pc}
 80056e4:	2000a36c 	.word	0x2000a36c

080056e8 <_lseek_r>:
 80056e8:	b538      	push	{r3, r4, r5, lr}
 80056ea:	4d07      	ldr	r5, [pc, #28]	; (8005708 <_lseek_r+0x20>)
 80056ec:	4604      	mov	r4, r0
 80056ee:	4608      	mov	r0, r1
 80056f0:	4611      	mov	r1, r2
 80056f2:	2200      	movs	r2, #0
 80056f4:	602a      	str	r2, [r5, #0]
 80056f6:	461a      	mov	r2, r3
 80056f8:	f7fb fe26 	bl	8001348 <_lseek>
 80056fc:	1c43      	adds	r3, r0, #1
 80056fe:	d102      	bne.n	8005706 <_lseek_r+0x1e>
 8005700:	682b      	ldr	r3, [r5, #0]
 8005702:	b103      	cbz	r3, 8005706 <_lseek_r+0x1e>
 8005704:	6023      	str	r3, [r4, #0]
 8005706:	bd38      	pop	{r3, r4, r5, pc}
 8005708:	2000a36c 	.word	0x2000a36c

0800570c <__malloc_lock>:
 800570c:	4801      	ldr	r0, [pc, #4]	; (8005714 <__malloc_lock+0x8>)
 800570e:	f7ff be43 	b.w	8005398 <__retarget_lock_acquire_recursive>
 8005712:	bf00      	nop
 8005714:	2000a364 	.word	0x2000a364

08005718 <__malloc_unlock>:
 8005718:	4801      	ldr	r0, [pc, #4]	; (8005720 <__malloc_unlock+0x8>)
 800571a:	f7ff be3e 	b.w	800539a <__retarget_lock_release_recursive>
 800571e:	bf00      	nop
 8005720:	2000a364 	.word	0x2000a364

08005724 <_read_r>:
 8005724:	b538      	push	{r3, r4, r5, lr}
 8005726:	4d07      	ldr	r5, [pc, #28]	; (8005744 <_read_r+0x20>)
 8005728:	4604      	mov	r4, r0
 800572a:	4608      	mov	r0, r1
 800572c:	4611      	mov	r1, r2
 800572e:	2200      	movs	r2, #0
 8005730:	602a      	str	r2, [r5, #0]
 8005732:	461a      	mov	r2, r3
 8005734:	f7fb fdc4 	bl	80012c0 <_read>
 8005738:	1c43      	adds	r3, r0, #1
 800573a:	d102      	bne.n	8005742 <_read_r+0x1e>
 800573c:	682b      	ldr	r3, [r5, #0]
 800573e:	b103      	cbz	r3, 8005742 <_read_r+0x1e>
 8005740:	6023      	str	r3, [r4, #0]
 8005742:	bd38      	pop	{r3, r4, r5, pc}
 8005744:	2000a36c 	.word	0x2000a36c

08005748 <_init>:
 8005748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800574a:	bf00      	nop
 800574c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800574e:	bc08      	pop	{r3}
 8005750:	469e      	mov	lr, r3
 8005752:	4770      	bx	lr

08005754 <_fini>:
 8005754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005756:	bf00      	nop
 8005758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800575a:	bc08      	pop	{r3}
 800575c:	469e      	mov	lr, r3
 800575e:	4770      	bx	lr
