# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/sim/BCD_modulo_3.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_2/sim/BCD_modulo_3_util_vector_logic_0_2.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_3/sim/BCD_modulo_3_util_vector_logic_0_3.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_4/sim/BCD_modulo_3_util_vector_logic_0_4.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_5/sim/BCD_modulo_3_util_vector_logic_0_5.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_1/sim/BCD_modulo_3_util_vector_logic_4_1.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_2/sim/BCD_modulo_3_util_vector_logic_4_2.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_3/sim/BCD_modulo_3_util_vector_logic_4_3.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_4/sim/BCD_modulo_3_util_vector_logic_4_4.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_5/sim/BCD_modulo_3_util_vector_logic_4_5.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_6/sim/BCD_modulo_3_util_vector_logic_4_6.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_0/sim/BCD_modulo_3_util_vector_logic_10_0.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_1/sim/BCD_modulo_3_util_vector_logic_10_1.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_0/sim/BCD_modulo_3_util_vector_logic_12_0.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_0/sim/BCD_modulo_3_util_vector_logic_13_0.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_1/sim/BCD_modulo_3_util_vector_logic_13_1.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_2/sim/BCD_modulo_3_util_vector_logic_13_2.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_3/sim/BCD_modulo_3_util_vector_logic_13_3.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_0/sim/BCD_modulo_3_util_vector_logic_14_0.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_0/sim/BCD_modulo_3_util_vector_logic_15_0.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_4/sim/BCD_modulo_3_util_vector_logic_13_4.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_1/sim/BCD_modulo_3_util_vector_logic_14_1.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_1/sim/BCD_modulo_3_util_vector_logic_15_1.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_0/sim/BCD_modulo_3_util_vector_logic_22_0.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_1/sim/BCD_modulo_3_util_vector_logic_22_1.v" \
"../../../../project_2.srcs/sources_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
