module fsm_module ( 
    input clk,
    input reset,
    output reg [1:0] current_state,
    output reg [1:0] next_state
);

parameter STATE_A = 2'b00;
parameter STATE_B = 2'b01;
parameter STATE_C = 2'b10;
parameter STATE_D = 2'b11;
parameter DEADLOCK_STATE = 2'b00; // Adding the deadlock state

always @(posedge clk or posedge reset) begin
    if (reset) begin
        current_state <= STATE_A;
        next_state <= STATE_A;
    end else begin
        case (current_state)
            STATE_A: begin
                if (start) // Step 2: Adding the condition to check if start signal is high
                    next_state <= STATE_B;
                else
                    next_state <= DEADLOCK_STATE; // Step 2: Connecting STATE_A to the deadlock_state
            end
            STATE_B: begin
                next_state <= STATE_C;
            end
            STATE_C: begin
                next_state <= STATE_D;
            end
            STATE_D: begin
                next_state <= STATE_B;
            end
            default: begin
                next_state <= STATE_A;
            end
        endcase
        current_state <= next_state;
    end
end

endmodule