<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1425</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1425-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1425.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-145</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:207px;left:186px;white-space:nowrap" class="ft02">15</p>
<p style="position:absolute;top:207px;left:452px;white-space:nowrap" class="ft04">CFG Lock&#160;(R/WO)&#160;<br/>When set, lock bits 15:0 of&#160;this register until next reset.</p>
<p style="position:absolute;top:252px;left:186px;white-space:nowrap" class="ft02">24:16</p>
<p style="position:absolute;top:252px;left:452px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:276px;left:186px;white-space:nowrap" class="ft02">25</p>
<p style="position:absolute;top:276px;left:452px;white-space:nowrap" class="ft04">C3&#160;state auto&#160;demotion&#160;enable&#160;(R/W)&#160;<br/>When set, the processor will conditionally demote C6/C7&#160;requests&#160;</p>
<p style="position:absolute;top:313px;left:452px;white-space:nowrap" class="ft02">to&#160;C3&#160;based&#160;on uncore&#160;auto-demote information.</p>
<p style="position:absolute;top:337px;left:186px;white-space:nowrap" class="ft02">26</p>
<p style="position:absolute;top:337px;left:452px;white-space:nowrap" class="ft04">C1&#160;state auto&#160;demotion&#160;enable&#160;(R/W)&#160;<br/>When set, the processor will conditionally demote C3/C6/C7&#160;</p>
<p style="position:absolute;top:375px;left:452px;white-space:nowrap" class="ft02">requests to&#160;C1&#160;based on&#160;uncore&#160;auto-demote&#160;information.</p>
<p style="position:absolute;top:399px;left:186px;white-space:nowrap" class="ft02">27</p>
<p style="position:absolute;top:399px;left:452px;white-space:nowrap" class="ft04">Enable C3&#160;undemotion (R/W)&#160;<br/>When set, enables undemotion&#160;from&#160;demoted C3.</p>
<p style="position:absolute;top:444px;left:186px;white-space:nowrap" class="ft02">28</p>
<p style="position:absolute;top:444px;left:452px;white-space:nowrap" class="ft04">Enable C1&#160;undemotion (R/W)&#160;<br/>When set, enables undemotion&#160;from&#160;demoted C1.</p>
<p style="position:absolute;top:489px;left:186px;white-space:nowrap" class="ft02">63:29</p>
<p style="position:absolute;top:489px;left:452px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:512px;left:85px;white-space:nowrap" class="ft02">E4H</p>
<p style="position:absolute;top:512px;left:141px;white-space:nowrap" class="ft02">228</p>
<p style="position:absolute;top:512px;left:187px;white-space:nowrap" class="ft02">MSR_PMG_IO_CAPTURE_</p>
<p style="position:absolute;top:529px;left:186px;white-space:nowrap" class="ft02">BASE</p>
<p style="position:absolute;top:512px;left:361px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:512px;left:452px;white-space:nowrap" class="ft05">Power&#160;Management&#160;IO&#160;Redirection&#160;in&#160;C-state (R/W)&#160;<br/>See http://biosbits.org.</p>
<p style="position:absolute;top:557px;left:186px;white-space:nowrap" class="ft02">15:0</p>
<p style="position:absolute;top:557px;left:452px;white-space:nowrap" class="ft05">LVL_2 Base Address (R/W)&#160;<br/>Specifies the base&#160;address&#160;visible to&#160;software&#160;for&#160;IO redirection.&#160;If&#160;</p>
<p style="position:absolute;top:595px;left:452px;white-space:nowrap" class="ft02">IO MWAIT Redirection is enabled,&#160;reads to&#160;this address will be&#160;</p>
<p style="position:absolute;top:611px;left:452px;white-space:nowrap" class="ft02">consumed&#160;by the power management&#160;logic and decoded to&#160;MWAIT&#160;</p>
<p style="position:absolute;top:628px;left:452px;white-space:nowrap" class="ft02">instructions. When&#160;IO&#160;port address redirection is&#160;enabled,&#160;this is&#160;</p>
<p style="position:absolute;top:645px;left:452px;white-space:nowrap" class="ft02">the IO&#160;port&#160;address reported&#160;to the&#160;OS/software.</p>
<p style="position:absolute;top:669px;left:186px;white-space:nowrap" class="ft02">18:16</p>
<p style="position:absolute;top:669px;left:452px;white-space:nowrap" class="ft04">C-state Range&#160;(R/W)&#160;<br/>Specifies the encoding value of&#160;the maximum C-State code&#160;name&#160;</p>
<p style="position:absolute;top:706px;left:452px;white-space:nowrap" class="ft02">to&#160;be included when IO read to&#160;MWAIT&#160;redirection&#160;is&#160;enabled&#160;by&#160;</p>
<p style="position:absolute;top:723px;left:452px;white-space:nowrap" class="ft05">MSR_PKG_CST_CONFIG_CONTROL[bit10]:<br/>000b - C3&#160;is&#160;the max&#160;C-State&#160;to&#160;include<br/>001b - C6&#160;is&#160;the max&#160;C-State&#160;to&#160;include<br/>010b - C7&#160;is&#160;the max&#160;C-State&#160;to&#160;include</p>
<p style="position:absolute;top:809px;left:186px;white-space:nowrap" class="ft02">63:19</p>
<p style="position:absolute;top:809px;left:452px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:834px;left:85px;white-space:nowrap" class="ft02">E7H</p>
<p style="position:absolute;top:834px;left:141px;white-space:nowrap" class="ft02">231</p>
<p style="position:absolute;top:834px;left:187px;white-space:nowrap" class="ft02">IA32_MPERF</p>
<p style="position:absolute;top:834px;left:361px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:834px;left:452px;white-space:nowrap" class="ft04">Maximum&#160;Performance Frequency Clock Count&#160;(RW)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:879px;left:85px;white-space:nowrap" class="ft02">E8H</p>
<p style="position:absolute;top:879px;left:141px;white-space:nowrap" class="ft02">232</p>
<p style="position:absolute;top:879px;left:186px;white-space:nowrap" class="ft02">IA32_APERF</p>
<p style="position:absolute;top:879px;left:361px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:879px;left:452px;white-space:nowrap" class="ft04">Actual Performance Frequency Clock Count&#160;(RW)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:924px;left:85px;white-space:nowrap" class="ft02">FEH</p>
<p style="position:absolute;top:924px;left:141px;white-space:nowrap" class="ft02">254</p>
<p style="position:absolute;top:924px;left:186px;white-space:nowrap" class="ft02">IA32_MTRRCAP</p>
<p style="position:absolute;top:924px;left:361px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:924px;left:452px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:948px;left:81px;white-space:nowrap" class="ft02">13CH</p>
<p style="position:absolute;top:948px;left:145px;white-space:nowrap" class="ft02">52</p>
<p style="position:absolute;top:948px;left:186px;white-space:nowrap" class="ft02">MSR_FEATURE_CONFIG</p>
<p style="position:absolute;top:948px;left:361px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:948px;left:452px;white-space:nowrap" class="ft04">AES&#160;Configuration (RW-L)<br/>Privileged&#160;post-BIOS agent must&#160;provide a&#160;#GP handler&#160;to&#160;handle&#160;</p>
<p style="position:absolute;top:985px;left:452px;white-space:nowrap" class="ft02">unsuccessful read of&#160;this MSR.</p>
<p style="position:absolute;top:100px;left:283px;white-space:nowrap" class="ft03">Table 35-18. &#160;MSRs Supported&#160;by&#160;Intel®&#160;Processors&#160;</p>
<p style="position:absolute;top:118px;left:229px;white-space:nowrap" class="ft03">based&#160;on&#160;Intel® microarchitecture code name&#160;Sandy Bridge (Contd.)</p>
<p style="position:absolute;top:142px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:159px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:159px;left:223px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:142px;left:382px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:159px;left:597px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:182px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:182px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
