
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011328                       # Number of seconds simulated
sim_ticks                                 11327508352                       # Number of ticks simulated
final_tick                                11327508352                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  19155                       # Simulator instruction rate (inst/s)
host_op_rate                                    39310                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105002215                       # Simulator tick rate (ticks/s)
host_mem_usage                                 700268                       # Number of bytes of host memory used
host_seconds                                   107.88                       # Real time elapsed on the host
sim_insts                                     2066373                       # Number of instructions simulated
sim_ops                                       4240751                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           376                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            69760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           331520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::fpga                20408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              421688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        69760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          69760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks       151104                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::fpga              5504                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           156608                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1090                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              5180                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::fpga                   319                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 6589                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks           2361                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::fpga                   86                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                2447                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             6158459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            29266807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::fpga                 1801632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               37226898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        6158459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6158459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks         13339562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::fpga                 485897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              13825459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks         13339562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            6158459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           29266807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::fpga                2287529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              51052357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         6589                       # Number of read requests accepted
system.mem_ctrl.avgNetLat                        0.00                       # Average network latency to DRAM controller
system.mem_ctrl.writeReqs                        2447                       # Number of write requests accepted
system.mem_ctrl.readBursts                       6589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      2447                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  421248                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      448                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   154752                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   421688                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                156608                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                380                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                479                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                716                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                751                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                459                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                285                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                237                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                356                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                367                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                410                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               446                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               343                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               289                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               422                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               351                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               291                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                127                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                286                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                377                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                341                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                181                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                128                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                132                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                143                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 65                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 84                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                70                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                75                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                76                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               110                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               119                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    11327466620                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   6589                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  2447                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     4691                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1238                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      459                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      152                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       29                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      27                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     106                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     135                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     156                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     162                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     150                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     151                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     151                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     157                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     166                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     152                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     146                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1119                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     514.459339                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    333.979257                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    387.009543                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           206     18.41%     18.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          202     18.05%     36.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          111      9.92%     46.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           81      7.24%     53.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           63      5.63%     59.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           50      4.47%     63.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           54      4.83%     68.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           53      4.74%     73.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          299     26.72%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1119                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       45.337931                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      24.723784                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     193.566929                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127            142     97.93%     97.93% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            2      1.38%     99.31% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2304-2431            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            145                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.675862                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.628374                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.322260                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               107     73.79%     73.79% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                11      7.59%     81.38% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 6      4.14%     85.52% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                13      8.97%     94.48% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 5      3.45%     97.93% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 2      1.38%     99.31% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                 1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            145                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                      97130139                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                220542639                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    32910000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14756.93                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33506.93                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         37.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         13.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      37.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      13.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.40                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.29                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.11                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.80                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      5760                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     2117                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  87.51                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 86.51                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1253593.03                       # Average gap between requests
system.mem_ctrl.pageHitRate                     87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   4690980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   2485725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 26153820                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                 8952300                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              80658990                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               4354560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        105722460                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         22328640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2606038560                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2901337635                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             256.132014                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           11139226429                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       9060892                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16924000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   10849290856                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     58141820                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      162193383                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    231897401                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3327240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1760880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 20841660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                 3669660                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              49833960                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1878240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        102619380                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         39046080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2617203720                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2879517780                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             254.205743                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           11213233627                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2685984                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       16688000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   10886608106                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    101683754                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       94789593                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    225052915                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.axibus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.axibus.clk_domain.clock                   6667                       # Clock period in ticks
system.axibus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.axibus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.axibus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.axibus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.axibus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.axibus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.axibus.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.axibus.trans_dist::ReadReq                 319                       # Transaction distribution
system.axibus.trans_dist::ReadResp                319                       # Transaction distribution
system.axibus.trans_dist::WriteReq                 86                       # Transaction distribution
system.axibus.trans_dist::WriteResp                85                       # Transaction distribution
system.axibus.pkt_count_system.fpga.dma::system.membus.slave[1]          809                       # Packet count per connected master and slave (bytes)
system.axibus.pkt_count::total                    809                       # Packet count per connected master and slave (bytes)
system.axibus.pkt_size_system.fpga.dma::system.membus.slave[1]        25912                       # Cumulative packet size per connected master and slave (bytes)
system.axibus.pkt_size::total                   25912                       # Cumulative packet size per connected master and slave (bytes)
system.axibus.snoops                                0                       # Total snoops (count)
system.axibus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.axibus.snoop_fanout::samples               433                       # Request fanout histogram
system.axibus.snoop_fanout::mean                    0                       # Request fanout histogram
system.axibus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.axibus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.axibus.snoop_fanout::0                     433    100.00%    100.00% # Request fanout histogram
system.axibus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.axibus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.axibus.snoop_fanout::min_value               0                       # Request fanout histogram
system.axibus.snoop_fanout::max_value               0                       # Request fanout histogram
system.axibus.snoop_fanout::total                 433                       # Request fanout histogram
system.axibus.reqLayer0.occupancy            12060603                       # Layer occupancy (ticks)
system.axibus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.axibus.respLayer2.occupancy           37211684                       # Layer occupancy (ticks)
system.axibus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.cpu.branchPred.lookups                  669312                       # Number of BP lookups
system.cpu.branchPred.condPredicted            669312                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7423                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               622237                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1657                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                405                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          622237                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             322995                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           299242                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3317                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6016                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   34                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11327508352                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         30126353                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             384344                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2255973                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      669312                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             324652                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      29632346                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15267                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           997                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    116374                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3602                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           30025492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.153230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.016890                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 29266897     97.47%     97.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    34572      0.12%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8550      0.03%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    12566      0.04%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   267302      0.89%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     6467      0.02%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     8095      0.03%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7017      0.02%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   414026      1.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             30025492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.022217                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.074884                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   377936                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              29026052                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    291293                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                322578                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7633                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4550879                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7633                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   487334                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                27523780                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2580                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    385400                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1618765                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4525540                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                353861                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 615746                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 282363                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 442151                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5320002                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10122311                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5351040                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             14805                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4965267                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   354735                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 59                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2488523                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               763571                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               95101                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              6090                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              447                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4486522                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 109                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7606015                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               909                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          245880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       354369                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             75                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      30025492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.253319                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.920528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27053689     90.10%     90.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1198478      3.99%     94.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              457732      1.52%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              213825      0.71%     96.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              885378      2.95%     99.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              106461      0.35%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               46199      0.15%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10253      0.03%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               53477      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        30025492                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7343      1.10%      1.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    35      0.01%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 658458     98.82%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   415      0.06%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                27      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               34      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7857      0.10%      0.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3508813     46.13%     46.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7290      0.10%     46.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 32688      0.43%     46.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3724      0.05%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3951499     51.95%     98.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               91897      1.21%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1815      0.02%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            432      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7606015                       # Type of FU issued
system.cpu.iq.rate                           0.252470                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      666312                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.087603                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           45892417                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4719751                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4382085                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12326                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12865                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5238                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8258302                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6168                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           157076                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        34628                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7638                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       3194817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7633                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                14006114                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                170919                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4486631                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2791                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                763571                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                95101                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95115                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4900                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            116                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2009                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7044                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9053                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7595304                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3950645                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10711                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      4042136                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   638654                       # Number of branches executed
system.cpu.iew.exec_stores                      91491                       # Number of stores executed
system.cpu.iew.exec_rate                     0.252115                       # Inst execution rate
system.cpu.iew.wb_sent                        4390373                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4387323                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3128275                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4538262                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.145631                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.689311                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          245946                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7554                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     29987846                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.141416                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.903509                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     28855088     96.22%     96.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       411464      1.37%     97.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14178      0.05%     97.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       337050      1.12%     98.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        31810      0.11%     98.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        10381      0.03%     98.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5493      0.02%     98.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1378      0.00%     98.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       321004      1.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     29987846                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2066373                       # Number of instructions committed
system.cpu.commit.committedOps                4240751                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         816406                       # Number of memory references committed
system.cpu.commit.loads                        728943                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     628280                       # Number of branches committed
system.cpu.commit.fp_insts                       3571                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4232849                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  732                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5784      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3376518     79.62%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7040      0.17%     79.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            32660      0.77%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2343      0.06%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          728163     17.17%     97.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          87095      2.05%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          780      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          368      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4240751                       # Class of committed instruction
system.cpu.commit.bw_lim_events                321004                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     34153539                       # The number of ROB reads
system.cpu.rob.rob_writes                     9011270                       # The number of ROB writes
system.cpu.timesIdled                             694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          100861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2066373                       # Number of Instructions Simulated
system.cpu.committedOps                       4240751                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              14.579339                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        14.579339                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.068590                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.068590                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11504680                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3724448                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8071                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4383                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2192440                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1409781                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5584363                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              4909                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.837101                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              409725                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.581074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          50390016                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.837101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3420101                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3420101                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       325186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          325186                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        84539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          84539                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        409725                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           409725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       409725                       # number of overall hits
system.cpu.dcache.overall_hits::total          409725                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        14197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14197                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2913                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        17110                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17110                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        17110                       # number of overall misses
system.cpu.dcache.overall_misses::total         17110                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    778813688                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    778813688                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    196115959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    196115959                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    974929647                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    974929647                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    974929647                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    974929647                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       339383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       339383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        87452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        87452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       426835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       426835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       426835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       426835                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.041832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041832                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033310                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.040086                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040086                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.040086                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040086                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54857.624005                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54857.624005                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67324.393752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67324.393752                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56980.107949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56980.107949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56980.107949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56980.107949                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     28220728                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1505                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            258564                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   109.144073                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   167.222222                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         3020                       # number of writebacks
system.cpu.dcache.writebacks::total              3020                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        11682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11682                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11689                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2515                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2906                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         5421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         5421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5421                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data       258374                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total       258374                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data           11                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           11                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data       258385                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       258385                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    166731184                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    166731184                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    191396031                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    191396031                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    358127215                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    358127215                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    358127215                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    358127215                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data  43159293480                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total  43159293480                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data  43159293480                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total  43159293480                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012700                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012700                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012700                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012700                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66294.705368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66294.705368                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65862.364418                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65862.364418                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66062.943184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66062.943184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66062.943184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66062.943184                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 167041.937192                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167041.937192                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 167034.825861                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 167034.825861                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               589                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.129063                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              114887                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            104.347866                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         100963144                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.129063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            932093                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           932093                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       114887                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          114887                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        114887                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           114887                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       114887                       # number of overall hits
system.cpu.icache.overall_hits::total          114887                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1487                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1487                       # number of overall misses
system.cpu.icache.overall_misses::total          1487                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    103726367                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103726367                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    103726367                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103726367                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    103726367                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103726367                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       116374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       116374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       116374                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       116374                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       116374                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       116374                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.012778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012778                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.012778                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012778                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.012778                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012778                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69755.458642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69755.458642                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69755.458642                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69755.458642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69755.458642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69755.458642                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          611                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          385                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          385                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          385                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          385                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          385                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          385                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1102                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1102                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1102                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1102                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1102                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1102                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     81226903                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     81226903                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     81226903                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     81226903                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     81226903                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     81226903                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.009469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.009469                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009469                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.009469                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009469                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73708.623412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73708.623412                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73708.623412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73708.623412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73708.623412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73708.623412                       # average overall mshr miss latency
system.fpga.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga.clk_domain.clock                     6667                       # Clock period in ticks
system.fpga.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.fpga.itb.walker.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.fpga.pwrStateResidencyTicks::ON    11327508352                       # Cumulative time (in ticks) in various power states
system.fpga.numCycles                         1697578                       # number of cpu cycles simulated
system.fpga.numWorkItemsStarted                     0                       # number of work items this cpu started
system.fpga.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.l2bus.snoop_filter.tot_requests          12021                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         5500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              687                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          687                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq               258375                       # Transaction distribution
system.l2bus.trans_dist::ReadResp              261989                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                  13                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                 11                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          5383                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4360                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2907                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2907                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3616                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2791                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.icache.mem_side::total         2791                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.fpga.control_port       516770                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        15751                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::total       532521                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  535312                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        70400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::total        70400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.fpga.control_port      2067080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       540224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::total      2607304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2677704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              4249                       # Total snoops (count)
system.l2bus.snoopTraffic                      151424                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             527529                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001323                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.036351                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   526831     99.87%     99.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                      698      0.13%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               527529                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            241845936                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.1                       # Layer utilization (%)
system.l2bus.reqLayer1.occupancy              6790936                       # Layer occupancy (ticks)
system.l2bus.reqLayer1.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1242303                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           247958136                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 4245                       # number of replacements
system.l2cache.tags.tagsinuse             2039.887951                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   5309                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 6293                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.843636                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle            204640256                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     4.160896                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   213.410041                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1822.317014                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.002032                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.104204                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.889803                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.996039                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1937                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               102389                       # Number of tag accesses
system.l2cache.tags.data_accesses              102389                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks         3020                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3020                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            31                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               31                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          210                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          220                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               10                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              241                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 251                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              10                       # number of overall hits
system.l2cache.overall_hits::cpu.data             241                       # number of overall hits
system.l2cache.overall_hits::total                251                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         2876                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2876                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1091                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         2304                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3395                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1091                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           5180                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              6271                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1091                       # number of overall misses
system.l2cache.overall_misses::cpu.data          5180                       # number of overall misses
system.l2cache.overall_misses::total             6271                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    185864696                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    185864696                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     79096864                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    160838512                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    239935376                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     79096864                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    346703208                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    425800072                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     79096864                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    346703208                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    425800072                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks         3020                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3020                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         2907                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2907                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1101                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2514                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3615                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1101                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         5421                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            6522                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1101                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         5421                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           6522                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.989336                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.989336                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.990917                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.916468                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.939142                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.990917                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.955543                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.961515                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.990917                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.955543                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.961515                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 64626.111266                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64626.111266                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 72499.417049                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 69808.381944                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70673.159352                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 72499.417049                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 66931.121236                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67899.867964                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 72499.417049                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 66931.121236                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67899.867964                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks            2363                       # number of writebacks
system.l2cache.writebacks::total                 2363                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks          409                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          409                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data         2876                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2876                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1091                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         2304                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3395                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1091                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         5180                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         6271                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1091                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         5180                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         6271                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data    172888184                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    172888184                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     74178784                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    150442864                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    224621648                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     74178784                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    323331048                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    397509832                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     74178784                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    323331048                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    397509832                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.989336                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.989336                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.990917                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.916468                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.939142                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.990917                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.955543                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.961515                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.990917                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.955543                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.961515                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60114.111266                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60114.111266                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 67991.552704                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 65296.381944                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66162.488365                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67991.552704                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 62419.121236                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63388.587466                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67991.552704                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 62419.121236                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63388.587466                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         10240                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11327508352                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 319                       # Transaction distribution
system.membus.trans_dist::ReadResp               3713                       # Transaction distribution
system.membus.trans_dist::WriteReq                 86                       # Transaction distribution
system.membus.trans_dist::WriteResp                85                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2361                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1606                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2876                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2876                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3394                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        16507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        16507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.axibus.master[0]::system.mem_ctrl.port          809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.axibus.master[0]::total          809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       552384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       552384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.axibus.master[0]::system.mem_ctrl.port        25912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.axibus.master[0]::total        25912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  578296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6675                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000449                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021197                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6672     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6675                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16809131                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           13717928                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             702691                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
