vhdl work "ipcore_dir/clock_gen.vhd"
vhdl work "ipcore_dir/clock_gen/example_design/clock_gen_exdes.vhd"
vhdl work "../../../hard-cv/hw/rtl/utils/utils_pack.vhd"
vhdl work "../../../hard-cv/hw/rtl/utils/generic_latch.vhd"
vhdl work "../../../hard-cv/hw/rtl/primitive/primitive_pack.vhd"
vhdl work "../../../hard-cv/hw/rtl/primitive/dpram_NxN.vhd"
vhdl work "../../../hard-cv/hw/rtl/image/image_pack.vhd"
vhdl work "../../../logi-hard/wishbone/logi_wishbone_pack.vhd"
vhdl work "../../../hard-cv/hw/rtl/utils/simple_counter.vhd"
vhdl work "../../../hard-cv/hw/rtl/utils/generic_delay.vhd"
vhdl work "../../../hard-cv/hw/rtl/utils/dp_fifo.vhd"
vhdl work "../../../hard-cv/hw/rtl/interface/interface_pack.vhd"
vhdl work "../../../hard-cv/hw/rtl/interface/i2c_master.vhd"
vhdl work "../../../hard-cv/hw/rtl/conf/conf_pack.vhd"
vhdl work "../../../logi-hard/wishbone/wishbone_intercon.vhd"
vhdl work "../../../logi-hard/wishbone/peripherals/wishbone_fifo.vhd"
vhdl work "../../../logi-hard/wishbone/peripherals/logi_wishbone_peripherals_pack.vhd"
vhdl work "../../../logi-hard/wishbone/gpmc_wishbone_wrapper.vhd"
vhdl work "../../../hard-cv/hw/rtl/utils/reset_generator.vhd"
vhdl work "../../../hard-cv/hw/rtl/interface/yuv_camera_interface.vhd"
vhdl work "../../../hard-cv/hw/rtl/image/pixel2fifo.vhd"
vhdl work "../../../hard-cv/hw/rtl/image/filter/filter_pack.vhd"
vhdl work "../../../hard-cv/hw/rtl/conf/yuv_register_rom.vhd"
vhdl work "../../../hard-cv/hw/rtl/conf/i2c_conf.vhd"
vhdl work "logibone_camera.vhd"
