#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012669614420 .scope module, "hello_tb" "hello_tb" 2 5;
 .timescale -9 -9;
v0000012669677e60_0 .var "clk", 0 0;
v00000126696785e0_0 .net "flag", 0 0, L_00000126696c2b20;  1 drivers
v00000126696789a0_0 .net "q", 4 0, L_0000012669678ea0;  1 drivers
v0000012669677c80_0 .var "reset", 0 0;
S_00000126696145b0 .scope module, "U1" "hello" 2 10, 3 1 0, S_0000012669614420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 5 "q";
    .port_info 3 /OUTPUT 1 "flag";
L_0000012669612640 .functor NOT 1, v0000012669676080_0, C4<0>, C4<0>, C4<0>;
L_0000012669612b80 .functor AND 1, v00000126696769e0_0, L_0000012669612640, C4<1>, C4<1>;
L_0000012669612950 .functor NOT 1, v0000012669676940_0, C4<0>, C4<0>, C4<0>;
L_0000012669612330 .functor AND 1, L_0000012669612b80, L_0000012669612950, C4<1>, C4<1>;
L_0000012669612560 .functor NOT 1, v0000012669677480_0, C4<0>, C4<0>, C4<0>;
L_0000012669612c60 .functor AND 1, L_0000012669612330, L_0000012669612560, C4<1>, C4<1>;
L_0000012669612fe0 .functor AND 1, L_0000012669612c60, v0000012669676440_0, C4<1>, C4<1>;
L_00000126696126b0 .functor OR 1, v0000012669677c80_0, L_0000012669612fe0, C4<0>, C4<0>;
L_0000012669612800 .functor OR 1, v0000012669677c80_0, L_0000012669612fe0, C4<0>, C4<0>;
L_00000126696125d0 .functor AND 1, v0000012669677480_0, v0000012669676440_0, C4<1>, C4<1>;
L_0000012669613130 .functor AND 1, v0000012669677480_0, v0000012669676440_0, C4<1>, C4<1>;
L_0000012669612720 .functor OR 1, v0000012669677c80_0, L_0000012669612fe0, C4<0>, C4<0>;
L_00000126696123a0 .functor AND 1, v0000012669676940_0, v0000012669677480_0, C4<1>, C4<1>;
L_0000012669612cd0 .functor AND 1, L_00000126696123a0, v0000012669676440_0, C4<1>, C4<1>;
L_0000012669612870 .functor AND 1, v0000012669676940_0, v0000012669677480_0, C4<1>, C4<1>;
L_0000012669612410 .functor AND 1, L_0000012669612870, v0000012669676440_0, C4<1>, C4<1>;
L_0000012669612d40 .functor OR 1, v0000012669677c80_0, L_0000012669612fe0, C4<0>, C4<0>;
L_0000012669612aa0 .functor AND 1, v0000012669676080_0, v0000012669676940_0, C4<1>, C4<1>;
L_0000012669612db0 .functor AND 1, L_0000012669612aa0, v0000012669677480_0, C4<1>, C4<1>;
L_00000126696128e0 .functor AND 1, L_0000012669612db0, v0000012669676440_0, C4<1>, C4<1>;
L_0000012669612e20 .functor AND 1, v0000012669676080_0, v0000012669676940_0, C4<1>, C4<1>;
L_0000012669612f70 .functor AND 1, L_0000012669612e20, v0000012669677480_0, C4<1>, C4<1>;
L_00000126696129c0 .functor AND 1, L_0000012669612f70, v0000012669676440_0, C4<1>, C4<1>;
L_00000126696130c0 .functor OR 1, v0000012669677c80_0, L_0000012669612fe0, C4<0>, C4<0>;
L_0000012669612b10 .functor OR 1, v0000012669676080_0, v00000126696769e0_0, C4<0>, C4<0>;
L_00000126696c2b20 .functor BUFZ 1, v0000012669676f80_0, C4<0>, C4<0>, C4<0>;
v0000012669677660_0 .net *"_ivl_0", 0 0, L_0000012669612640;  1 drivers
v00000126696759a0_0 .net *"_ivl_10", 0 0, L_0000012669612c60;  1 drivers
v0000012669676bc0_0 .net *"_ivl_2", 0 0, L_0000012669612b80;  1 drivers
v0000012669676260_0 .net *"_ivl_28", 0 0, L_00000126696123a0;  1 drivers
v00000126696766c0_0 .net *"_ivl_32", 0 0, L_0000012669612870;  1 drivers
v0000012669676760_0 .net *"_ivl_38", 0 0, L_0000012669612aa0;  1 drivers
v00000126696772a0_0 .net *"_ivl_4", 0 0, L_0000012669612950;  1 drivers
v00000126696775c0_0 .net *"_ivl_40", 0 0, L_0000012669612db0;  1 drivers
v0000012669675d60_0 .net *"_ivl_44", 0 0, L_0000012669612e20;  1 drivers
v0000012669677340_0 .net *"_ivl_46", 0 0, L_0000012669612f70;  1 drivers
v0000012669675ae0_0 .net *"_ivl_6", 0 0, L_0000012669612330;  1 drivers
v0000012669676b20_0 .net *"_ivl_8", 0 0, L_0000012669612560;  1 drivers
v0000012669676a80_0 .net "clk", 0 0, v0000012669677e60_0;  1 drivers
v0000012669675f40_0 .net "count17", 0 0, L_0000012669612fe0;  1 drivers
v0000012669676c60_0 .net "count_ge8", 0 0, L_0000012669612b10;  1 drivers
v0000012669676d00_0 .net "flag", 0 0, L_00000126696c2b20;  alias, 1 drivers
v0000012669676da0_0 .net "flag_ff", 0 0, v0000012669676f80_0;  1 drivers
v0000012669676e40_0 .net "q", 4 0, L_0000012669678ea0;  alias, 1 drivers
v00000126696773e0_0 .net "q0", 0 0, v0000012669676440_0;  1 drivers
v0000012669677700_0 .net "q1", 0 0, v0000012669677480_0;  1 drivers
v0000012669677520_0 .net "q2", 0 0, v0000012669676940_0;  1 drivers
v0000012669677840_0 .net "q3", 0 0, v0000012669676080_0;  1 drivers
v0000012669675b80_0 .net "q4", 0 0, v00000126696769e0_0;  1 drivers
v00000126696782c0_0 .net "reset", 0 0, v0000012669677c80_0;  1 drivers
LS_0000012669678ea0_0_0 .concat [ 1 1 1 1], v0000012669676440_0, v0000012669677480_0, v0000012669676940_0, v0000012669676080_0;
LS_0000012669678ea0_0_4 .concat [ 1 0 0 0], v00000126696769e0_0;
L_0000012669678ea0 .concat [ 4 1 0 0], LS_0000012669678ea0_0_0, LS_0000012669678ea0_0_4;
S_000001266961bd30 .scope module, "FF0" "jkflipflop" 3 12, 4 1 0, S_00000126696145b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
v000001266960db90_0 .net "clk", 0 0, v0000012669677e60_0;  alias, 1 drivers
L_0000012669679f08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001266960dc30_0 .net "j", 0 0, L_0000012669679f08;  1 drivers
L_0000012669679f50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001266960de10_0 .net "k", 0 0, L_0000012669679f50;  1 drivers
v0000012669676440_0 .var "q", 0 0;
v0000012669676300_0 .net "reset", 0 0, L_00000126696126b0;  1 drivers
E_000001266960cb10 .event posedge, v0000012669676300_0, v000001266960db90_0;
S_000001266961bec0 .scope module, "FF1" "jkflipflop" 3 13, 4 1 0, S_00000126696145b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
v0000012669677020_0 .net "clk", 0 0, v0000012669677e60_0;  alias, 1 drivers
v0000012669676120_0 .net "j", 0 0, v0000012669676440_0;  alias, 1 drivers
v0000012669677160_0 .net "k", 0 0, v0000012669676440_0;  alias, 1 drivers
v0000012669677480_0 .var "q", 0 0;
v0000012669677200_0 .net "reset", 0 0, L_0000012669612800;  1 drivers
E_000001266960cd50 .event posedge, v0000012669677200_0, v000001266960db90_0;
S_00000126695e2b90 .scope module, "FF2" "jkflipflop" 3 14, 4 1 0, S_00000126696145b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
v0000012669675fe0_0 .net "clk", 0 0, v0000012669677e60_0;  alias, 1 drivers
v0000012669675ea0_0 .net "j", 0 0, L_00000126696125d0;  1 drivers
v00000126696763a0_0 .net "k", 0 0, L_0000012669613130;  1 drivers
v0000012669676940_0 .var "q", 0 0;
v0000012669675c20_0 .net "reset", 0 0, L_0000012669612720;  1 drivers
E_000001266960c6d0 .event posedge, v0000012669675c20_0, v000001266960db90_0;
S_00000126695e2d20 .scope module, "FF3" "jkflipflop" 3 15, 4 1 0, S_00000126696145b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
v0000012669676620_0 .net "clk", 0 0, v0000012669677e60_0;  alias, 1 drivers
v0000012669676800_0 .net "j", 0 0, L_0000012669612cd0;  1 drivers
v00000126696764e0_0 .net "k", 0 0, L_0000012669612410;  1 drivers
v0000012669676080_0 .var "q", 0 0;
v00000126696761c0_0 .net "reset", 0 0, L_0000012669612d40;  1 drivers
E_000001266960c750 .event posedge, v00000126696761c0_0, v000001266960db90_0;
S_00000126695e2eb0 .scope module, "FF4" "jkflipflop" 3 16, 4 1 0, S_00000126696145b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
v0000012669675cc0_0 .net "clk", 0 0, v0000012669677e60_0;  alias, 1 drivers
v00000126696770c0_0 .net "j", 0 0, L_00000126696128e0;  1 drivers
v00000126696768a0_0 .net "k", 0 0, L_00000126696129c0;  1 drivers
v00000126696769e0_0 .var "q", 0 0;
v0000012669675e00_0 .net "reset", 0 0, L_00000126696130c0;  1 drivers
E_000001266960cb50 .event posedge, v0000012669675e00_0, v000001266960db90_0;
S_0000012669677960 .scope module, "FLAG" "jkflipflop" 3 21, 4 1 0, S_00000126696145b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "q";
v0000012669675a40_0 .net "clk", 0 0, v0000012669677e60_0;  alias, 1 drivers
v0000012669676ee0_0 .net "j", 0 0, L_0000012669612b10;  alias, 1 drivers
v0000012669676580_0 .net "k", 0 0, L_0000012669612b10;  alias, 1 drivers
v0000012669676f80_0 .var "q", 0 0;
v00000126696777a0_0 .net "reset", 0 0, v0000012669677c80_0;  alias, 1 drivers
E_000001266960c790 .event posedge, v00000126696777a0_0, v000001266960db90_0;
    .scope S_000001266961bd30;
T_0 ;
    %wait E_000001266960cb10;
    %load/vec4 v0000012669676300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012669676440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001266960dc30_0;
    %load/vec4 v000001266960de10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000012669676440_0;
    %assign/vec4 v0000012669676440_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012669676440_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012669676440_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0000012669676440_0;
    %inv;
    %assign/vec4 v0000012669676440_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001266961bec0;
T_1 ;
    %wait E_000001266960cd50;
    %load/vec4 v0000012669677200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012669677480_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000012669676120_0;
    %load/vec4 v0000012669677160_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0000012669677480_0;
    %assign/vec4 v0000012669677480_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012669677480_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012669677480_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0000012669677480_0;
    %inv;
    %assign/vec4 v0000012669677480_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000126695e2b90;
T_2 ;
    %wait E_000001266960c6d0;
    %load/vec4 v0000012669675c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012669676940_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000012669675ea0_0;
    %load/vec4 v00000126696763a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000012669676940_0;
    %assign/vec4 v0000012669676940_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012669676940_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012669676940_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000012669676940_0;
    %inv;
    %assign/vec4 v0000012669676940_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000126695e2d20;
T_3 ;
    %wait E_000001266960c750;
    %load/vec4 v00000126696761c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012669676080_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000012669676800_0;
    %load/vec4 v00000126696764e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0000012669676080_0;
    %assign/vec4 v0000012669676080_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012669676080_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012669676080_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0000012669676080_0;
    %inv;
    %assign/vec4 v0000012669676080_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000126695e2eb0;
T_4 ;
    %wait E_000001266960cb50;
    %load/vec4 v0000012669675e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000126696769e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000126696770c0_0;
    %load/vec4 v00000126696768a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000126696769e0_0;
    %assign/vec4 v00000126696769e0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000126696769e0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000126696769e0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v00000126696769e0_0;
    %inv;
    %assign/vec4 v00000126696769e0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012669677960;
T_5 ;
    %wait E_000001266960c790;
    %load/vec4 v00000126696777a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012669676f80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000012669676ee0_0;
    %load/vec4 v0000012669676580_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0000012669676f80_0;
    %assign/vec4 v0000012669676f80_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012669676f80_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012669676f80_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0000012669676f80_0;
    %inv;
    %assign/vec4 v0000012669676f80_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000012669614420;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012669677e60_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0000012669677e60_0;
    %inv;
    %store/vec4 v0000012669677e60_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000012669614420;
T_7 ;
    %vpi_call 2 18 "$dumpfile", "hello_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012669614420 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012669677c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012669677c80_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "hello_tb.v";
    "./hello.v";
    "./jkflipflop.v";
