{
  
  "tce_instruction_mnk": {
    "int8": [32, 32, 32],
    "float16": [32, 32, 16],
    "float32": [32, 32, 16]
  },
  "tBPS": 2,
  "fma": 128,
  "mma": 1024,
  "mma_dic": {"int8":2048,
          "float16":1024,
          "float32":768
         },
  "rf_size_per_fsp": 512,
  "sm_size_per_fsp": 144,
  "LMApack": 32,
  "PostFMA": 2,
  "PostMOV": 0,
  "PostPack": 0,
  "PostFMAact1": 1,
  "PostMOVact1": 0,
  "PostPackact1": 0,
  "FSP_NUM_IN_FSM": 2,
  "FSM_NUM_IN_FSC": 4,
  "FSC_NUM_IN_GPU": 4,
  "gmma_sync_overhead": 1.05,
  "pipe_overlap_overhead": 1.08,
  "ConvEngine_LLC_BW_saving": 1,
  "writeout_factor": 1.1,
  "L1_cacheline_size": 64,
  "L1_set": 8,
  "L1_way": 12,
  "L1_bank": 8,
  "SLC_efficiency": 0.7,
  "SLC_RD_BW_per_Core": 512,
  "SLC_WR_BW_per_Core": 256,
  "SLC_set": 256,
  "SLC_way": 8,
  "SLC_cacheline_size": 128,
  "SLC_bank": 16,
  "NOC_freq": 2.4,
  "NOC_port_w": 256,
  "NOC_port_per_core": 8,
  "NOC_Efficiency": 0.75,
  "LLC_RD_buffer_ratio": 0.5,
  "LLC_WR_buffer_ratio": 0.5,
  "LLC_size": 32,
  "LLC_way": 32,
  "LLC_set": 256,
  "LLC_cacheline_size": 128,
  "LLC_instance": 32,
  "LLC_bw_per_instance": 32,
  "LLC_freq": 2.0,
  "LLC_efficiency": 0.85,
  "D2D_freq": 1,
  "D2D_efficiency": 0.85,
  "D2D_remote_ratio": 0.00,
  "D2D_ports": 12,
  "D2D_lanes_per_port": 8,
  "Overhead_of_Partial_Cores": 1.1,
  "remote_overhead_factor": 1,
  "Freq": 2,
  "DDR_freq": 1,
  "DDR_bit_width": 256,
  "DDR_wire_rate": 20,
  "DDR_efficiency": 0.7,
  "noc_bw_effi_lut": [0.8852, 0.7493, 0.7307, 0.7533, 0.8080, 0.8708, 0.8038, 0.7438, 0.7150, 0.7354, 0.8886],
  "bound_lut": ["comput","llc","ddr","slc","noc"],
  "l1_hit_latency": 20,
  "l1_outstanding_reqs": 2048,
  "SLC_hit_latency": 18,
  "SLC_outstanding_reqs_upstream": 3840,
  "SLC_outstanding_reqs_downstream": 1024,
  "noc_latency": 140,
  "noc_outstanding_reqs": 4096,
  "LLC_hit_latency": 20,
  "ddr_latency": 200,

  "fsp_bandwidth":{
    "mma.int8.int32":2048,
    "mma.uint8.uint32":2048,
    "mma.f16.f32":1024,
    "mma.f16.f16":1024,
    "mma.bf16.f32":1024,
    "mma.tf32.f32":768,
    "mma": 1024,
    "issue": 4,
    "fma": 128,
    "lma": 32,
    "l1_reads": 64,
    "l1_writes": 64,
    "l2_reads": 64,
    "l2_writes": 32,
    "tlsu_sm_wr" : 64,
    "tlsu_sm_rd": 32,
    "lma_sm_wr" : 128,
    "lma_sm_rd" : 128,
    "teu_sm_rd" : 256,
    "teu_sm_wr" : 0
},

"fsc_bandwidth":{
    "l2_reads": 512,
    "l2_writes": 256,
    "l3_reads": 256,
    "l3_writes": 256
},

"gpu_bandwidth": {
    "l3_reads": 653,
    "l3_writes": 653, 
    "ddr_reads_writes": 400,
    "ddr_writes": 400,
    "ddr_reads": 400
}

}