0.6
2018.2
Jun 14 2018
20:41:02
D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v,1722538332,verilog,,,,four_bit_adderTB,,,,,,,,
D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v,1722525033,verilog,,D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v,,Four_bit_adder;Full_adder,,,,,,,,
