---
layout: page
title: "Publications"
---

#### Papers

- [Combinatorial Register Allocation and Instruction Scheduling](https://arxiv.org/abs/1804.02452).<br />
  Roberto Castañeda Lozano, Mats Carlsson, Gabriel Hjort Blindell, Christian Schulte.
  Technical report, 2018.

- [Register Allocation and Instruction Scheduling in Unison](http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-183393).<br />
  Roberto Castañeda Lozano, Mats Carlsson, Gabriel Hjort Blindell, Christian Schulte.
  CC, 2016.

- [Combinatorial Spill Code Optimization and Ultimate Coalescing](http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-154398).<br />
  Roberto Castañeda Lozano, Mats Carlsson, Gabriel Hjort Blindell, Christian Schulte.
  LCTES, 2014.

- [Constraint-based Code Generation](http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-125069).<br />
  Roberto Castañeda Lozano, Gabriel Hjort Blindell, Mats Carlsson, Frej Drejhammar, Christian Schulte.
  SCOPES, 2013.

- [Constraint-based Register Allocation and Instruction Scheduling](http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-104554).<br />
  Roberto Castañeda Lozano, Mats Carlsson, Frej Drejhammar, Christian Schulte.
  CP, 2012.

#### Presentations

- Unison: Optimization Technology for Optimizing Compilers.<br />
  Christian Schulte, Roberto Castañeda Lozano.
  Ericsson's Program Analysis Workshop, Kista, Sweden, April 2018.

- [Register Allocation and Instruction Scheduling in Unison]({{ site.rcas-root }}presentations/llvm2017.pdf) [[YouTube]](https://www.youtube.com/watch?v=kx64V74Mba0).<br />
  Roberto Castañeda Lozano.
  EuroLLVM, Saarbrücken, Germany, March 2017.

- [Modeling and Solving Code Generation for Real]({{ site.cschulte-root }}talks/Code%20Generation%20KTH%202016.pdf).<br />
  Christian Schulte.<br />
  TCS Seminar Series, KTH Royal Institute of Technology, Stockholm, Sweden, April 2016.<br />
  Université Paris Diderot (7), France, September 2015.<br />
  ModRef, Cork, Ireland, August 2015.

- [Optimal Register Allocation and Instruction Scheduling for LLVM]({{ site.rcas-root }}presentations/llvm2016.pdf) [[YouTube]](https://www.youtube.com/watch?v=TkanbGAG_Fo).<br />
  Roberto Castañeda Lozano.
  EuroLLVM, Barcelona, Spain, March 2016.

- [Integrated Register Allocation and Instruction Scheduling with Constraint Programming]({{ site.rcas-root }}presentations/lic2014.pdf).<br />
  Roberto Castañeda Lozano.
  Licentiate seminar, KTH Royal Institute of Technology, Stockholm, Sweden, November 2014.

- [Rethinking Code Generation in Compilers]({{ site.cschulte-root }}/talks/ECS%202014.pdf)<br />
  ECS, Kista, Sweden, November 2014.

- [Combinatorial Spill Code Optimization and Ultimate Coalescing]({{ site.rcas-root }}presentations/lctes2014.pdf).<br />
  Roberto Castañeda Lozano.
  LCTES, Edinburgh, United Kingdom, June 2014.

- [Unison: Assembly Code Generation Using Constraint Programming]({{ site.rcas-root }}presentations/date2014.pdf).<br />
  Roberto Castañeda Lozano.
  DATE, Dresden, Germany, March 2014.

- [Constraint-based Code Generation]({{ site.rcas-root }}presentations/mscopes2013.pdf).<br />
  Roberto Castañeda Lozano.
  SCOPES, St. Goar, Germany, June 2013.

- Constraint-based Code Generation.<br />
  Roberto Castañeda Lozano, Gabriel Hjort Blindell.
  IOSS, Kioloa, Australia, January 2013.

- [Constraint-based Register Allocation and Instruction Scheduling]({{ site.rcas-root }}presentations/cp2012.pdf).<br />
  Roberto Castañeda Lozano.
  CP, Qu&eacute;bec City, Canada, October 2012.

- Robust Code Generation Using Constraint Programming.<br />
  Roberto Castañeda Lozano.
  ISMP, Berlin, Germany, August 2012.

- Code Generation is a Constraint Problem.<br />
  Roberto Castañeda Lozano.
  SweConsNet, &Ouml;rebro, Sweden, May 2012.

#### Dissertations

- [Constraint-Based Register Allocation and Instruction Scheduling](http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-232192).<br />
  Roberto Castañeda Lozano.
  KTH Royal Institute of Technology, Sweden, Doctoral thesis, 2018.

- [Evaluating Unison's Speedup Estimation](http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-210647).<br />
  Martin Persson.
  KTH Royal Institute of Technology, Sweden, Master thesis, 2017.

- [Evaluation and Implementation of Dominance Breaking Presolving Techniques in the Unison Compiler Back-End](http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-175835).<br />
  Mikael Almgren.
  KTH Royal Institute of Technology, Sweden, Master thesis, 2015.

- [Implied Constraints for the Unison Presolver](http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-175838).<br />
  Erik Ekstr&ouml;m.
  KTH Royal Institute of Technology, Sweden, Master thesis, 2015.

- [Integrated Register Allocation and Instruction Scheduling with Constraint Programming](http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-154599).<br />
  Roberto Castañeda Lozano.
  KTH Royal Institute of Technology, Sweden, Licentiate thesis, 2014.

- [Necessary Conditions for Constraint-based Register Allocation and Instruction Scheduling](http://urn.kb.se/resolve?urn=urn:nbn:se:uu:diva-209267).<br />
  Kim-Anh Tran.
  Uppsala University, Sweden, Master thesis, 2013.