Classic Timing Analyzer report for lab3
Thu Oct 01 14:53:37 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'read'
  8. Clock Setup: 'rom_ram'
  9. Clock Hold: 'CLK'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                                                       ; To                                                                                                                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.799 ns                                       ; address[1]                                                                                                                                                 ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 10.535 ns                                      ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 ; buffer_out[5]                                                                                                                                                                ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.636 ns                                      ; rom_ram                                                                                                                                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg2 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 205.38 MHz ( period = 4.869 ns )               ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a4 ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3                                               ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'rom_ram'       ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                                             ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                                                               ; rom_ram    ; rom_ram  ; 0            ;
; Clock Setup: 'read'          ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                                             ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                                                               ; read       ; read     ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg1 ; CLK        ; CLK      ; 31           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                                                                            ;                                                                                                                                                                              ;            ;          ; 31           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; read            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; rom_ram         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                          ; To                                                                                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 205.38 MHz ( period = 4.869 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a4                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.120 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg7                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.115 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a7                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.108 ns                ;
; N/A                                     ; 205.93 MHz ( period = 4.856 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.107 ns                ;
; N/A                                     ; 206.10 MHz ( period = 4.852 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg6                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.103 ns                ;
; N/A                                     ; 206.36 MHz ( period = 4.846 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a6                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg1                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a3                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg4                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.089 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a5                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg2                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.048 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.780 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.780 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.780 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg2 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg2 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg2 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a3                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a3                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg2 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a3                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a4                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a4                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg2 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a4                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a5                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a5                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg2 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a5                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a6                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a6                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg2 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a6                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a7                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a7                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg2 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a7                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg0  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg1  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg2  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg3  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a3~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg4  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a4~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a5~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg6  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a6~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a7~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; 321.85 MHz ( period = 3.107 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; 341.18 MHz ( period = 2.931 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 344.71 MHz ( period = 2.901 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.629 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.628 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.618 ns                ;
; N/A                                     ; 352.36 MHz ( period = 2.838 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 353.73 MHz ( period = 2.827 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.555 ns                ;
; N/A                                     ; 354.86 MHz ( period = 2.818 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.546 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; 358.68 MHz ( period = 2.788 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.516 ns                ;
; N/A                                     ; 362.45 MHz ( period = 2.759 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.487 ns                ;
; N/A                                     ; 363.11 MHz ( period = 2.754 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.482 ns                ;
; N/A                                     ; 367.11 MHz ( period = 2.724 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 371.61 MHz ( period = 2.691 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.419 ns                ;
; N/A                                     ; 411.35 MHz ( period = 2.431 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; 411.86 MHz ( period = 2.428 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; 416.15 MHz ( period = 2.403 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.125 ns                ;
; N/A                                     ; 419.99 MHz ( period = 2.381 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.103 ns                ;
; N/A                                     ; 421.23 MHz ( period = 2.374 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; 421.41 MHz ( period = 2.373 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.101 ns                ;
; N/A                                     ; 426.26 MHz ( period = 2.346 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 429.55 MHz ( period = 2.328 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.050 ns                ;
; N/A                                     ; 431.97 MHz ( period = 2.315 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; 434.03 MHz ( period = 2.304 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 435.73 MHz ( period = 2.295 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 0.679 ns                ;
; N/A                                     ; 437.06 MHz ( period = 2.288 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.016 ns                ;
; N/A                                     ; 437.06 MHz ( period = 2.288 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; 438.40 MHz ( period = 2.281 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 438.60 MHz ( period = 2.280 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 0.677 ns                ;
; N/A                                     ; 444.84 MHz ( period = 2.248 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.632 ns                ;
; N/A                                     ; 445.04 MHz ( period = 2.247 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 0.631 ns                ;
; N/A                                     ; 445.83 MHz ( period = 2.243 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 448.03 MHz ( period = 2.232 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 0.629 ns                ;
; N/A                                     ; 449.03 MHz ( period = 2.227 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.949 ns                ;
; N/A                                     ; 449.44 MHz ( period = 2.225 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; 449.44 MHz ( period = 2.225 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; 450.86 MHz ( period = 2.218 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.940 ns                ;
; N/A                                     ; 454.34 MHz ( period = 2.201 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 463.39 MHz ( period = 2.158 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; 469.70 MHz ( period = 2.129 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.701 ns                ;
; N/A                                     ; 469.92 MHz ( period = 2.128 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.856 ns                ;
; N/A                                     ; 473.48 MHz ( period = 2.112 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.840 ns                ;
; N/A                                     ; 473.48 MHz ( period = 2.112 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.840 ns                ;
; N/A                                     ; 478.01 MHz ( period = 2.092 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.664 ns                ;
; N/A                                     ; 478.70 MHz ( period = 2.089 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.661 ns                ;
; N/A                                     ; 483.33 MHz ( period = 2.069 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.797 ns                ;
; N/A                                     ; 484.26 MHz ( period = 2.065 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.462 ns                ;
; N/A                                     ; 484.73 MHz ( period = 2.063 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.635 ns                ;
; N/A                                     ; 492.61 MHz ( period = 2.030 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; 495.54 MHz ( period = 2.018 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.664 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg0                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg1                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a1~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg2                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a2~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a3~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg4                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a4~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a5~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg6                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a6~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg7                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a7~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.454 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                               ;                                                                                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'read'                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                              ; To                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]     ; rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]     ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'rom_ram'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                           ; To                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; rom_ram    ; rom_ram  ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; rom_ram    ; rom_ram  ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                       ; To                                                                                                                                                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg1  ; CLK        ; CLK      ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg6  ; CLK        ; CLK      ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7  ; CLK        ; CLK      ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg2  ; CLK        ; CLK      ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg4  ; CLK        ; CLK      ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg3  ; CLK        ; CLK      ; None                       ; None                       ; 2.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5  ; CLK        ; CLK      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7  ; CLK        ; CLK      ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg2  ; CLK        ; CLK      ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg6  ; CLK        ; CLK      ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5  ; CLK        ; CLK      ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg4  ; CLK        ; CLK      ; None                       ; None                       ; 2.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg3  ; CLK        ; CLK      ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg1  ; CLK        ; CLK      ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK        ; CLK      ; None                       ; None                       ; 0.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2]                                    ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg1 ; CLK        ; CLK      ; None                       ; None                       ; 0.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_address_reg1 ; CLK        ; CLK      ; None                       ; None                       ; 0.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK        ; CLK      ; None                       ; None                       ; 0.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~portb_address_reg2 ; CLK        ; CLK      ; None                       ; None                       ; 0.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_address_reg2 ; CLK        ; CLK      ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[0]                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[2] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|cntr_plf:cntr1|safe_q[1]                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.243 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                      ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                                                                           ; To Clock ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.799 ns   ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A   ; None         ; 5.689 ns   ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A   ; None         ; 5.676 ns   ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A   ; None         ; 5.592 ns   ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A   ; None         ; 5.566 ns   ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A   ; None         ; 5.542 ns   ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                              ; CLK      ;
; N/A   ; None         ; 5.469 ns   ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A   ; None         ; 5.435 ns   ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                              ; CLK      ;
; N/A   ; None         ; 5.364 ns   ; address[3] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A   ; None         ; 5.325 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A   ; None         ; 5.226 ns   ; address[3] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A   ; None         ; 5.218 ns   ; address[4] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A   ; None         ; 5.211 ns   ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A   ; None         ; 5.180 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A   ; None         ; 5.101 ns   ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A   ; None         ; 5.068 ns   ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A   ; None         ; 5.005 ns   ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                              ; CLK      ;
; N/A   ; None         ; 5.004 ns   ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A   ; None         ; 4.837 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                  ; CLK      ;
; N/A   ; None         ; 4.779 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A   ; None         ; 4.708 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                  ; CLK      ;
; N/A   ; None         ; 4.650 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A   ; None         ; 4.619 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A   ; None         ; 4.474 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A   ; None         ; 4.442 ns   ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A   ; None         ; 4.362 ns   ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A   ; None         ; 4.306 ns   ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A   ; None         ; 4.243 ns   ; address[4] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A   ; None         ; 4.120 ns   ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A   ; None         ; 3.906 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                  ; CLK      ;
; N/A   ; None         ; 2.319 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg1 ; CLK      ;
; N/A   ; None         ; 2.255 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK      ;
; N/A   ; None         ; 2.248 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg4 ; CLK      ;
; N/A   ; None         ; 2.246 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 ; CLK      ;
; N/A   ; None         ; 2.235 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg3 ; CLK      ;
; N/A   ; None         ; 2.230 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 ; CLK      ;
; N/A   ; None         ; 2.229 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg6 ; CLK      ;
; N/A   ; None         ; 2.202 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg2 ; CLK      ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                         ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                       ; To            ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 10.535 ns  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 ; buffer_out[5] ; CLK        ;
; N/A   ; None         ; 10.060 ns  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a6 ; buffer_out[1] ; CLK        ;
; N/A   ; None         ; 9.916 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a4 ; buffer_out[3] ; CLK        ;
; N/A   ; None         ; 9.842 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a5 ; buffer_out[2] ; CLK        ;
; N/A   ; None         ; 9.797 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0 ; buffer_out[7] ; CLK        ;
; N/A   ; None         ; 9.693 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a3 ; buffer_out[4] ; CLK        ;
; N/A   ; None         ; 9.386 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 ; buffer_out[6] ; CLK        ;
; N/A   ; None         ; 9.165 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a7 ; buffer_out[0] ; CLK        ;
; N/A   ; None         ; 6.794 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                         ; rom_out[6]    ; CLK        ;
; N/A   ; None         ; 6.730 ns   ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                  ; pin_name      ; CLK        ;
; N/A   ; None         ; 6.553 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                     ; ram_out[5]    ; CLK        ;
; N/A   ; None         ; 6.541 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                         ; rom_out[2]    ; CLK        ;
; N/A   ; None         ; 6.531 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                     ; ram_out[7]    ; CLK        ;
; N/A   ; None         ; 6.185 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                         ; rom_out[7]    ; CLK        ;
; N/A   ; None         ; 6.120 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                         ; rom_out[1]    ; CLK        ;
; N/A   ; None         ; 6.082 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                     ; ram_out[6]    ; CLK        ;
; N/A   ; None         ; 6.023 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                     ; ram_out[3]    ; CLK        ;
; N/A   ; None         ; 5.982 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                     ; ram_out[1]    ; CLK        ;
; N/A   ; None         ; 5.961 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                     ; ram_out[2]    ; CLK        ;
; N/A   ; None         ; 5.774 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                     ; ram_out[4]    ; CLK        ;
; N/A   ; None         ; 5.751 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                         ; rom_out[4]    ; CLK        ;
; N/A   ; None         ; 5.690 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                         ; rom_out[3]    ; CLK        ;
; N/A   ; None         ; 5.635 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                     ; ram_out[0]    ; CLK        ;
; N/A   ; None         ; 5.521 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                         ; rom_out[0]    ; CLK        ;
; N/A   ; None         ; 5.282 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                         ; rom_out[5]    ; CLK        ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                             ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                                                                           ; To Clock ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.636 ns ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg2 ; CLK      ;
; N/A           ; None        ; -0.663 ns ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg6 ; CLK      ;
; N/A           ; None        ; -0.664 ns ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 ; CLK      ;
; N/A           ; None        ; -0.669 ns ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg3 ; CLK      ;
; N/A           ; None        ; -0.680 ns ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 ; CLK      ;
; N/A           ; None        ; -0.682 ns ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg4 ; CLK      ;
; N/A           ; None        ; -0.689 ns ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK      ;
; N/A           ; None        ; -0.753 ns ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg1 ; CLK      ;
; N/A           ; None        ; -3.681 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                  ; CLK      ;
; N/A           ; None        ; -3.895 ns ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A           ; None        ; -3.934 ns ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A           ; None        ; -3.975 ns ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                              ; CLK      ;
; N/A           ; None        ; -4.018 ns ; address[4] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A           ; None        ; -4.047 ns ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A           ; None        ; -4.060 ns ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A           ; None        ; -4.067 ns ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A           ; None        ; -4.086 ns ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A           ; None        ; -4.135 ns ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A           ; None        ; -4.145 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A           ; None        ; -4.184 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A           ; None        ; -4.204 ns ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A           ; None        ; -4.211 ns ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A           ; None        ; -4.233 ns ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                              ; CLK      ;
; N/A           ; None        ; -4.258 ns ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A           ; None        ; -4.290 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A           ; None        ; -4.329 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A           ; None        ; -4.448 ns ; address[4] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A           ; None        ; -4.483 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                  ; CLK      ;
; N/A           ; None        ; -4.498 ns ; address[3] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A           ; None        ; -4.529 ns ; address[3] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A           ; None        ; -4.612 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                  ; CLK      ;
; N/A           ; None        ; -4.656 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A           ; None        ; -4.785 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A           ; None        ; -4.796 ns ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                              ; CLK      ;
; N/A           ; None        ; -4.810 ns ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A           ; None        ; -4.833 ns ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A           ; None        ; -4.843 ns ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A           ; None        ; -4.857 ns ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 01 14:53:36 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "read" is an undefined clock
    Info: Assuming node "rom_ram" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst8" as buffer
    Info: Detected gated clock "inst6" as buffer
    Info: Detected gated clock "buffer_block:inst1|inst22" as buffer
    Info: Detected ripple clock "buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]" as buffer
Info: Clock "CLK" has Internal fmax of 205.38 MHz between source memory "buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a4" and destination memory "ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3" (period= 4.869 ns)
    Info: + Longest memory to memory delay is 1.120 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y9; Fanout = 2; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a4'
        Info: 2: + IC(0.921 ns) + CELL(0.134 ns) = 1.120 ns; Loc. = M512_X24_Y9; Fanout = 1; MEM Node = 'ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 0.199 ns ( 17.77 % )
        Info: Total interconnect delay = 0.921 ns ( 82.23 % )
    Info: - Smallest clock skew is -3.587 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.321 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.665 ns) + CELL(0.459 ns) = 2.321 ns; Loc. = M512_X24_Y9; Fanout = 1; MEM Node = 'ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3'
            Info: Total cell delay = 1.313 ns ( 56.57 % )
            Info: Total interconnect delay = 1.008 ns ( 43.43 % )
        Info: - Longest clock path from clock "CLK" to source memory is 5.908 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(1.160 ns) + CELL(0.712 ns) = 2.726 ns; Loc. = LCFF_X17_Y9_N3; Fanout = 4; REG Node = 'buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.415 ns) + CELL(0.357 ns) = 3.498 ns; Loc. = LCCOMB_X17_Y9_N24; Fanout = 1; COMB Node = 'buffer_block:inst1|inst22'
            Info: 4: + IC(1.355 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'buffer_block:inst1|inst22~clkctrl'
            Info: 5: + IC(0.642 ns) + CELL(0.413 ns) = 5.908 ns; Loc. = M512_X16_Y9; Fanout = 2; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a4'
            Info: Total cell delay = 2.336 ns ( 39.54 % )
            Info: Total interconnect delay = 3.572 ns ( 60.46 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "read" Internal fmax is restricted to 500.0 MHz between source register "buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]" and destination register "buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 2; REG Node = 'buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X17_Y9_N12; Fanout = 1; COMB Node = 'buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 2; REG Node = 'buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "read" to destination register is 2.479 ns
                Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N15; Fanout = 3; CLK Node = 'read'
                Info: 2: + IC(1.081 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 2; REG Node = 'buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.398 ns ( 56.39 % )
                Info: Total interconnect delay = 1.081 ns ( 43.61 % )
            Info: - Longest clock path from clock "read" to source register is 2.479 ns
                Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N15; Fanout = 3; CLK Node = 'read'
                Info: 2: + IC(1.081 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 2; REG Node = 'buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.398 ns ( 56.39 % )
                Info: Total interconnect delay = 1.081 ns ( 43.61 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "rom_ram" Internal fmax is restricted to 500.0 MHz between source register "rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]" and destination register "rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y5_N13; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X22_Y5_N12; Fanout = 1; COMB Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X22_Y5_N13; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "rom_ram" to destination register is 3.801 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 10; CLK Node = 'rom_ram'
                Info: 2: + IC(1.529 ns) + CELL(0.225 ns) = 2.611 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 1; COMB Node = 'inst6'
                Info: 3: + IC(0.572 ns) + CELL(0.618 ns) = 3.801 ns; Loc. = LCFF_X22_Y5_N13; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.700 ns ( 44.73 % )
                Info: Total interconnect delay = 2.101 ns ( 55.27 % )
            Info: - Longest clock path from clock "rom_ram" to source register is 3.801 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 10; CLK Node = 'rom_ram'
                Info: 2: + IC(1.529 ns) + CELL(0.225 ns) = 2.611 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 1; COMB Node = 'inst6'
                Info: 3: + IC(0.572 ns) + CELL(0.618 ns) = 3.801 ns; Loc. = LCFF_X22_Y5_N13; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.700 ns ( 44.73 % )
                Info: Total interconnect delay = 2.101 ns ( 55.27 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 31 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]" and destination pin or register "buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg1" for clock "CLK" (Hold time is 1.76 ns)
    Info: + Largest clock skew is 3.677 ns
        Info: + Longest clock path from clock "CLK" to destination memory is 5.954 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(1.160 ns) + CELL(0.712 ns) = 2.726 ns; Loc. = LCFF_X17_Y9_N3; Fanout = 4; REG Node = 'buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.415 ns) + CELL(0.357 ns) = 3.498 ns; Loc. = LCCOMB_X17_Y9_N24; Fanout = 1; COMB Node = 'buffer_block:inst1|inst22'
            Info: 4: + IC(1.355 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'buffer_block:inst1|inst22~clkctrl'
            Info: 5: + IC(0.642 ns) + CELL(0.459 ns) = 5.954 ns; Loc. = M512_X16_Y9; Fanout = 1; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg1'
            Info: Total cell delay = 2.382 ns ( 40.01 % )
            Info: Total interconnect delay = 3.572 ns ( 59.99 % )
        Info: - Shortest clock path from clock "CLK" to source memory is 2.277 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.667 ns) + CELL(0.413 ns) = 2.277 ns; Loc. = M512_X24_Y5; Fanout = 2; MEM Node = 'rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]'
            Info: Total cell delay = 1.267 ns ( 55.64 % )
            Info: Total interconnect delay = 1.010 ns ( 44.36 % )
    Info: - Micro clock to output delay of source is 0.140 ns
    Info: - Shortest memory to memory delay is 1.980 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y5; Fanout = 2; MEM Node = 'rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]'
        Info: 2: + IC(0.450 ns) + CELL(0.053 ns) = 0.568 ns; Loc. = LCCOMB_X26_Y5_N4; Fanout = 1; COMB Node = 'lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0'
        Info: 3: + IC(1.278 ns) + CELL(0.134 ns) = 1.980 ns; Loc. = M512_X16_Y9; Fanout = 1; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg1'
        Info: Total cell delay = 0.252 ns ( 12.73 % )
        Info: Total interconnect delay = 1.728 ns ( 87.27 % )
    Info: + Micro hold delay of destination is 0.203 ns
Info: tsu for memory "ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4" (data pin = "address[1]", clock pin = "CLK") is 5.799 ns
    Info: + Longest pin to memory delay is 8.097 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 7; PIN Node = 'address[1]'
        Info: 2: + IC(4.563 ns) + CELL(0.545 ns) = 5.945 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 2; COMB Node = 'ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 6.070 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 2; COMB Node = 'ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9'
        Info: 4: + IC(0.505 ns) + CELL(0.350 ns) = 6.925 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 2; COMB Node = 'ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.960 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 1; COMB Node = 'ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 7.085 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 1; COMB Node = 'ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13'
        Info: 7: + IC(0.331 ns) + CELL(0.053 ns) = 7.469 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 1; COMB Node = 'ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~0'
        Info: 8: + IC(0.497 ns) + CELL(0.131 ns) = 8.097 ns; Loc. = M512_X24_Y9; Fanout = 8; MEM Node = 'ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 2.201 ns ( 27.18 % )
        Info: Total interconnect delay = 5.896 ns ( 72.82 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "CLK" to destination memory is 2.320 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.665 ns) + CELL(0.458 ns) = 2.320 ns; Loc. = M512_X24_Y9; Fanout = 8; MEM Node = 'ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.312 ns ( 56.55 % )
        Info: Total interconnect delay = 1.008 ns ( 43.45 % )
Info: tco from clock "CLK" to destination pin "buffer_out[5]" through memory "buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2" is 10.535 ns
    Info: + Longest clock path from clock "CLK" to source memory is 5.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
        Info: 2: + IC(1.160 ns) + CELL(0.712 ns) = 2.726 ns; Loc. = LCFF_X17_Y9_N3; Fanout = 4; REG Node = 'buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.415 ns) + CELL(0.357 ns) = 3.498 ns; Loc. = LCCOMB_X17_Y9_N24; Fanout = 1; COMB Node = 'buffer_block:inst1|inst22'
        Info: 4: + IC(1.355 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'buffer_block:inst1|inst22~clkctrl'
        Info: 5: + IC(0.642 ns) + CELL(0.413 ns) = 5.908 ns; Loc. = M512_X16_Y9; Fanout = 2; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2'
        Info: Total cell delay = 2.336 ns ( 39.54 % )
        Info: Total interconnect delay = 3.572 ns ( 60.46 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 4.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y9; Fanout = 2; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2'
        Info: 2: + IC(2.424 ns) + CELL(1.998 ns) = 4.487 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'buffer_out[5]'
        Info: Total cell delay = 2.063 ns ( 45.98 % )
        Info: Total interconnect delay = 2.424 ns ( 54.02 % )
Info: th for memory "buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg2" (data pin = "rom_ram", clock pin = "CLK") is -0.636 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 5.954 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
        Info: 2: + IC(1.160 ns) + CELL(0.712 ns) = 2.726 ns; Loc. = LCFF_X17_Y9_N3; Fanout = 4; REG Node = 'buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.415 ns) + CELL(0.357 ns) = 3.498 ns; Loc. = LCCOMB_X17_Y9_N24; Fanout = 1; COMB Node = 'buffer_block:inst1|inst22'
        Info: 4: + IC(1.355 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'buffer_block:inst1|inst22~clkctrl'
        Info: 5: + IC(0.642 ns) + CELL(0.459 ns) = 5.954 ns; Loc. = M512_X16_Y9; Fanout = 1; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg2'
        Info: Total cell delay = 2.382 ns ( 40.01 % )
        Info: Total interconnect delay = 3.572 ns ( 59.99 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 6.793 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 10; CLK Node = 'rom_ram'
        Info: 2: + IC(4.295 ns) + CELL(0.346 ns) = 5.498 ns; Loc. = LCCOMB_X26_Y5_N6; Fanout = 1; COMB Node = 'lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0'
        Info: 3: + IC(1.161 ns) + CELL(0.134 ns) = 6.793 ns; Loc. = M512_X16_Y9; Fanout = 1; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg2'
        Info: Total cell delay = 1.337 ns ( 19.68 % )
        Info: Total interconnect delay = 5.456 ns ( 80.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Thu Oct 01 14:53:37 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


