	component altera_eth_10gbaser_phy is
		port (
			reconfig_write          : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- write
			reconfig_read           : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- read
			reconfig_address        : in  std_logic_vector(9 downto 0)  := (others => 'X'); -- address
			reconfig_writedata      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			reconfig_readdata       : out std_logic_vector(31 downto 0);                    -- readdata
			reconfig_waitrequest    : out std_logic_vector(0 downto 0);                     -- waitrequest
			reconfig_clk            : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- clk
			reconfig_reset          : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- reset
			rx_analogreset          : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_analogreset
			rx_cal_busy             : out std_logic_vector(0 downto 0);                     -- rx_cal_busy
			rx_cdr_refclk0          : in  std_logic                     := 'X';             -- clk
			rx_clkout               : out std_logic_vector(0 downto 0);                     -- clk
			rx_control              : out std_logic_vector(7 downto 0);                     -- rx_control
			rx_coreclkin            : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- clk
			rx_digitalreset         : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_digitalreset
			rx_enh_blk_lock         : out std_logic_vector(0 downto 0);                     -- rx_enh_blk_lock
			rx_enh_data_valid       : out std_logic_vector(0 downto 0);                     -- rx_enh_data_valid
			rx_enh_fifo_del         : out std_logic_vector(0 downto 0);                     -- rx_enh_fifo_del
			rx_enh_fifo_empty       : out std_logic_vector(0 downto 0);                     -- rx_enh_fifo_empty
			rx_enh_fifo_full        : out std_logic_vector(0 downto 0);                     -- rx_enh_fifo_full
			rx_enh_fifo_insert      : out std_logic_vector(0 downto 0);                     -- rx_enh_fifo_insert
			rx_enh_highber          : out std_logic_vector(0 downto 0);                     -- rx_enh_highber
			rx_is_lockedtodata      : out std_logic_vector(0 downto 0);                     -- rx_is_lockedtodata
			rx_is_lockedtoref       : out std_logic_vector(0 downto 0);                     -- rx_is_lockedtoref
			rx_parallel_data        : out std_logic_vector(63 downto 0);                    -- rx_parallel_data
			rx_pma_div_clkout       : out std_logic_vector(0 downto 0);                     -- clk
			rx_serial_data          : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_serial_data
			tx_analogreset          : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- tx_analogreset
			tx_cal_busy             : out std_logic_vector(0 downto 0);                     -- tx_cal_busy
			tx_clkout               : out std_logic_vector(0 downto 0);                     -- clk
			tx_control              : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- tx_control
			tx_coreclkin            : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- clk
			tx_digitalreset         : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- tx_digitalreset
			tx_enh_data_valid       : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- tx_enh_data_valid
			tx_enh_fifo_empty       : out std_logic_vector(0 downto 0);                     -- tx_enh_fifo_empty
			tx_enh_fifo_full        : out std_logic_vector(0 downto 0);                     -- tx_enh_fifo_full
			tx_enh_fifo_pempty      : out std_logic_vector(0 downto 0);                     -- tx_enh_fifo_pempty
			tx_enh_fifo_pfull       : out std_logic_vector(0 downto 0);                     -- tx_enh_fifo_pfull
			tx_err_ins              : in  std_logic                     := 'X';             -- tx_err_ins
			tx_parallel_data        : in  std_logic_vector(63 downto 0) := (others => 'X'); -- tx_parallel_data
			tx_pma_div_clkout       : out std_logic_vector(0 downto 0);                     -- clk
			tx_serial_clk0          : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- clk
			tx_serial_data          : out std_logic_vector(0 downto 0);                     -- tx_serial_data
			unused_rx_control       : out std_logic_vector(11 downto 0);                    -- unused_rx_control
			unused_rx_parallel_data : out std_logic_vector(63 downto 0);                    -- unused_rx_parallel_data
			unused_tx_control       : in  std_logic_vector(8 downto 0)  := (others => 'X'); -- unused_tx_control
			unused_tx_parallel_data : in  std_logic_vector(63 downto 0) := (others => 'X')  -- unused_tx_parallel_data
		);
	end component altera_eth_10gbaser_phy;

