// BMM LOC annotation file.
//
// SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
// Vivado v2017.2 (64-bit)
// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'uc_system_i_microblaze_core', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP uc_system_i_microblaze_core MICROBLAZE-LE 100 uc_system_i/microblaze_core

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'uc_system_i_microblaze_core' address space 'uc_system_i_microblaze_core_local_memory_dlmb_bram_if_cntlr' 0x00000000:0x00001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE uc_system_i_microblaze_core_local_memory_dlmb_bram_if_cntlr RAMB32 [0x00000000:0x00001FFF] uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr
        BUS_BLOCK
            uc_system_i/microblaze_core_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X0Y16;
            uc_system_i/microblaze_core_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X0Y15;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

