
CodeMainRobocon2023_V1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008be4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08008d74  08008d74  00018d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ea0  08008ea0  000200c8  2**0
                  CONTENTS
  4 .ARM          00000008  08008ea0  08008ea0  00018ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ea8  08008ea8  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ea8  08008ea8  00018ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008eac  08008eac  00018eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  08008eb0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200c8  2**0
                  CONTENTS
 10 .bss          00004458  200000c8  200000c8  000200c8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20004520  20004520  000200c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001722d  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ffd  00000000  00000000  00037325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012f8  00000000  00000000  0003a328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011e0  00000000  00000000  0003b620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023d86  00000000  00000000  0003c800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000151b8  00000000  00000000  00060586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dfc07  00000000  00000000  0007573e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00155345  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005424  00000000  00000000  00155398  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c8 	.word	0x200000c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008d5c 	.word	0x08008d5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000cc 	.word	0x200000cc
 80001cc:	08008d5c 	.word	0x08008d5c

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b974 	b.w	8000dcc <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	4604      	mov	r4, r0
 8000b04:	468e      	mov	lr, r1
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d14d      	bne.n	8000ba6 <__udivmoddi4+0xaa>
 8000b0a:	428a      	cmp	r2, r1
 8000b0c:	4694      	mov	ip, r2
 8000b0e:	d969      	bls.n	8000be4 <__udivmoddi4+0xe8>
 8000b10:	fab2 f282 	clz	r2, r2
 8000b14:	b152      	cbz	r2, 8000b2c <__udivmoddi4+0x30>
 8000b16:	fa01 f302 	lsl.w	r3, r1, r2
 8000b1a:	f1c2 0120 	rsb	r1, r2, #32
 8000b1e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b22:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b26:	ea41 0e03 	orr.w	lr, r1, r3
 8000b2a:	4094      	lsls	r4, r2
 8000b2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b30:	0c21      	lsrs	r1, r4, #16
 8000b32:	fbbe f6f8 	udiv	r6, lr, r8
 8000b36:	fa1f f78c 	uxth.w	r7, ip
 8000b3a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b3e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b42:	fb06 f107 	mul.w	r1, r6, r7
 8000b46:	4299      	cmp	r1, r3
 8000b48:	d90a      	bls.n	8000b60 <__udivmoddi4+0x64>
 8000b4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b4e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b52:	f080 811f 	bcs.w	8000d94 <__udivmoddi4+0x298>
 8000b56:	4299      	cmp	r1, r3
 8000b58:	f240 811c 	bls.w	8000d94 <__udivmoddi4+0x298>
 8000b5c:	3e02      	subs	r6, #2
 8000b5e:	4463      	add	r3, ip
 8000b60:	1a5b      	subs	r3, r3, r1
 8000b62:	b2a4      	uxth	r4, r4
 8000b64:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b68:	fb08 3310 	mls	r3, r8, r0, r3
 8000b6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b70:	fb00 f707 	mul.w	r7, r0, r7
 8000b74:	42a7      	cmp	r7, r4
 8000b76:	d90a      	bls.n	8000b8e <__udivmoddi4+0x92>
 8000b78:	eb1c 0404 	adds.w	r4, ip, r4
 8000b7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b80:	f080 810a 	bcs.w	8000d98 <__udivmoddi4+0x29c>
 8000b84:	42a7      	cmp	r7, r4
 8000b86:	f240 8107 	bls.w	8000d98 <__udivmoddi4+0x29c>
 8000b8a:	4464      	add	r4, ip
 8000b8c:	3802      	subs	r0, #2
 8000b8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b92:	1be4      	subs	r4, r4, r7
 8000b94:	2600      	movs	r6, #0
 8000b96:	b11d      	cbz	r5, 8000ba0 <__udivmoddi4+0xa4>
 8000b98:	40d4      	lsrs	r4, r2
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	e9c5 4300 	strd	r4, r3, [r5]
 8000ba0:	4631      	mov	r1, r6
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0xc2>
 8000baa:	2d00      	cmp	r5, #0
 8000bac:	f000 80ef 	beq.w	8000d8e <__udivmoddi4+0x292>
 8000bb0:	2600      	movs	r6, #0
 8000bb2:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb6:	4630      	mov	r0, r6
 8000bb8:	4631      	mov	r1, r6
 8000bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bbe:	fab3 f683 	clz	r6, r3
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	d14a      	bne.n	8000c5c <__udivmoddi4+0x160>
 8000bc6:	428b      	cmp	r3, r1
 8000bc8:	d302      	bcc.n	8000bd0 <__udivmoddi4+0xd4>
 8000bca:	4282      	cmp	r2, r0
 8000bcc:	f200 80f9 	bhi.w	8000dc2 <__udivmoddi4+0x2c6>
 8000bd0:	1a84      	subs	r4, r0, r2
 8000bd2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	469e      	mov	lr, r3
 8000bda:	2d00      	cmp	r5, #0
 8000bdc:	d0e0      	beq.n	8000ba0 <__udivmoddi4+0xa4>
 8000bde:	e9c5 4e00 	strd	r4, lr, [r5]
 8000be2:	e7dd      	b.n	8000ba0 <__udivmoddi4+0xa4>
 8000be4:	b902      	cbnz	r2, 8000be8 <__udivmoddi4+0xec>
 8000be6:	deff      	udf	#255	; 0xff
 8000be8:	fab2 f282 	clz	r2, r2
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	f040 8092 	bne.w	8000d16 <__udivmoddi4+0x21a>
 8000bf2:	eba1 010c 	sub.w	r1, r1, ip
 8000bf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bfa:	fa1f fe8c 	uxth.w	lr, ip
 8000bfe:	2601      	movs	r6, #1
 8000c00:	0c20      	lsrs	r0, r4, #16
 8000c02:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c06:	fb07 1113 	mls	r1, r7, r3, r1
 8000c0a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c0e:	fb0e f003 	mul.w	r0, lr, r3
 8000c12:	4288      	cmp	r0, r1
 8000c14:	d908      	bls.n	8000c28 <__udivmoddi4+0x12c>
 8000c16:	eb1c 0101 	adds.w	r1, ip, r1
 8000c1a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c1e:	d202      	bcs.n	8000c26 <__udivmoddi4+0x12a>
 8000c20:	4288      	cmp	r0, r1
 8000c22:	f200 80cb 	bhi.w	8000dbc <__udivmoddi4+0x2c0>
 8000c26:	4643      	mov	r3, r8
 8000c28:	1a09      	subs	r1, r1, r0
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c30:	fb07 1110 	mls	r1, r7, r0, r1
 8000c34:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c38:	fb0e fe00 	mul.w	lr, lr, r0
 8000c3c:	45a6      	cmp	lr, r4
 8000c3e:	d908      	bls.n	8000c52 <__udivmoddi4+0x156>
 8000c40:	eb1c 0404 	adds.w	r4, ip, r4
 8000c44:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c48:	d202      	bcs.n	8000c50 <__udivmoddi4+0x154>
 8000c4a:	45a6      	cmp	lr, r4
 8000c4c:	f200 80bb 	bhi.w	8000dc6 <__udivmoddi4+0x2ca>
 8000c50:	4608      	mov	r0, r1
 8000c52:	eba4 040e 	sub.w	r4, r4, lr
 8000c56:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c5a:	e79c      	b.n	8000b96 <__udivmoddi4+0x9a>
 8000c5c:	f1c6 0720 	rsb	r7, r6, #32
 8000c60:	40b3      	lsls	r3, r6
 8000c62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c6a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c6e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c72:	431c      	orrs	r4, r3
 8000c74:	40f9      	lsrs	r1, r7
 8000c76:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c7a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c7e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c82:	0c20      	lsrs	r0, r4, #16
 8000c84:	fa1f fe8c 	uxth.w	lr, ip
 8000c88:	fb09 1118 	mls	r1, r9, r8, r1
 8000c8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c90:	fb08 f00e 	mul.w	r0, r8, lr
 8000c94:	4288      	cmp	r0, r1
 8000c96:	fa02 f206 	lsl.w	r2, r2, r6
 8000c9a:	d90b      	bls.n	8000cb4 <__udivmoddi4+0x1b8>
 8000c9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ca4:	f080 8088 	bcs.w	8000db8 <__udivmoddi4+0x2bc>
 8000ca8:	4288      	cmp	r0, r1
 8000caa:	f240 8085 	bls.w	8000db8 <__udivmoddi4+0x2bc>
 8000cae:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb2:	4461      	add	r1, ip
 8000cb4:	1a09      	subs	r1, r1, r0
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000cbc:	fb09 1110 	mls	r1, r9, r0, r1
 8000cc0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000cc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cc8:	458e      	cmp	lr, r1
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x1e2>
 8000ccc:	eb1c 0101 	adds.w	r1, ip, r1
 8000cd0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cd4:	d26c      	bcs.n	8000db0 <__udivmoddi4+0x2b4>
 8000cd6:	458e      	cmp	lr, r1
 8000cd8:	d96a      	bls.n	8000db0 <__udivmoddi4+0x2b4>
 8000cda:	3802      	subs	r0, #2
 8000cdc:	4461      	add	r1, ip
 8000cde:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ce6:	eba1 010e 	sub.w	r1, r1, lr
 8000cea:	42a1      	cmp	r1, r4
 8000cec:	46c8      	mov	r8, r9
 8000cee:	46a6      	mov	lr, r4
 8000cf0:	d356      	bcc.n	8000da0 <__udivmoddi4+0x2a4>
 8000cf2:	d053      	beq.n	8000d9c <__udivmoddi4+0x2a0>
 8000cf4:	b15d      	cbz	r5, 8000d0e <__udivmoddi4+0x212>
 8000cf6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cfa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cfe:	fa01 f707 	lsl.w	r7, r1, r7
 8000d02:	fa22 f306 	lsr.w	r3, r2, r6
 8000d06:	40f1      	lsrs	r1, r6
 8000d08:	431f      	orrs	r7, r3
 8000d0a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d0e:	2600      	movs	r6, #0
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	f1c2 0320 	rsb	r3, r2, #32
 8000d1a:	40d8      	lsrs	r0, r3
 8000d1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d20:	fa21 f303 	lsr.w	r3, r1, r3
 8000d24:	4091      	lsls	r1, r2
 8000d26:	4301      	orrs	r1, r0
 8000d28:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2c:	fa1f fe8c 	uxth.w	lr, ip
 8000d30:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d34:	fb07 3610 	mls	r6, r7, r0, r3
 8000d38:	0c0b      	lsrs	r3, r1, #16
 8000d3a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d3e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d42:	429e      	cmp	r6, r3
 8000d44:	fa04 f402 	lsl.w	r4, r4, r2
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x260>
 8000d4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d52:	d22f      	bcs.n	8000db4 <__udivmoddi4+0x2b8>
 8000d54:	429e      	cmp	r6, r3
 8000d56:	d92d      	bls.n	8000db4 <__udivmoddi4+0x2b8>
 8000d58:	3802      	subs	r0, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	b289      	uxth	r1, r1
 8000d60:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d64:	fb07 3316 	mls	r3, r7, r6, r3
 8000d68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x28a>
 8000d74:	eb1c 0101 	adds.w	r1, ip, r1
 8000d78:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d7c:	d216      	bcs.n	8000dac <__udivmoddi4+0x2b0>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d914      	bls.n	8000dac <__udivmoddi4+0x2b0>
 8000d82:	3e02      	subs	r6, #2
 8000d84:	4461      	add	r1, ip
 8000d86:	1ac9      	subs	r1, r1, r3
 8000d88:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d8c:	e738      	b.n	8000c00 <__udivmoddi4+0x104>
 8000d8e:	462e      	mov	r6, r5
 8000d90:	4628      	mov	r0, r5
 8000d92:	e705      	b.n	8000ba0 <__udivmoddi4+0xa4>
 8000d94:	4606      	mov	r6, r0
 8000d96:	e6e3      	b.n	8000b60 <__udivmoddi4+0x64>
 8000d98:	4618      	mov	r0, r3
 8000d9a:	e6f8      	b.n	8000b8e <__udivmoddi4+0x92>
 8000d9c:	454b      	cmp	r3, r9
 8000d9e:	d2a9      	bcs.n	8000cf4 <__udivmoddi4+0x1f8>
 8000da0:	ebb9 0802 	subs.w	r8, r9, r2
 8000da4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000da8:	3801      	subs	r0, #1
 8000daa:	e7a3      	b.n	8000cf4 <__udivmoddi4+0x1f8>
 8000dac:	4646      	mov	r6, r8
 8000dae:	e7ea      	b.n	8000d86 <__udivmoddi4+0x28a>
 8000db0:	4620      	mov	r0, r4
 8000db2:	e794      	b.n	8000cde <__udivmoddi4+0x1e2>
 8000db4:	4640      	mov	r0, r8
 8000db6:	e7d1      	b.n	8000d5c <__udivmoddi4+0x260>
 8000db8:	46d0      	mov	r8, sl
 8000dba:	e77b      	b.n	8000cb4 <__udivmoddi4+0x1b8>
 8000dbc:	3b02      	subs	r3, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	e732      	b.n	8000c28 <__udivmoddi4+0x12c>
 8000dc2:	4630      	mov	r0, r6
 8000dc4:	e709      	b.n	8000bda <__udivmoddi4+0xde>
 8000dc6:	4464      	add	r4, ip
 8000dc8:	3802      	subs	r0, #2
 8000dca:	e742      	b.n	8000c52 <__udivmoddi4+0x156>

08000dcc <__aeabi_idiv0>:
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	4a07      	ldr	r2, [pc, #28]	; (8000dfc <vApplicationGetIdleTaskMemory+0x2c>)
 8000de0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	4a06      	ldr	r2, [pc, #24]	; (8000e00 <vApplicationGetIdleTaskMemory+0x30>)
 8000de6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2280      	movs	r2, #128	; 0x80
 8000dec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000dee:	bf00      	nop
 8000df0:	3714      	adds	r7, #20
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	200000e4 	.word	0x200000e4
 8000e00:	20000198 	.word	0x20000198
 8000e04:	00000000 	.word	0x00000000

08000e08 <Pid_cal>:

/* USER CODE BEGIN PFP */

/*G�?i trong  HAL_TIM_PeriodElapsedCallback*/
double alpha;
void Pid_cal(){
 8000e08:	b5b0      	push	{r4, r5, r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	e2 = goc_target2 - goc_hientai;
 8000e0c:	4b96      	ldr	r3, [pc, #600]	; (8001068 <Pid_cal+0x260>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4b96      	ldr	r3, [pc, #600]	; (800106c <Pid_cal+0x264>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	4a96      	ldr	r2, [pc, #600]	; (8001070 <Pid_cal+0x268>)
 8000e18:	6013      	str	r3, [r2, #0]
	if(goc_target2>=0){
 8000e1a:	4b93      	ldr	r3, [pc, #588]	; (8001068 <Pid_cal+0x260>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	db1d      	blt.n	8000e5e <Pid_cal+0x56>
		if((e2<goc_target2*(1/3)))
 8000e22:	4b93      	ldr	r3, [pc, #588]	; (8001070 <Pid_cal+0x268>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	da0c      	bge.n	8000e44 <Pid_cal+0x3c>
			{alpha = 0.09;
 8000e2a:	4992      	ldr	r1, [pc, #584]	; (8001074 <Pid_cal+0x26c>)
 8000e2c:	a384      	add	r3, pc, #528	; (adr r3, 8001040 <Pid_cal+0x238>)
 8000e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e32:	e9c1 2300 	strd	r2, r3, [r1]
			kp2 = 0.075;}
 8000e36:	4990      	ldr	r1, [pc, #576]	; (8001078 <Pid_cal+0x270>)
 8000e38:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8000e3c:	4b8f      	ldr	r3, [pc, #572]	; (800107c <Pid_cal+0x274>)
 8000e3e:	e9c1 2300 	strd	r2, r3, [r1]
 8000e42:	e029      	b.n	8000e98 <Pid_cal+0x90>
		else {
		alpha = 0.8;
 8000e44:	498b      	ldr	r1, [pc, #556]	; (8001074 <Pid_cal+0x26c>)
 8000e46:	a380      	add	r3, pc, #512	; (adr r3, 8001048 <Pid_cal+0x240>)
 8000e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e4c:	e9c1 2300 	strd	r2, r3, [r1]
		kp2 = 0.5;}
 8000e50:	4989      	ldr	r1, [pc, #548]	; (8001078 <Pid_cal+0x270>)
 8000e52:	f04f 0200 	mov.w	r2, #0
 8000e56:	4b8a      	ldr	r3, [pc, #552]	; (8001080 <Pid_cal+0x278>)
 8000e58:	e9c1 2300 	strd	r2, r3, [r1]
 8000e5c:	e01c      	b.n	8000e98 <Pid_cal+0x90>
	}else{
		if((e2>goc_target2*(1/3)))
 8000e5e:	4b84      	ldr	r3, [pc, #528]	; (8001070 <Pid_cal+0x268>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	dd0c      	ble.n	8000e80 <Pid_cal+0x78>
					{alpha = 0.09;
 8000e66:	4983      	ldr	r1, [pc, #524]	; (8001074 <Pid_cal+0x26c>)
 8000e68:	a375      	add	r3, pc, #468	; (adr r3, 8001040 <Pid_cal+0x238>)
 8000e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e6e:	e9c1 2300 	strd	r2, r3, [r1]
				kp2 = 0.075;}
 8000e72:	4981      	ldr	r1, [pc, #516]	; (8001078 <Pid_cal+0x270>)
 8000e74:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8000e78:	4b80      	ldr	r3, [pc, #512]	; (800107c <Pid_cal+0x274>)
 8000e7a:	e9c1 2300 	strd	r2, r3, [r1]
 8000e7e:	e00b      	b.n	8000e98 <Pid_cal+0x90>
				else {
				alpha = 0.8;
 8000e80:	497c      	ldr	r1, [pc, #496]	; (8001074 <Pid_cal+0x26c>)
 8000e82:	a371      	add	r3, pc, #452	; (adr r3, 8001048 <Pid_cal+0x240>)
 8000e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e88:	e9c1 2300 	strd	r2, r3, [r1]
				kp2 = 0.05;}
 8000e8c:	497a      	ldr	r1, [pc, #488]	; (8001078 <Pid_cal+0x270>)
 8000e8e:	a370      	add	r3, pc, #448	; (adr r3, 8001050 <Pid_cal+0x248>)
 8000e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e94:	e9c1 2300 	strd	r2, r3, [r1]
	}

	    up2 = kp2*e2;
 8000e98:	4b75      	ldr	r3, [pc, #468]	; (8001070 <Pid_cal+0x268>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff fae9 	bl	8000474 <__aeabi_i2d>
 8000ea2:	4b75      	ldr	r3, [pc, #468]	; (8001078 <Pid_cal+0x270>)
 8000ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea8:	f7ff fb4e 	bl	8000548 <__aeabi_dmul>
 8000eac:	4602      	mov	r2, r0
 8000eae:	460b      	mov	r3, r1
 8000eb0:	4974      	ldr	r1, [pc, #464]	; (8001084 <Pid_cal+0x27c>)
 8000eb2:	e9c1 2300 	strd	r2, r3, [r1]
		ud2 = kd2*(e2 - pre_e2)/0.002;
 8000eb6:	4b6e      	ldr	r3, [pc, #440]	; (8001070 <Pid_cal+0x268>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fada 	bl	8000474 <__aeabi_i2d>
 8000ec0:	4b71      	ldr	r3, [pc, #452]	; (8001088 <Pid_cal+0x280>)
 8000ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec6:	f7ff f987 	bl	80001d8 <__aeabi_dsub>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	460b      	mov	r3, r1
 8000ece:	4610      	mov	r0, r2
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4b6e      	ldr	r3, [pc, #440]	; (800108c <Pid_cal+0x284>)
 8000ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ed8:	f7ff fb36 	bl	8000548 <__aeabi_dmul>
 8000edc:	4602      	mov	r2, r0
 8000ede:	460b      	mov	r3, r1
 8000ee0:	4610      	mov	r0, r2
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	a35c      	add	r3, pc, #368	; (adr r3, 8001058 <Pid_cal+0x250>)
 8000ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eea:	f7ff fc57 	bl	800079c <__aeabi_ddiv>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	4967      	ldr	r1, [pc, #412]	; (8001090 <Pid_cal+0x288>)
 8000ef4:	e9c1 2300 	strd	r2, r3, [r1]
//		ui2 = ui_p2 + ki2*e2*0.001;
		udf2 = (1-alpha)*uf2_p+alpha*ud2;
 8000ef8:	4b5e      	ldr	r3, [pc, #376]	; (8001074 <Pid_cal+0x26c>)
 8000efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000efe:	f04f 0000 	mov.w	r0, #0
 8000f02:	4964      	ldr	r1, [pc, #400]	; (8001094 <Pid_cal+0x28c>)
 8000f04:	f7ff f968 	bl	80001d8 <__aeabi_dsub>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4b61      	ldr	r3, [pc, #388]	; (8001098 <Pid_cal+0x290>)
 8000f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f16:	f7ff fb17 	bl	8000548 <__aeabi_dmul>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	4614      	mov	r4, r2
 8000f20:	461d      	mov	r5, r3
 8000f22:	4b54      	ldr	r3, [pc, #336]	; (8001074 <Pid_cal+0x26c>)
 8000f24:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f28:	4b59      	ldr	r3, [pc, #356]	; (8001090 <Pid_cal+0x288>)
 8000f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f2e:	f7ff fb0b 	bl	8000548 <__aeabi_dmul>
 8000f32:	4602      	mov	r2, r0
 8000f34:	460b      	mov	r3, r1
 8000f36:	4620      	mov	r0, r4
 8000f38:	4629      	mov	r1, r5
 8000f3a:	f7ff f94f 	bl	80001dc <__adddf3>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	460b      	mov	r3, r1
 8000f42:	4956      	ldr	r1, [pc, #344]	; (800109c <Pid_cal+0x294>)
 8000f44:	e9c1 2300 	strd	r2, r3, [r1]

//		if(ui2>8)ui2=8;
//		else if(ui2<-8)ui2=-8;


		pre_e2 = e2;
 8000f48:	4b49      	ldr	r3, [pc, #292]	; (8001070 <Pid_cal+0x268>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fa91 	bl	8000474 <__aeabi_i2d>
 8000f52:	4602      	mov	r2, r0
 8000f54:	460b      	mov	r3, r1
 8000f56:	494c      	ldr	r1, [pc, #304]	; (8001088 <Pid_cal+0x280>)
 8000f58:	e9c1 2300 	strd	r2, r3, [r1]
		uf2_p = udf2;
 8000f5c:	4b4f      	ldr	r3, [pc, #316]	; (800109c <Pid_cal+0x294>)
 8000f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f62:	494d      	ldr	r1, [pc, #308]	; (8001098 <Pid_cal+0x290>)
 8000f64:	e9c1 2300 	strd	r2, r3, [r1]
//		ui_p2 = ui2;

		if (u2>0)dir2=1;
 8000f68:	4b4d      	ldr	r3, [pc, #308]	; (80010a0 <Pid_cal+0x298>)
 8000f6a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f6e:	f04f 0200 	mov.w	r2, #0
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	f7ff fd77 	bl	8000a68 <__aeabi_dcmpgt>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d003      	beq.n	8000f88 <Pid_cal+0x180>
 8000f80:	4b48      	ldr	r3, [pc, #288]	; (80010a4 <Pid_cal+0x29c>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	e00f      	b.n	8000fa8 <Pid_cal+0x1a0>
		else if (u2<0)dir2 = -1;
 8000f88:	4b45      	ldr	r3, [pc, #276]	; (80010a0 <Pid_cal+0x298>)
 8000f8a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f8e:	f04f 0200 	mov.w	r2, #0
 8000f92:	f04f 0300 	mov.w	r3, #0
 8000f96:	f7ff fd49 	bl	8000a2c <__aeabi_dcmplt>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d003      	beq.n	8000fa8 <Pid_cal+0x1a0>
 8000fa0:	4b40      	ldr	r3, [pc, #256]	; (80010a4 <Pid_cal+0x29c>)
 8000fa2:	f04f 32ff 	mov.w	r2, #4294967295
 8000fa6:	601a      	str	r2, [r3, #0]
		u2 = up2 + udf2;
 8000fa8:	4b36      	ldr	r3, [pc, #216]	; (8001084 <Pid_cal+0x27c>)
 8000faa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fae:	4b3b      	ldr	r3, [pc, #236]	; (800109c <Pid_cal+0x294>)
 8000fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb4:	f7ff f912 	bl	80001dc <__adddf3>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	4938      	ldr	r1, [pc, #224]	; (80010a0 <Pid_cal+0x298>)
 8000fbe:	e9c1 2300 	strd	r2, r3, [r1]
		if (u2> 300)u2 =300;//180
 8000fc2:	4b37      	ldr	r3, [pc, #220]	; (80010a0 <Pid_cal+0x298>)
 8000fc4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fc8:	a325      	add	r3, pc, #148	; (adr r3, 8001060 <Pid_cal+0x258>)
 8000fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fce:	f7ff fd4b 	bl	8000a68 <__aeabi_dcmpgt>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d006      	beq.n	8000fe6 <Pid_cal+0x1de>
 8000fd8:	4931      	ldr	r1, [pc, #196]	; (80010a0 <Pid_cal+0x298>)
 8000fda:	a321      	add	r3, pc, #132	; (adr r3, 8001060 <Pid_cal+0x258>)
 8000fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe0:	e9c1 2300 	strd	r2, r3, [r1]
 8000fe4:	e010      	b.n	8001008 <Pid_cal+0x200>
		else if (u2<-300)u2=-300;//-180
 8000fe6:	4b2e      	ldr	r3, [pc, #184]	; (80010a0 <Pid_cal+0x298>)
 8000fe8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fec:	f04f 0200 	mov.w	r2, #0
 8000ff0:	4b2d      	ldr	r3, [pc, #180]	; (80010a8 <Pid_cal+0x2a0>)
 8000ff2:	f7ff fd1b 	bl	8000a2c <__aeabi_dcmplt>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d005      	beq.n	8001008 <Pid_cal+0x200>
 8000ffc:	4928      	ldr	r1, [pc, #160]	; (80010a0 <Pid_cal+0x298>)
 8000ffe:	f04f 0200 	mov.w	r2, #0
 8001002:	4b29      	ldr	r3, [pc, #164]	; (80010a8 <Pid_cal+0x2a0>)
 8001004:	e9c1 2300 	strd	r2, r3, [r1]
		pwm = abs(u2);
 8001008:	4b25      	ldr	r3, [pc, #148]	; (80010a0 <Pid_cal+0x298>)
 800100a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100e:	4610      	mov	r0, r2
 8001010:	4619      	mov	r1, r3
 8001012:	f7ff fd33 	bl	8000a7c <__aeabi_d2iz>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	bfb8      	it	lt
 800101c:	425b      	neglt	r3, r3
 800101e:	b29a      	uxth	r2, r3
 8001020:	4b22      	ldr	r3, [pc, #136]	; (80010ac <Pid_cal+0x2a4>)
 8001022:	801a      	strh	r2, [r3, #0]
		if((pwm < 10)&&(e2!=0)){//85
 8001024:	4b21      	ldr	r3, [pc, #132]	; (80010ac <Pid_cal+0x2a4>)
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	2b09      	cmp	r3, #9
 800102a:	d806      	bhi.n	800103a <Pid_cal+0x232>
 800102c:	4b10      	ldr	r3, [pc, #64]	; (8001070 <Pid_cal+0x268>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d002      	beq.n	800103a <Pid_cal+0x232>
			pwm = 10;
 8001034:	4b1d      	ldr	r3, [pc, #116]	; (80010ac <Pid_cal+0x2a4>)
 8001036:	220a      	movs	r2, #10
 8001038:	801a      	strh	r2, [r3, #0]
		}
}
 800103a:	bf00      	nop
 800103c:	bdb0      	pop	{r4, r5, r7, pc}
 800103e:	bf00      	nop
 8001040:	70a3d70a 	.word	0x70a3d70a
 8001044:	3fb70a3d 	.word	0x3fb70a3d
 8001048:	9999999a 	.word	0x9999999a
 800104c:	3fe99999 	.word	0x3fe99999
 8001050:	9999999a 	.word	0x9999999a
 8001054:	3fa99999 	.word	0x3fa99999
 8001058:	d2f1a9fc 	.word	0xd2f1a9fc
 800105c:	3f60624d 	.word	0x3f60624d
 8001060:	00000000 	.word	0x00000000
 8001064:	4072c000 	.word	0x4072c000
 8001068:	2000064c 	.word	0x2000064c
 800106c:	2000063c 	.word	0x2000063c
 8001070:	20000654 	.word	0x20000654
 8001074:	20000690 	.word	0x20000690
 8001078:	20000000 	.word	0x20000000
 800107c:	3fb33333 	.word	0x3fb33333
 8001080:	3fe00000 	.word	0x3fe00000
 8001084:	20000660 	.word	0x20000660
 8001088:	20000658 	.word	0x20000658
 800108c:	20000008 	.word	0x20000008
 8001090:	20000668 	.word	0x20000668
 8001094:	3ff00000 	.word	0x3ff00000
 8001098:	20000678 	.word	0x20000678
 800109c:	20000670 	.word	0x20000670
 80010a0:	20000680 	.word	0x20000680
 80010a4:	20000648 	.word	0x20000648
 80010a8:	c072c000 	.word	0xc072c000
 80010ac:	2000068c 	.word	0x2000068c

080010b0 <GetDataCompass>:


char ds[12];
uint8_t uart1_ds, ds_ind, ds_cnt, ds_flg;

void GetDataCompass(){
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
	GocRobot = ds[1] - 48;
 80010b6:	4b1d      	ldr	r3, [pc, #116]	; (800112c <GetDataCompass+0x7c>)
 80010b8:	785b      	ldrb	r3, [r3, #1]
 80010ba:	3b30      	subs	r3, #48	; 0x30
 80010bc:	4a1c      	ldr	r2, [pc, #112]	; (8001130 <GetDataCompass+0x80>)
 80010be:	6013      	str	r3, [r2, #0]
	int x = 2;
 80010c0:	2302      	movs	r3, #2
 80010c2:	607b      	str	r3, [r7, #4]
	while((ds[x] >= 48) && (ds[x] <= 57)){
 80010c4:	e016      	b.n	80010f4 <GetDataCompass+0x44>
		GocRobot = GocRobot * 10;
 80010c6:	4b1a      	ldr	r3, [pc, #104]	; (8001130 <GetDataCompass+0x80>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	4613      	mov	r3, r2
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	4413      	add	r3, r2
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	461a      	mov	r2, r3
 80010d4:	4b16      	ldr	r3, [pc, #88]	; (8001130 <GetDataCompass+0x80>)
 80010d6:	601a      	str	r2, [r3, #0]
		GocRobot += ds[x] -48;
 80010d8:	4a14      	ldr	r2, [pc, #80]	; (800112c <GetDataCompass+0x7c>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4413      	add	r3, r2
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80010e4:	4b12      	ldr	r3, [pc, #72]	; (8001130 <GetDataCompass+0x80>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4413      	add	r3, r2
 80010ea:	4a11      	ldr	r2, [pc, #68]	; (8001130 <GetDataCompass+0x80>)
 80010ec:	6013      	str	r3, [r2, #0]
		++x;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	3301      	adds	r3, #1
 80010f2:	607b      	str	r3, [r7, #4]
	while((ds[x] >= 48) && (ds[x] <= 57)){
 80010f4:	4a0d      	ldr	r2, [pc, #52]	; (800112c <GetDataCompass+0x7c>)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4413      	add	r3, r2
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b2f      	cmp	r3, #47	; 0x2f
 80010fe:	d905      	bls.n	800110c <GetDataCompass+0x5c>
 8001100:	4a0a      	ldr	r2, [pc, #40]	; (800112c <GetDataCompass+0x7c>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4413      	add	r3, r2
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b39      	cmp	r3, #57	; 0x39
 800110a:	d9dc      	bls.n	80010c6 <GetDataCompass+0x16>
	}

	if(ds[0] == '-'){
 800110c:	4b07      	ldr	r3, [pc, #28]	; (800112c <GetDataCompass+0x7c>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b2d      	cmp	r3, #45	; 0x2d
 8001112:	d104      	bne.n	800111e <GetDataCompass+0x6e>
		GocRobot = -GocRobot;
 8001114:	4b06      	ldr	r3, [pc, #24]	; (8001130 <GetDataCompass+0x80>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	425b      	negs	r3, r3
 800111a:	4a05      	ldr	r2, [pc, #20]	; (8001130 <GetDataCompass+0x80>)
 800111c:	6013      	str	r3, [r2, #0]
	}
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	200006c0 	.word	0x200006c0
 8001130:	200006b8 	.word	0x200006b8

08001134 <HAL_UART_RxCpltCallback>:

//char UARTRX1_Buffer[17];
//char DataMain[17];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
//	if(huart->Instance == USART1){
//
//	}

	if(huart->Instance == USART2){
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a34      	ldr	r2, [pc, #208]	; (8001214 <HAL_UART_RxCpltCallback+0xe0>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d120      	bne.n	8001188 <HAL_UART_RxCpltCallback+0x54>
//		HAL_UART_Receive_IT(&huart2, (uint8_t*)UARTRX2_Buffer, 10);

		if(uart1_ds != '\n')
 8001146:	4b34      	ldr	r3, [pc, #208]	; (8001218 <HAL_UART_RxCpltCallback+0xe4>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b0a      	cmp	r3, #10
 800114c:	d00b      	beq.n	8001166 <HAL_UART_RxCpltCallback+0x32>
				ds[ds_ind++] = uart1_ds;
 800114e:	4b33      	ldr	r3, [pc, #204]	; (800121c <HAL_UART_RxCpltCallback+0xe8>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	1c5a      	adds	r2, r3, #1
 8001154:	b2d1      	uxtb	r1, r2
 8001156:	4a31      	ldr	r2, [pc, #196]	; (800121c <HAL_UART_RxCpltCallback+0xe8>)
 8001158:	7011      	strb	r1, [r2, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	4b2e      	ldr	r3, [pc, #184]	; (8001218 <HAL_UART_RxCpltCallback+0xe4>)
 800115e:	7819      	ldrb	r1, [r3, #0]
 8001160:	4b2f      	ldr	r3, [pc, #188]	; (8001220 <HAL_UART_RxCpltCallback+0xec>)
 8001162:	5499      	strb	r1, [r3, r2]
 8001164:	e00b      	b.n	800117e <HAL_UART_RxCpltCallback+0x4a>
		else{
				GetDataCompass();
 8001166:	f7ff ffa3 	bl	80010b0 <GetDataCompass>
				ds_cnt = ds_ind;
 800116a:	4b2c      	ldr	r3, [pc, #176]	; (800121c <HAL_UART_RxCpltCallback+0xe8>)
 800116c:	781a      	ldrb	r2, [r3, #0]
 800116e:	4b2d      	ldr	r3, [pc, #180]	; (8001224 <HAL_UART_RxCpltCallback+0xf0>)
 8001170:	701a      	strb	r2, [r3, #0]
				ds_flg = 1;
 8001172:	4b2d      	ldr	r3, [pc, #180]	; (8001228 <HAL_UART_RxCpltCallback+0xf4>)
 8001174:	2201      	movs	r2, #1
 8001176:	701a      	strb	r2, [r3, #0]
				ds_ind = 0;
 8001178:	4b28      	ldr	r3, [pc, #160]	; (800121c <HAL_UART_RxCpltCallback+0xe8>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart2, &uart1_ds, 1);
 800117e:	2201      	movs	r2, #1
 8001180:	4925      	ldr	r1, [pc, #148]	; (8001218 <HAL_UART_RxCpltCallback+0xe4>)
 8001182:	482a      	ldr	r0, [pc, #168]	; (800122c <HAL_UART_RxCpltCallback+0xf8>)
 8001184:	f005 fae7 	bl	8006756 <HAL_UART_Receive_IT>
	}

	if(huart->Instance == USART3){
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a28      	ldr	r2, [pc, #160]	; (8001230 <HAL_UART_RxCpltCallback+0xfc>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d13c      	bne.n	800120c <HAL_UART_RxCpltCallback+0xd8>
		HAL_UART_Receive_IT(&huart3, (uint8_t*)UARTRX3_Buffer, 9);
 8001192:	2209      	movs	r2, #9
 8001194:	4927      	ldr	r1, [pc, #156]	; (8001234 <HAL_UART_RxCpltCallback+0x100>)
 8001196:	4828      	ldr	r0, [pc, #160]	; (8001238 <HAL_UART_RxCpltCallback+0x104>)
 8001198:	f005 fadd 	bl	8006756 <HAL_UART_Receive_IT>
		int ViTriData = -1;
 800119c:	f04f 33ff 	mov.w	r3, #4294967295
 80011a0:	617b      	str	r3, [r7, #20]
		for(int i = 0; i <= 8; ++i){
 80011a2:	2300      	movs	r3, #0
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	e010      	b.n	80011ca <HAL_UART_RxCpltCallback+0x96>
			if((UARTRX3_Buffer[i] == (RFAddress << 1 | 0)) || (UARTRX3_Buffer[i] == (RFAddress << 1 | 1))){
 80011a8:	4a22      	ldr	r2, [pc, #136]	; (8001234 <HAL_UART_RxCpltCallback+0x100>)
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4413      	add	r3, r2
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b94      	cmp	r3, #148	; 0x94
 80011b2:	d005      	beq.n	80011c0 <HAL_UART_RxCpltCallback+0x8c>
 80011b4:	4a1f      	ldr	r2, [pc, #124]	; (8001234 <HAL_UART_RxCpltCallback+0x100>)
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	4413      	add	r3, r2
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b95      	cmp	r3, #149	; 0x95
 80011be:	d101      	bne.n	80011c4 <HAL_UART_RxCpltCallback+0x90>
				ViTriData = i;
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	617b      	str	r3, [r7, #20]
		for(int i = 0; i <= 8; ++i){
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	3301      	adds	r3, #1
 80011c8:	613b      	str	r3, [r7, #16]
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	2b08      	cmp	r3, #8
 80011ce:	ddeb      	ble.n	80011a8 <HAL_UART_RxCpltCallback+0x74>
			}
		}
		if(ViTriData != -1){
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011d6:	d019      	beq.n	800120c <HAL_UART_RxCpltCallback+0xd8>
			int cnt = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	60fb      	str	r3, [r7, #12]
			while(cnt < 9){
 80011dc:	e013      	b.n	8001206 <HAL_UART_RxCpltCallback+0xd2>
				DataTayGame[cnt] = UARTRX3_Buffer[ViTriData];
 80011de:	4a15      	ldr	r2, [pc, #84]	; (8001234 <HAL_UART_RxCpltCallback+0x100>)
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	4413      	add	r3, r2
 80011e4:	7819      	ldrb	r1, [r3, #0]
 80011e6:	4a15      	ldr	r2, [pc, #84]	; (800123c <HAL_UART_RxCpltCallback+0x108>)
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	4413      	add	r3, r2
 80011ec:	460a      	mov	r2, r1
 80011ee:	701a      	strb	r2, [r3, #0]
				++ViTriData;
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	3301      	adds	r3, #1
 80011f4:	617b      	str	r3, [r7, #20]
				if(ViTriData == 9){
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	2b09      	cmp	r3, #9
 80011fa:	d101      	bne.n	8001200 <HAL_UART_RxCpltCallback+0xcc>
					ViTriData = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]
				}
				++cnt;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	3301      	adds	r3, #1
 8001204:	60fb      	str	r3, [r7, #12]
			while(cnt < 9){
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	2b08      	cmp	r3, #8
 800120a:	dde8      	ble.n	80011de <HAL_UART_RxCpltCallback+0xaa>
			}
		}
	}
}
 800120c:	bf00      	nop
 800120e:	3718      	adds	r7, #24
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40004400 	.word	0x40004400
 8001218:	200006cc 	.word	0x200006cc
 800121c:	200006cd 	.word	0x200006cd
 8001220:	200006c0 	.word	0x200006c0
 8001224:	200006ce 	.word	0x200006ce
 8001228:	200006cf 	.word	0x200006cf
 800122c:	200005a0 	.word	0x200005a0
 8001230:	40004800 	.word	0x40004800
 8001234:	200006a0 	.word	0x200006a0
 8001238:	200005e4 	.word	0x200005e4
 800123c:	200006ac 	.word	0x200006ac

08001240 <ControlDriver>:


uint8_t UART1TxData[17];
/*Hàm truy�?n data xuống cho các board driver*/
int ControlDriver(uint8_t Mode1, int Dir1, uint16_t Speed1, uint16_t Rotate1, uint8_t Mode2, int Dir2, uint16_t Speed2, uint16_t Rotate2, uint8_t Mode3, int Dir3, uint16_t Speed3, uint16_t Rotate3){
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	60b9      	str	r1, [r7, #8]
 8001248:	4611      	mov	r1, r2
 800124a:	461a      	mov	r2, r3
 800124c:	4603      	mov	r3, r0
 800124e:	73fb      	strb	r3, [r7, #15]
 8001250:	460b      	mov	r3, r1
 8001252:	81bb      	strh	r3, [r7, #12]
 8001254:	4613      	mov	r3, r2
 8001256:	80fb      	strh	r3, [r7, #6]
	UART1TxData[0] = 149;
 8001258:	4b57      	ldr	r3, [pc, #348]	; (80013b8 <ControlDriver+0x178>)
 800125a:	2295      	movs	r2, #149	; 0x95
 800125c:	701a      	strb	r2, [r3, #0]

	if(Dir1 == -1){
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001264:	d108      	bne.n	8001278 <ControlDriver+0x38>
		UART1TxData[1] = (Mode1 & 3) << 1;
 8001266:	7bfb      	ldrb	r3, [r7, #15]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	b2db      	uxtb	r3, r3
 800126c:	f003 0306 	and.w	r3, r3, #6
 8001270:	b2da      	uxtb	r2, r3
 8001272:	4b51      	ldr	r3, [pc, #324]	; (80013b8 <ControlDriver+0x178>)
 8001274:	705a      	strb	r2, [r3, #1]
 8001276:	e00e      	b.n	8001296 <ControlDriver+0x56>
	}
	else if(Dir1 == 1){
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d10b      	bne.n	8001296 <ControlDriver+0x56>
		UART1TxData[1] = (Mode1 & 3) << 1 | 1;
 800127e:	7bfb      	ldrb	r3, [r7, #15]
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	b25b      	sxtb	r3, r3
 8001284:	f003 0306 	and.w	r3, r3, #6
 8001288:	b25b      	sxtb	r3, r3
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	b25b      	sxtb	r3, r3
 8001290:	b2da      	uxtb	r2, r3
 8001292:	4b49      	ldr	r3, [pc, #292]	; (80013b8 <ControlDriver+0x178>)
 8001294:	705a      	strb	r2, [r3, #1]
	}

	UART1TxData[2] = Speed1 >> 8;
 8001296:	89bb      	ldrh	r3, [r7, #12]
 8001298:	0a1b      	lsrs	r3, r3, #8
 800129a:	b29b      	uxth	r3, r3
 800129c:	b2da      	uxtb	r2, r3
 800129e:	4b46      	ldr	r3, [pc, #280]	; (80013b8 <ControlDriver+0x178>)
 80012a0:	709a      	strb	r2, [r3, #2]
	UART1TxData[3] = Speed1;
 80012a2:	89bb      	ldrh	r3, [r7, #12]
 80012a4:	b2da      	uxtb	r2, r3
 80012a6:	4b44      	ldr	r3, [pc, #272]	; (80013b8 <ControlDriver+0x178>)
 80012a8:	70da      	strb	r2, [r3, #3]

	UART1TxData[4] = Rotate1 >> 8;
 80012aa:	88fb      	ldrh	r3, [r7, #6]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	4b41      	ldr	r3, [pc, #260]	; (80013b8 <ControlDriver+0x178>)
 80012b4:	711a      	strb	r2, [r3, #4]
	UART1TxData[5] = Rotate1;
 80012b6:	88fb      	ldrh	r3, [r7, #6]
 80012b8:	b2da      	uxtb	r2, r3
 80012ba:	4b3f      	ldr	r3, [pc, #252]	; (80013b8 <ControlDriver+0x178>)
 80012bc:	715a      	strb	r2, [r3, #5]

	if(Dir2 == -1){
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012c4:	d108      	bne.n	80012d8 <ControlDriver+0x98>
		UART1TxData[6] = (Mode2 & 3) << 1;
 80012c6:	7e3b      	ldrb	r3, [r7, #24]
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	f003 0306 	and.w	r3, r3, #6
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	4b39      	ldr	r3, [pc, #228]	; (80013b8 <ControlDriver+0x178>)
 80012d4:	719a      	strb	r2, [r3, #6]
 80012d6:	e00e      	b.n	80012f6 <ControlDriver+0xb6>
	}
	else if(Dir2 == 1){
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d10b      	bne.n	80012f6 <ControlDriver+0xb6>
		UART1TxData[6] = (Mode2 & 3) << 1 | 1;
 80012de:	7e3b      	ldrb	r3, [r7, #24]
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	b25b      	sxtb	r3, r3
 80012e4:	f003 0306 	and.w	r3, r3, #6
 80012e8:	b25b      	sxtb	r3, r3
 80012ea:	f043 0301 	orr.w	r3, r3, #1
 80012ee:	b25b      	sxtb	r3, r3
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	4b31      	ldr	r3, [pc, #196]	; (80013b8 <ControlDriver+0x178>)
 80012f4:	719a      	strb	r2, [r3, #6]
	}

	UART1TxData[7] = Speed2 >> 8;
 80012f6:	8c3b      	ldrh	r3, [r7, #32]
 80012f8:	0a1b      	lsrs	r3, r3, #8
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	4b2e      	ldr	r3, [pc, #184]	; (80013b8 <ControlDriver+0x178>)
 8001300:	71da      	strb	r2, [r3, #7]
	UART1TxData[8] = Speed2;
 8001302:	8c3b      	ldrh	r3, [r7, #32]
 8001304:	b2da      	uxtb	r2, r3
 8001306:	4b2c      	ldr	r3, [pc, #176]	; (80013b8 <ControlDriver+0x178>)
 8001308:	721a      	strb	r2, [r3, #8]

	UART1TxData[9] = Rotate2 >> 8;
 800130a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800130c:	0a1b      	lsrs	r3, r3, #8
 800130e:	b29b      	uxth	r3, r3
 8001310:	b2da      	uxtb	r2, r3
 8001312:	4b29      	ldr	r3, [pc, #164]	; (80013b8 <ControlDriver+0x178>)
 8001314:	725a      	strb	r2, [r3, #9]
	UART1TxData[10] = Rotate2;
 8001316:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001318:	b2da      	uxtb	r2, r3
 800131a:	4b27      	ldr	r3, [pc, #156]	; (80013b8 <ControlDriver+0x178>)
 800131c:	729a      	strb	r2, [r3, #10]

	if(Dir3 == -1){
 800131e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001324:	d109      	bne.n	800133a <ControlDriver+0xfa>
		UART1TxData[11] = (Mode3 & 3) << 1;
 8001326:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	b2db      	uxtb	r3, r3
 800132e:	f003 0306 	and.w	r3, r3, #6
 8001332:	b2da      	uxtb	r2, r3
 8001334:	4b20      	ldr	r3, [pc, #128]	; (80013b8 <ControlDriver+0x178>)
 8001336:	72da      	strb	r2, [r3, #11]
 8001338:	e00f      	b.n	800135a <ControlDriver+0x11a>
	}
	else if(Dir3 == 1){
 800133a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800133c:	2b01      	cmp	r3, #1
 800133e:	d10c      	bne.n	800135a <ControlDriver+0x11a>
		UART1TxData[11] = (Mode3 & 3) << 1 | 1;
 8001340:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	b25b      	sxtb	r3, r3
 8001348:	f003 0306 	and.w	r3, r3, #6
 800134c:	b25b      	sxtb	r3, r3
 800134e:	f043 0301 	orr.w	r3, r3, #1
 8001352:	b25b      	sxtb	r3, r3
 8001354:	b2da      	uxtb	r2, r3
 8001356:	4b18      	ldr	r3, [pc, #96]	; (80013b8 <ControlDriver+0x178>)
 8001358:	72da      	strb	r2, [r3, #11]
	}

	UART1TxData[12] = Speed3 >> 8;
 800135a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800135c:	0a1b      	lsrs	r3, r3, #8
 800135e:	b29b      	uxth	r3, r3
 8001360:	b2da      	uxtb	r2, r3
 8001362:	4b15      	ldr	r3, [pc, #84]	; (80013b8 <ControlDriver+0x178>)
 8001364:	731a      	strb	r2, [r3, #12]
	UART1TxData[13] = Speed3;
 8001366:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <ControlDriver+0x178>)
 800136c:	735a      	strb	r2, [r3, #13]

	UART1TxData[14] = Rotate3 >> 8;
 800136e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001370:	0a1b      	lsrs	r3, r3, #8
 8001372:	b29b      	uxth	r3, r3
 8001374:	b2da      	uxtb	r2, r3
 8001376:	4b10      	ldr	r3, [pc, #64]	; (80013b8 <ControlDriver+0x178>)
 8001378:	739a      	strb	r2, [r3, #14]
	UART1TxData[15] = Rotate3;
 800137a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800137c:	b2da      	uxtb	r2, r3
 800137e:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <ControlDriver+0x178>)
 8001380:	73da      	strb	r2, [r3, #15]

	UART1TxData[16] = 10;
 8001382:	4b0d      	ldr	r3, [pc, #52]	; (80013b8 <ControlDriver+0x178>)
 8001384:	220a      	movs	r2, #10
 8001386:	741a      	strb	r2, [r3, #16]

	if(HAL_UART_Transmit(&huart1, (uint8_t *) UART1TxData, 17, 1000) != HAL_OK){
 8001388:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800138c:	2211      	movs	r2, #17
 800138e:	490a      	ldr	r1, [pc, #40]	; (80013b8 <ControlDriver+0x178>)
 8001390:	480a      	ldr	r0, [pc, #40]	; (80013bc <ControlDriver+0x17c>)
 8001392:	f005 f94e 	bl	8006632 <HAL_UART_Transmit>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d004      	beq.n	80013a6 <ControlDriver+0x166>
		osDelay(1);
 800139c:	2001      	movs	r0, #1
 800139e:	f006 f9de 	bl	800775e <osDelay>
		return 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	e003      	b.n	80013ae <ControlDriver+0x16e>
	}
	osDelay(1);
 80013a6:	2001      	movs	r0, #1
 80013a8:	f006 f9d9 	bl	800775e <osDelay>
	return 1;
 80013ac:	2301      	movs	r3, #1
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200006d0 	.word	0x200006d0
 80013bc:	2000055c 	.word	0x2000055c

080013c0 <ControlGun>:
//#define YeuCauBanCotS1 24
//
//int ChoPhepBan, ModeBan;

uint8_t DataGun[3];
int ControlGun(uint8_t Mode){
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	71fb      	strb	r3, [r7, #7]
	DataGun[0] = 149;
 80013ca:	4b10      	ldr	r3, [pc, #64]	; (800140c <ControlGun+0x4c>)
 80013cc:	2295      	movs	r2, #149	; 0x95
 80013ce:	701a      	strb	r2, [r3, #0]
	DataGun[1] = Mode;
 80013d0:	4a0e      	ldr	r2, [pc, #56]	; (800140c <ControlGun+0x4c>)
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	7053      	strb	r3, [r2, #1]
	DataGun[2] = 10;
 80013d6:	4b0d      	ldr	r3, [pc, #52]	; (800140c <ControlGun+0x4c>)
 80013d8:	220a      	movs	r2, #10
 80013da:	709a      	strb	r2, [r3, #2]

	if(HAL_UART_Transmit(&huart4, (uint8_t *) DataGun, 3, 1000) != HAL_OK){
 80013dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013e0:	2203      	movs	r2, #3
 80013e2:	490a      	ldr	r1, [pc, #40]	; (800140c <ControlGun+0x4c>)
 80013e4:	480a      	ldr	r0, [pc, #40]	; (8001410 <ControlGun+0x50>)
 80013e6:	f005 f924 	bl	8006632 <HAL_UART_Transmit>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d004      	beq.n	80013fa <ControlGun+0x3a>
		osDelay(1);
 80013f0:	2001      	movs	r0, #1
 80013f2:	f006 f9b4 	bl	800775e <osDelay>
		return 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	e003      	b.n	8001402 <ControlGun+0x42>
	}
	osDelay(1);
 80013fa:	2001      	movs	r0, #1
 80013fc:	f006 f9af 	bl	800775e <osDelay>
	return 1;
 8001400:	2301      	movs	r3, #1
}
 8001402:	4618      	mov	r0, r3
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	200006f8 	.word	0x200006f8
 8001410:	20000518 	.word	0x20000518

08001414 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001414:	b5b0      	push	{r4, r5, r7, lr}
 8001416:	b09c      	sub	sp, #112	; 0x70
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800141a:	f002 f865 	bl	80034e8 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(5000);
 800141e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001422:	f002 f8a3 	bl	800356c <HAL_Delay>
  GocRobot = -999;
 8001426:	4b41      	ldr	r3, [pc, #260]	; (800152c <main+0x118>)
 8001428:	4a41      	ldr	r2, [pc, #260]	; (8001530 <main+0x11c>)
 800142a:	601a      	str	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800142c:	f000 f8a0 	bl	8001570 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001430:	f000 fb58 	bl	8001ae4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001434:	f000 fb36 	bl	8001aa4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001438:	f000 fab4 	bl	80019a4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800143c:	f000 fade 	bl	80019fc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001440:	f000 fb06 	bl	8001a50 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001444:	f000 f950 	bl	80016e8 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001448:	f000 f8fc 	bl	8001644 <MX_ADC1_Init>
  MX_UART4_Init();
 800144c:	f000 fa7e 	bl	800194c <MX_UART4_Init>
  MX_TIM3_Init();
 8001450:	f000 f996 	bl	8001780 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001454:	f000 fa16 	bl	8001884 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001458:	4836      	ldr	r0, [pc, #216]	; (8001534 <main+0x120>)
 800145a:	f004 f8bb 	bl	80055d4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 800145e:	2104      	movs	r1, #4
 8001460:	4835      	ldr	r0, [pc, #212]	; (8001538 <main+0x124>)
 8001462:	f004 f977 	bl	8005754 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 8001466:	2108      	movs	r1, #8
 8001468:	4833      	ldr	r0, [pc, #204]	; (8001538 <main+0x124>)
 800146a:	f004 f973 	bl	8005754 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 800146e:	2104      	movs	r1, #4
 8001470:	4832      	ldr	r0, [pc, #200]	; (800153c <main+0x128>)
 8001472:	f004 f96f 	bl	8005754 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8001476:	2108      	movs	r1, #8
 8001478:	4830      	ldr	r0, [pc, #192]	; (800153c <main+0x128>)
 800147a:	f004 f96b 	bl	8005754 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart2, &uart1_ds, 1);
 800147e:	2201      	movs	r2, #1
 8001480:	492f      	ldr	r1, [pc, #188]	; (8001540 <main+0x12c>)
 8001482:	4830      	ldr	r0, [pc, #192]	; (8001544 <main+0x130>)
 8001484:	f005 f967 	bl	8006756 <HAL_UART_Receive_IT>
  //Uart3 Connect to HC-12
  HAL_UART_Receive_IT(&huart3, (uint8_t*)UARTRX3_Buffer, 9);
 8001488:	2209      	movs	r2, #9
 800148a:	492f      	ldr	r1, [pc, #188]	; (8001548 <main+0x134>)
 800148c:	482f      	ldr	r0, [pc, #188]	; (800154c <main+0x138>)
 800148e:	f005 f962 	bl	8006756 <HAL_UART_Receive_IT>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001492:	4b2f      	ldr	r3, [pc, #188]	; (8001550 <main+0x13c>)
 8001494:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001498:	461d      	mov	r5, r3
 800149a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800149c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800149e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80014a6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80014aa:	2100      	movs	r1, #0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f006 f90a 	bl	80076c6 <osThreadCreate>
 80014b2:	4603      	mov	r3, r0
 80014b4:	4a27      	ldr	r2, [pc, #156]	; (8001554 <main+0x140>)
 80014b6:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, TaskBlinkLed, osPriorityIdle, 0, 128);
 80014b8:	4b27      	ldr	r3, [pc, #156]	; (8001558 <main+0x144>)
 80014ba:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80014be:	461d      	mov	r5, r3
 80014c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 80014cc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014d0:	2100      	movs	r1, #0
 80014d2:	4618      	mov	r0, r3
 80014d4:	f006 f8f7 	bl	80076c6 <osThreadCreate>
 80014d8:	4603      	mov	r3, r0
 80014da:	4a20      	ldr	r2, [pc, #128]	; (800155c <main+0x148>)
 80014dc:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask04 */
  osThreadDef(myTask04, TaskUART, osPriorityNormal, 0, 128);
 80014de:	4b20      	ldr	r3, [pc, #128]	; (8001560 <main+0x14c>)
 80014e0:	f107 041c 	add.w	r4, r7, #28
 80014e4:	461d      	mov	r5, r3
 80014e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask04Handle = osThreadCreate(osThread(myTask04), NULL);
 80014f2:	f107 031c 	add.w	r3, r7, #28
 80014f6:	2100      	movs	r1, #0
 80014f8:	4618      	mov	r0, r3
 80014fa:	f006 f8e4 	bl	80076c6 <osThreadCreate>
 80014fe:	4603      	mov	r3, r0
 8001500:	4a18      	ldr	r2, [pc, #96]	; (8001564 <main+0x150>)
 8001502:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_setting */
  osThreadDef(Task_setting, TaskXoayLaBan, osPriorityAboveNormal, 0, 128);
 8001504:	4b18      	ldr	r3, [pc, #96]	; (8001568 <main+0x154>)
 8001506:	463c      	mov	r4, r7
 8001508:	461d      	mov	r5, r3
 800150a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800150c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800150e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001512:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_settingHandle = osThreadCreate(osThread(Task_setting), NULL);
 8001516:	463b      	mov	r3, r7
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f006 f8d3 	bl	80076c6 <osThreadCreate>
 8001520:	4603      	mov	r3, r0
 8001522:	4a12      	ldr	r2, [pc, #72]	; (800156c <main+0x158>)
 8001524:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001526:	f006 f8c7 	bl	80076b8 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  ControlDriver(0, 0, 0, 0, 0);

  while (1)
 800152a:	e7fe      	b.n	800152a <main+0x116>
 800152c:	200006b8 	.word	0x200006b8
 8001530:	fffffc19 	.word	0xfffffc19
 8001534:	20000440 	.word	0x20000440
 8001538:	20000488 	.word	0x20000488
 800153c:	200004d0 	.word	0x200004d0
 8001540:	200006cc 	.word	0x200006cc
 8001544:	200005a0 	.word	0x200005a0
 8001548:	200006a0 	.word	0x200006a0
 800154c:	200005e4 	.word	0x200005e4
 8001550:	08008da8 	.word	0x08008da8
 8001554:	20000628 	.word	0x20000628
 8001558:	08008dc4 	.word	0x08008dc4
 800155c:	2000062c 	.word	0x2000062c
 8001560:	08008de0 	.word	0x08008de0
 8001564:	20000630 	.word	0x20000630
 8001568:	08008dfc 	.word	0x08008dfc
 800156c:	20000634 	.word	0x20000634

08001570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b094      	sub	sp, #80	; 0x50
 8001574:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001576:	f107 0320 	add.w	r3, r7, #32
 800157a:	2230      	movs	r2, #48	; 0x30
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f007 fb22 	bl	8008bc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001584:	f107 030c 	add.w	r3, r7, #12
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001594:	2300      	movs	r3, #0
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	4b28      	ldr	r3, [pc, #160]	; (800163c <SystemClock_Config+0xcc>)
 800159a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159c:	4a27      	ldr	r2, [pc, #156]	; (800163c <SystemClock_Config+0xcc>)
 800159e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a2:	6413      	str	r3, [r2, #64]	; 0x40
 80015a4:	4b25      	ldr	r3, [pc, #148]	; (800163c <SystemClock_Config+0xcc>)
 80015a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015b0:	2300      	movs	r3, #0
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	4b22      	ldr	r3, [pc, #136]	; (8001640 <SystemClock_Config+0xd0>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a21      	ldr	r2, [pc, #132]	; (8001640 <SystemClock_Config+0xd0>)
 80015ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015be:	6013      	str	r3, [r2, #0]
 80015c0:	4b1f      	ldr	r3, [pc, #124]	; (8001640 <SystemClock_Config+0xd0>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015cc:	2301      	movs	r3, #1
 80015ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015d4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015d6:	2302      	movs	r3, #2
 80015d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015e0:	2304      	movs	r3, #4
 80015e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80015e4:	23a8      	movs	r3, #168	; 0xa8
 80015e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015e8:	2302      	movs	r3, #2
 80015ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015ec:	2304      	movs	r3, #4
 80015ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f0:	f107 0320 	add.w	r3, r7, #32
 80015f4:	4618      	mov	r0, r3
 80015f6:	f003 fad3 	bl	8004ba0 <HAL_RCC_OscConfig>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001600:	f001 fbd4 	bl	8002dac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001604:	230f      	movs	r3, #15
 8001606:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001608:	2302      	movs	r3, #2
 800160a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001610:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001614:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001616:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800161a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800161c:	f107 030c 	add.w	r3, r7, #12
 8001620:	2105      	movs	r1, #5
 8001622:	4618      	mov	r0, r3
 8001624:	f003 fd34 	bl	8005090 <HAL_RCC_ClockConfig>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800162e:	f001 fbbd 	bl	8002dac <Error_Handler>
  }
}
 8001632:	bf00      	nop
 8001634:	3750      	adds	r7, #80	; 0x50
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40023800 	.word	0x40023800
 8001640:	40007000 	.word	0x40007000

08001644 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800164a:	463b      	mov	r3, r7
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001656:	4b21      	ldr	r3, [pc, #132]	; (80016dc <MX_ADC1_Init+0x98>)
 8001658:	4a21      	ldr	r2, [pc, #132]	; (80016e0 <MX_ADC1_Init+0x9c>)
 800165a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800165c:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <MX_ADC1_Init+0x98>)
 800165e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001662:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001664:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <MX_ADC1_Init+0x98>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800166a:	4b1c      	ldr	r3, [pc, #112]	; (80016dc <MX_ADC1_Init+0x98>)
 800166c:	2200      	movs	r2, #0
 800166e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001670:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <MX_ADC1_Init+0x98>)
 8001672:	2200      	movs	r2, #0
 8001674:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001676:	4b19      	ldr	r3, [pc, #100]	; (80016dc <MX_ADC1_Init+0x98>)
 8001678:	2200      	movs	r2, #0
 800167a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800167e:	4b17      	ldr	r3, [pc, #92]	; (80016dc <MX_ADC1_Init+0x98>)
 8001680:	2200      	movs	r2, #0
 8001682:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001684:	4b15      	ldr	r3, [pc, #84]	; (80016dc <MX_ADC1_Init+0x98>)
 8001686:	4a17      	ldr	r2, [pc, #92]	; (80016e4 <MX_ADC1_Init+0xa0>)
 8001688:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800168a:	4b14      	ldr	r3, [pc, #80]	; (80016dc <MX_ADC1_Init+0x98>)
 800168c:	2200      	movs	r2, #0
 800168e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001690:	4b12      	ldr	r3, [pc, #72]	; (80016dc <MX_ADC1_Init+0x98>)
 8001692:	2201      	movs	r2, #1
 8001694:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <MX_ADC1_Init+0x98>)
 8001698:	2200      	movs	r2, #0
 800169a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800169e:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <MX_ADC1_Init+0x98>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016a4:	480d      	ldr	r0, [pc, #52]	; (80016dc <MX_ADC1_Init+0x98>)
 80016a6:	f001 ff85 	bl	80035b4 <HAL_ADC_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016b0:	f001 fb7c 	bl	8002dac <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80016b4:	2306      	movs	r3, #6
 80016b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80016bc:	2307      	movs	r3, #7
 80016be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016c0:	463b      	mov	r3, r7
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_ADC1_Init+0x98>)
 80016c6:	f002 f8e7 	bl	8003898 <HAL_ADC_ConfigChannel>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016d0:	f001 fb6c 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20000398 	.word	0x20000398
 80016e0:	40012000 	.word	0x40012000
 80016e4:	0f000001 	.word	0x0f000001

080016e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ee:	f107 0308 	add.w	r3, r7, #8
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016fc:	463b      	mov	r3, r7
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001704:	4b1d      	ldr	r3, [pc, #116]	; (800177c <MX_TIM2_Init+0x94>)
 8001706:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800170a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 800170c:	4b1b      	ldr	r3, [pc, #108]	; (800177c <MX_TIM2_Init+0x94>)
 800170e:	2253      	movs	r2, #83	; 0x53
 8001710:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001712:	4b1a      	ldr	r3, [pc, #104]	; (800177c <MX_TIM2_Init+0x94>)
 8001714:	2200      	movs	r2, #0
 8001716:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001718:	4b18      	ldr	r3, [pc, #96]	; (800177c <MX_TIM2_Init+0x94>)
 800171a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800171e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001720:	4b16      	ldr	r3, [pc, #88]	; (800177c <MX_TIM2_Init+0x94>)
 8001722:	2200      	movs	r2, #0
 8001724:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001726:	4b15      	ldr	r3, [pc, #84]	; (800177c <MX_TIM2_Init+0x94>)
 8001728:	2200      	movs	r2, #0
 800172a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800172c:	4813      	ldr	r0, [pc, #76]	; (800177c <MX_TIM2_Init+0x94>)
 800172e:	f003 ff01 	bl	8005534 <HAL_TIM_Base_Init>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001738:	f001 fb38 	bl	8002dac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800173c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001740:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001742:	f107 0308 	add.w	r3, r7, #8
 8001746:	4619      	mov	r1, r3
 8001748:	480c      	ldr	r0, [pc, #48]	; (800177c <MX_TIM2_Init+0x94>)
 800174a:	f004 fa95 	bl	8005c78 <HAL_TIM_ConfigClockSource>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001754:	f001 fb2a 	bl	8002dac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001758:	2300      	movs	r3, #0
 800175a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800175c:	2300      	movs	r3, #0
 800175e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001760:	463b      	mov	r3, r7
 8001762:	4619      	mov	r1, r3
 8001764:	4805      	ldr	r0, [pc, #20]	; (800177c <MX_TIM2_Init+0x94>)
 8001766:	f004 fe87 	bl	8006478 <HAL_TIMEx_MasterConfigSynchronization>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001770:	f001 fb1c 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001774:	bf00      	nop
 8001776:	3718      	adds	r7, #24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20000440 	.word	0x20000440

08001780 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08e      	sub	sp, #56	; 0x38
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001786:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
 8001790:	609a      	str	r2, [r3, #8]
 8001792:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001794:	f107 0320 	add.w	r3, r7, #32
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
 80017ac:	615a      	str	r2, [r3, #20]
 80017ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017b0:	4b32      	ldr	r3, [pc, #200]	; (800187c <MX_TIM3_Init+0xfc>)
 80017b2:	4a33      	ldr	r2, [pc, #204]	; (8001880 <MX_TIM3_Init+0x100>)
 80017b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80017b6:	4b31      	ldr	r3, [pc, #196]	; (800187c <MX_TIM3_Init+0xfc>)
 80017b8:	2247      	movs	r2, #71	; 0x47
 80017ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017bc:	4b2f      	ldr	r3, [pc, #188]	; (800187c <MX_TIM3_Init+0xfc>)
 80017be:	2200      	movs	r2, #0
 80017c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80017c2:	4b2e      	ldr	r3, [pc, #184]	; (800187c <MX_TIM3_Init+0xfc>)
 80017c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ca:	4b2c      	ldr	r3, [pc, #176]	; (800187c <MX_TIM3_Init+0xfc>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d0:	4b2a      	ldr	r3, [pc, #168]	; (800187c <MX_TIM3_Init+0xfc>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017d6:	4829      	ldr	r0, [pc, #164]	; (800187c <MX_TIM3_Init+0xfc>)
 80017d8:	f003 feac 	bl	8005534 <HAL_TIM_Base_Init>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80017e2:	f001 fae3 	bl	8002dac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ea:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017f0:	4619      	mov	r1, r3
 80017f2:	4822      	ldr	r0, [pc, #136]	; (800187c <MX_TIM3_Init+0xfc>)
 80017f4:	f004 fa40 	bl	8005c78 <HAL_TIM_ConfigClockSource>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80017fe:	f001 fad5 	bl	8002dac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001802:	481e      	ldr	r0, [pc, #120]	; (800187c <MX_TIM3_Init+0xfc>)
 8001804:	f003 ff56 	bl	80056b4 <HAL_TIM_PWM_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800180e:	f001 facd 	bl	8002dac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001812:	2300      	movs	r3, #0
 8001814:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001816:	2300      	movs	r3, #0
 8001818:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800181a:	f107 0320 	add.w	r3, r7, #32
 800181e:	4619      	mov	r1, r3
 8001820:	4816      	ldr	r0, [pc, #88]	; (800187c <MX_TIM3_Init+0xfc>)
 8001822:	f004 fe29 	bl	8006478 <HAL_TIMEx_MasterConfigSynchronization>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800182c:	f001 fabe 	bl	8002dac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001830:	2360      	movs	r3, #96	; 0x60
 8001832:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001840:	1d3b      	adds	r3, r7, #4
 8001842:	2204      	movs	r2, #4
 8001844:	4619      	mov	r1, r3
 8001846:	480d      	ldr	r0, [pc, #52]	; (800187c <MX_TIM3_Init+0xfc>)
 8001848:	f004 f954 	bl	8005af4 <HAL_TIM_PWM_ConfigChannel>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001852:	f001 faab 	bl	8002dac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	2208      	movs	r2, #8
 800185a:	4619      	mov	r1, r3
 800185c:	4807      	ldr	r0, [pc, #28]	; (800187c <MX_TIM3_Init+0xfc>)
 800185e:	f004 f949 	bl	8005af4 <HAL_TIM_PWM_ConfigChannel>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001868:	f001 faa0 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800186c:	4803      	ldr	r0, [pc, #12]	; (800187c <MX_TIM3_Init+0xfc>)
 800186e:	f001 fba5 	bl	8002fbc <HAL_TIM_MspPostInit>

}
 8001872:	bf00      	nop
 8001874:	3738      	adds	r7, #56	; 0x38
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000488 	.word	0x20000488
 8001880:	40000400 	.word	0x40000400

08001884 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b08a      	sub	sp, #40	; 0x28
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800188a:	f107 0320 	add.w	r3, r7, #32
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001894:	1d3b      	adds	r3, r7, #4
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	60da      	str	r2, [r3, #12]
 80018a0:	611a      	str	r2, [r3, #16]
 80018a2:	615a      	str	r2, [r3, #20]
 80018a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80018a6:	4b27      	ldr	r3, [pc, #156]	; (8001944 <MX_TIM4_Init+0xc0>)
 80018a8:	4a27      	ldr	r2, [pc, #156]	; (8001948 <MX_TIM4_Init+0xc4>)
 80018aa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 80018ac:	4b25      	ldr	r3, [pc, #148]	; (8001944 <MX_TIM4_Init+0xc0>)
 80018ae:	2247      	movs	r2, #71	; 0x47
 80018b0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b2:	4b24      	ldr	r3, [pc, #144]	; (8001944 <MX_TIM4_Init+0xc0>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 80018b8:	4b22      	ldr	r3, [pc, #136]	; (8001944 <MX_TIM4_Init+0xc0>)
 80018ba:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018be:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c0:	4b20      	ldr	r3, [pc, #128]	; (8001944 <MX_TIM4_Init+0xc0>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c6:	4b1f      	ldr	r3, [pc, #124]	; (8001944 <MX_TIM4_Init+0xc0>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80018cc:	481d      	ldr	r0, [pc, #116]	; (8001944 <MX_TIM4_Init+0xc0>)
 80018ce:	f003 fef1 	bl	80056b4 <HAL_TIM_PWM_Init>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80018d8:	f001 fa68 	bl	8002dac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018dc:	2300      	movs	r3, #0
 80018de:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018e0:	2300      	movs	r3, #0
 80018e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018e4:	f107 0320 	add.w	r3, r7, #32
 80018e8:	4619      	mov	r1, r3
 80018ea:	4816      	ldr	r0, [pc, #88]	; (8001944 <MX_TIM4_Init+0xc0>)
 80018ec:	f004 fdc4 	bl	8006478 <HAL_TIMEx_MasterConfigSynchronization>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80018f6:	f001 fa59 	bl	8002dac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018fa:	2360      	movs	r3, #96	; 0x60
 80018fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018fe:	2300      	movs	r3, #0
 8001900:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	2204      	movs	r2, #4
 800190e:	4619      	mov	r1, r3
 8001910:	480c      	ldr	r0, [pc, #48]	; (8001944 <MX_TIM4_Init+0xc0>)
 8001912:	f004 f8ef 	bl	8005af4 <HAL_TIM_PWM_ConfigChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800191c:	f001 fa46 	bl	8002dac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001920:	1d3b      	adds	r3, r7, #4
 8001922:	2208      	movs	r2, #8
 8001924:	4619      	mov	r1, r3
 8001926:	4807      	ldr	r0, [pc, #28]	; (8001944 <MX_TIM4_Init+0xc0>)
 8001928:	f004 f8e4 	bl	8005af4 <HAL_TIM_PWM_ConfigChannel>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001932:	f001 fa3b 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001936:	4803      	ldr	r0, [pc, #12]	; (8001944 <MX_TIM4_Init+0xc0>)
 8001938:	f001 fb40 	bl	8002fbc <HAL_TIM_MspPostInit>

}
 800193c:	bf00      	nop
 800193e:	3728      	adds	r7, #40	; 0x28
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	200004d0 	.word	0x200004d0
 8001948:	40000800 	.word	0x40000800

0800194c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001950:	4b12      	ldr	r3, [pc, #72]	; (800199c <MX_UART4_Init+0x50>)
 8001952:	4a13      	ldr	r2, [pc, #76]	; (80019a0 <MX_UART4_Init+0x54>)
 8001954:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001956:	4b11      	ldr	r3, [pc, #68]	; (800199c <MX_UART4_Init+0x50>)
 8001958:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800195c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_9B;
 800195e:	4b0f      	ldr	r3, [pc, #60]	; (800199c <MX_UART4_Init+0x50>)
 8001960:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001964:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001966:	4b0d      	ldr	r3, [pc, #52]	; (800199c <MX_UART4_Init+0x50>)
 8001968:	2200      	movs	r2, #0
 800196a:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_ODD;
 800196c:	4b0b      	ldr	r3, [pc, #44]	; (800199c <MX_UART4_Init+0x50>)
 800196e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001972:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001974:	4b09      	ldr	r3, [pc, #36]	; (800199c <MX_UART4_Init+0x50>)
 8001976:	220c      	movs	r2, #12
 8001978:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <MX_UART4_Init+0x50>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <MX_UART4_Init+0x50>)
 8001982:	2200      	movs	r2, #0
 8001984:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001986:	4805      	ldr	r0, [pc, #20]	; (800199c <MX_UART4_Init+0x50>)
 8001988:	f004 fe06 	bl	8006598 <HAL_UART_Init>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_UART4_Init+0x4a>
  {
    Error_Handler();
 8001992:	f001 fa0b 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000518 	.word	0x20000518
 80019a0:	40004c00 	.word	0x40004c00

080019a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <MX_USART1_UART_Init+0x50>)
 80019aa:	4a13      	ldr	r2, [pc, #76]	; (80019f8 <MX_USART1_UART_Init+0x54>)
 80019ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019ae:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <MX_USART1_UART_Init+0x50>)
 80019b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 80019b6:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <MX_USART1_UART_Init+0x50>)
 80019b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019bc:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019be:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <MX_USART1_UART_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 80019c4:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <MX_USART1_UART_Init+0x50>)
 80019c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019cc:	4b09      	ldr	r3, [pc, #36]	; (80019f4 <MX_USART1_UART_Init+0x50>)
 80019ce:	220c      	movs	r2, #12
 80019d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d2:	4b08      	ldr	r3, [pc, #32]	; (80019f4 <MX_USART1_UART_Init+0x50>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d8:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <MX_USART1_UART_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019de:	4805      	ldr	r0, [pc, #20]	; (80019f4 <MX_USART1_UART_Init+0x50>)
 80019e0:	f004 fdda 	bl	8006598 <HAL_UART_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 80019ea:	f001 f9df 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	2000055c 	.word	0x2000055c
 80019f8:	40011000 	.word	0x40011000

080019fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a00:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a02:	4a12      	ldr	r2, [pc, #72]	; (8001a4c <MX_USART2_UART_Init+0x50>)
 8001a04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a22:	220c      	movs	r2, #12
 8001a24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a26:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a2c:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a32:	4805      	ldr	r0, [pc, #20]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a34:	f004 fdb0 	bl	8006598 <HAL_UART_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a3e:	f001 f9b5 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200005a0 	.word	0x200005a0
 8001a4c:	40004400 	.word	0x40004400

08001a50 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a54:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <MX_USART3_UART_Init+0x4c>)
 8001a56:	4a12      	ldr	r2, [pc, #72]	; (8001aa0 <MX_USART3_UART_Init+0x50>)
 8001a58:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001a5a:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <MX_USART3_UART_Init+0x4c>)
 8001a5c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a60:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a62:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <MX_USART3_UART_Init+0x4c>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a68:	4b0c      	ldr	r3, [pc, #48]	; (8001a9c <MX_USART3_UART_Init+0x4c>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a6e:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <MX_USART3_UART_Init+0x4c>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a74:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <MX_USART3_UART_Init+0x4c>)
 8001a76:	220c      	movs	r2, #12
 8001a78:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a7a:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <MX_USART3_UART_Init+0x4c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a80:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <MX_USART3_UART_Init+0x4c>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a86:	4805      	ldr	r0, [pc, #20]	; (8001a9c <MX_USART3_UART_Init+0x4c>)
 8001a88:	f004 fd86 	bl	8006598 <HAL_UART_Init>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a92:	f001 f98b 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200005e4 	.word	0x200005e4
 8001aa0:	40004800 	.word	0x40004800

08001aa4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <MX_DMA_Init+0x3c>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	4a0b      	ldr	r2, [pc, #44]	; (8001ae0 <MX_DMA_Init+0x3c>)
 8001ab4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aba:	4b09      	ldr	r3, [pc, #36]	; (8001ae0 <MX_DMA_Init+0x3c>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2105      	movs	r1, #5
 8001aca:	2038      	movs	r0, #56	; 0x38
 8001acc:	f002 fa3c 	bl	8003f48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001ad0:	2038      	movs	r0, #56	; 0x38
 8001ad2:	f002 fa55 	bl	8003f80 <HAL_NVIC_EnableIRQ>

}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40023800 	.word	0x40023800

08001ae4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08c      	sub	sp, #48	; 0x30
 8001ae8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aea:	f107 031c 	add.w	r3, r7, #28
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	605a      	str	r2, [r3, #4]
 8001af4:	609a      	str	r2, [r3, #8]
 8001af6:	60da      	str	r2, [r3, #12]
 8001af8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	61bb      	str	r3, [r7, #24]
 8001afe:	4b6d      	ldr	r3, [pc, #436]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	4a6c      	ldr	r2, [pc, #432]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b08:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0a:	4b6a      	ldr	r3, [pc, #424]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b12:	61bb      	str	r3, [r7, #24]
 8001b14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
 8001b1a:	4b66      	ldr	r3, [pc, #408]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	4a65      	ldr	r2, [pc, #404]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b20:	f043 0301 	orr.w	r3, r3, #1
 8001b24:	6313      	str	r3, [r2, #48]	; 0x30
 8001b26:	4b63      	ldr	r3, [pc, #396]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
 8001b36:	4b5f      	ldr	r3, [pc, #380]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	4a5e      	ldr	r2, [pc, #376]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b3c:	f043 0310 	orr.w	r3, r3, #16
 8001b40:	6313      	str	r3, [r2, #48]	; 0x30
 8001b42:	4b5c      	ldr	r3, [pc, #368]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	f003 0310 	and.w	r3, r3, #16
 8001b4a:	613b      	str	r3, [r7, #16]
 8001b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	4b58      	ldr	r3, [pc, #352]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b56:	4a57      	ldr	r2, [pc, #348]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b58:	f043 0302 	orr.w	r3, r3, #2
 8001b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b5e:	4b55      	ldr	r3, [pc, #340]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
 8001b6e:	4b51      	ldr	r3, [pc, #324]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b72:	4a50      	ldr	r2, [pc, #320]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b74:	f043 0308 	orr.w	r3, r3, #8
 8001b78:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7a:	4b4e      	ldr	r3, [pc, #312]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	f003 0308 	and.w	r3, r3, #8
 8001b82:	60bb      	str	r3, [r7, #8]
 8001b84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	607b      	str	r3, [r7, #4]
 8001b8a:	4b4a      	ldr	r3, [pc, #296]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	4a49      	ldr	r2, [pc, #292]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b90:	f043 0304 	orr.w	r3, r3, #4
 8001b94:	6313      	str	r3, [r2, #48]	; 0x30
 8001b96:	4b47      	ldr	r3, [pc, #284]	; (8001cb4 <MX_GPIO_Init+0x1d0>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	f003 0304 	and.w	r3, r3, #4
 8001b9e:	607b      	str	r3, [r7, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|CompassReset_Pin, GPIO_PIN_RESET);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2112      	movs	r1, #18
 8001ba6:	4844      	ldr	r0, [pc, #272]	; (8001cb8 <MX_GPIO_Init+0x1d4>)
 8001ba8:	f002 ffae 	bl	8004b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Dir_GPIO_Port, Dir_Pin, GPIO_PIN_RESET);
 8001bac:	2200      	movs	r2, #0
 8001bae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bb2:	4842      	ldr	r0, [pc, #264]	; (8001cbc <MX_GPIO_Init+0x1d8>)
 8001bb4:	f002 ffa8 	bl	8004b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(En_GPIO_Port, En_Pin, GPIO_PIN_RESET);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bbe:	4840      	ldr	r0, [pc, #256]	; (8001cc0 <MX_GPIO_Init+0x1dc>)
 8001bc0:	f002 ffa2 	bl	8004b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin CompassReset_Pin */
  GPIO_InitStruct.Pin = LED_Pin|CompassReset_Pin;
 8001bc4:	2312      	movs	r3, #18
 8001bc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd4:	f107 031c 	add.w	r3, r7, #28
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4837      	ldr	r0, [pc, #220]	; (8001cb8 <MX_GPIO_Init+0x1d4>)
 8001bdc:	f002 fde0 	bl	80047a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CB_thanh_Pin UpperRingSS_Pin */
  GPIO_InitStruct.Pin = CB_thanh_Pin|UpperRingSS_Pin;
 8001be0:	23a0      	movs	r3, #160	; 0xa0
 8001be2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be4:	2300      	movs	r3, #0
 8001be6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001be8:	2301      	movs	r3, #1
 8001bea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bec:	f107 031c 	add.w	r3, r7, #28
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4831      	ldr	r0, [pc, #196]	; (8001cb8 <MX_GPIO_Init+0x1d4>)
 8001bf4:	f002 fdd4 	bl	80047a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Dir_Pin */
  GPIO_InitStruct.Pin = Dir_Pin;
 8001bf8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001bfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c06:	2300      	movs	r3, #0
 8001c08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Dir_GPIO_Port, &GPIO_InitStruct);
 8001c0a:	f107 031c 	add.w	r3, r7, #28
 8001c0e:	4619      	mov	r1, r3
 8001c10:	482a      	ldr	r0, [pc, #168]	; (8001cbc <MX_GPIO_Init+0x1d8>)
 8001c12:	f002 fdc5 	bl	80047a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : En_Pin */
  GPIO_InitStruct.Pin = En_Pin;
 8001c16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(En_GPIO_Port, &GPIO_InitStruct);
 8001c28:	f107 031c 	add.w	r3, r7, #28
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4824      	ldr	r0, [pc, #144]	; (8001cc0 <MX_GPIO_Init+0x1dc>)
 8001c30:	f002 fdb6 	bl	80047a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c42:	f107 031c 	add.w	r3, r7, #28
 8001c46:	4619      	mov	r1, r3
 8001c48:	481d      	ldr	r0, [pc, #116]	; (8001cc0 <MX_GPIO_Init+0x1dc>)
 8001c4a:	f002 fda9 	bl	80047a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001c4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c54:	2300      	movs	r3, #0
 8001c56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c5c:	f107 031c 	add.w	r3, r7, #28
 8001c60:	4619      	mov	r1, r3
 8001c62:	4818      	ldr	r0, [pc, #96]	; (8001cc4 <MX_GPIO_Init+0x1e0>)
 8001c64:	f002 fd9c 	bl	80047a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c68:	2340      	movs	r3, #64	; 0x40
 8001c6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c6c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c76:	f107 031c 	add.w	r3, r7, #28
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4812      	ldr	r0, [pc, #72]	; (8001cc8 <MX_GPIO_Init+0x1e4>)
 8001c7e:	f002 fd8f 	bl	80047a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : cb_vong_Pin */
  GPIO_InitStruct.Pin = cb_vong_Pin;
 8001c82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(cb_vong_GPIO_Port, &GPIO_InitStruct);
 8001c90:	f107 031c 	add.w	r3, r7, #28
 8001c94:	4619      	mov	r1, r3
 8001c96:	480c      	ldr	r0, [pc, #48]	; (8001cc8 <MX_GPIO_Init+0x1e4>)
 8001c98:	f002 fd82 	bl	80047a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	2105      	movs	r1, #5
 8001ca0:	2017      	movs	r0, #23
 8001ca2:	f002 f951 	bl	8003f48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001ca6:	2017      	movs	r0, #23
 8001ca8:	f002 f96a 	bl	8003f80 <HAL_NVIC_EnableIRQ>

}
 8001cac:	bf00      	nop
 8001cae:	3730      	adds	r7, #48	; 0x30
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	40023800 	.word	0x40023800
 8001cb8:	40020000 	.word	0x40020000
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	40020400 	.word	0x40020400
 8001cc4:	40020c00 	.word	0x40020c00
 8001cc8:	40020800 	.word	0x40020800

08001ccc <batthanh>:
//{
//  if(GPIO_Pin == cb_vong_Pin){
//	  int cambien;
//  }
//}
void batthanh(void){
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b088      	sub	sp, #32
 8001cd0:	af08      	add	r7, sp, #32
	v_t = 20;
 8001cd2:	4b20      	ldr	r3, [pc, #128]	; (8001d54 <batthanh+0x88>)
 8001cd4:	2214      	movs	r2, #20
 8001cd6:	601a      	str	r2, [r3, #0]
	forward = 2;
 8001cd8:	4b1f      	ldr	r3, [pc, #124]	; (8001d58 <batthanh+0x8c>)
 8001cda:	2202      	movs	r2, #2
 8001cdc:	601a      	str	r2, [r3, #0]
	osDelay(3000);
 8001cde:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001ce2:	f005 fd3c 	bl	800775e <osDelay>
	v_t =8;
 8001ce6:	4b1b      	ldr	r3, [pc, #108]	; (8001d54 <batthanh+0x88>)
 8001ce8:	2208      	movs	r2, #8
 8001cea:	601a      	str	r2, [r3, #0]

	while(1){

		if(HAL_GPIO_ReadPin(CB_thanh_GPIO_Port, CB_thanh_Pin)==0){
 8001cec:	2120      	movs	r1, #32
 8001cee:	481b      	ldr	r0, [pc, #108]	; (8001d5c <batthanh+0x90>)
 8001cf0:	f002 fef2 	bl	8004ad8 <HAL_GPIO_ReadPin>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d126      	bne.n	8001d48 <batthanh+0x7c>
			v_t = 0;
 8001cfa:	4b16      	ldr	r3, [pc, #88]	; (8001d54 <batthanh+0x88>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
			osDelay(1000);
 8001d00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d04:	f005 fd2b 	bl	800775e <osDelay>

			forward = 0;
 8001d08:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <batthanh+0x8c>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
			RotatePid = 0;
 8001d0e:	4b14      	ldr	r3, [pc, #80]	; (8001d60 <batthanh+0x94>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
			ControlDriver(0, 1, 0, 600, 0, 1, 0, 600, 0, 1, 0, 600);
 8001d14:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001d18:	9307      	str	r3, [sp, #28]
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	9306      	str	r3, [sp, #24]
 8001d1e:	2301      	movs	r3, #1
 8001d20:	9305      	str	r3, [sp, #20]
 8001d22:	2300      	movs	r3, #0
 8001d24:	9304      	str	r3, [sp, #16]
 8001d26:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001d2a:	9303      	str	r3, [sp, #12]
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	9302      	str	r3, [sp, #8]
 8001d30:	2301      	movs	r3, #1
 8001d32:	9301      	str	r3, [sp, #4]
 8001d34:	2300      	movs	r3, #0
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	2101      	movs	r1, #1
 8001d40:	2000      	movs	r0, #0
 8001d42:	f7ff fa7d 	bl	8001240 <ControlDriver>
			return;
 8001d46:	e003      	b.n	8001d50 <batthanh+0x84>
		}
		osDelay(1);
 8001d48:	2001      	movs	r0, #1
 8001d4a:	f005 fd08 	bl	800775e <osDelay>
		if(HAL_GPIO_ReadPin(CB_thanh_GPIO_Port, CB_thanh_Pin)==0){
 8001d4e:	e7cd      	b.n	8001cec <batthanh+0x20>
	}
}
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20000644 	.word	0x20000644
 8001d58:	20000640 	.word	0x20000640
 8001d5c:	40020000 	.word	0x40020000
 8001d60:	20000688 	.word	0x20000688

08001d64 <batcot>:

void batcot(void){
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
	while(1){
		if(DataTayGame[2] == 128 && !DangThucThi2){
 8001d68:	4b24      	ldr	r3, [pc, #144]	; (8001dfc <batcot+0x98>)
 8001d6a:	789b      	ldrb	r3, [r3, #2]
 8001d6c:	2b80      	cmp	r3, #128	; 0x80
 8001d6e:	d10b      	bne.n	8001d88 <batcot+0x24>
 8001d70:	4b23      	ldr	r3, [pc, #140]	; (8001e00 <batcot+0x9c>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d107      	bne.n	8001d88 <batcot+0x24>
				pre_t += 2;
 8001d78:	4b22      	ldr	r3, [pc, #136]	; (8001e04 <batcot+0xa0>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	3302      	adds	r3, #2
 8001d7e:	4a21      	ldr	r2, [pc, #132]	; (8001e04 <batcot+0xa0>)
 8001d80:	6013      	str	r3, [r2, #0]
				DangThucThi2 =1;
 8001d82:	4b1f      	ldr	r3, [pc, #124]	; (8001e00 <batcot+0x9c>)
 8001d84:	2201      	movs	r2, #1
 8001d86:	701a      	strb	r2, [r3, #0]
				}
				if(DataTayGame[2] == 32 && !DangThucThi2){
 8001d88:	4b1c      	ldr	r3, [pc, #112]	; (8001dfc <batcot+0x98>)
 8001d8a:	789b      	ldrb	r3, [r3, #2]
 8001d8c:	2b20      	cmp	r3, #32
 8001d8e:	d10b      	bne.n	8001da8 <batcot+0x44>
 8001d90:	4b1b      	ldr	r3, [pc, #108]	; (8001e00 <batcot+0x9c>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d107      	bne.n	8001da8 <batcot+0x44>
				pre_t -= 2;
 8001d98:	4b1a      	ldr	r3, [pc, #104]	; (8001e04 <batcot+0xa0>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	3b02      	subs	r3, #2
 8001d9e:	4a19      	ldr	r2, [pc, #100]	; (8001e04 <batcot+0xa0>)
 8001da0:	6013      	str	r3, [r2, #0]
				DangThucThi2 =1;
 8001da2:	4b17      	ldr	r3, [pc, #92]	; (8001e00 <batcot+0x9c>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	701a      	strb	r2, [r3, #0]
				}
				if(DataTayGame[2] == 0){
 8001da8:	4b14      	ldr	r3, [pc, #80]	; (8001dfc <batcot+0x98>)
 8001daa:	789b      	ldrb	r3, [r3, #2]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d102      	bne.n	8001db6 <batcot+0x52>
				DangThucThi2 = 0;
 8001db0:	4b13      	ldr	r3, [pc, #76]	; (8001e00 <batcot+0x9c>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	701a      	strb	r2, [r3, #0]
				}
				goc_target = pre_t;
 8001db6:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <batcot+0xa0>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a13      	ldr	r2, [pc, #76]	; (8001e08 <batcot+0xa4>)
 8001dbc:	6013      	str	r3, [r2, #0]
			if(a[0]>700&&a[0]<3000){
 8001dbe:	4b13      	ldr	r3, [pc, #76]	; (8001e0c <batcot+0xa8>)
 8001dc0:	881b      	ldrh	r3, [r3, #0]
 8001dc2:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001dc6:	d913      	bls.n	8001df0 <batcot+0x8c>
 8001dc8:	4b10      	ldr	r3, [pc, #64]	; (8001e0c <batcot+0xa8>)
 8001dca:	881b      	ldrh	r3, [r3, #0]
 8001dcc:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d80d      	bhi.n	8001df0 <batcot+0x8c>
				v_t = 0;
 8001dd4:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <batcot+0xac>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
				osDelay(1000);
 8001dda:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001dde:	f005 fcbe 	bl	800775e <osDelay>
				forward = 0;
 8001de2:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <batcot+0xb0>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
				RotatePid = 0;
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <batcot+0xb4>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
				return;
 8001dee:	e003      	b.n	8001df8 <batcot+0x94>
			}
			osDelay(1);
 8001df0:	2001      	movs	r0, #1
 8001df2:	f005 fcb4 	bl	800775e <osDelay>
		if(DataTayGame[2] == 128 && !DangThucThi2){
 8001df6:	e7b7      	b.n	8001d68 <batcot+0x4>
}
}
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	200006ac 	.word	0x200006ac
 8001e00:	200006fb 	.word	0x200006fb
 8001e04:	20000010 	.word	0x20000010
 8001e08:	20000638 	.word	0x20000638
 8001e0c:	200006e4 	.word	0x200006e4
 8001e10:	20000644 	.word	0x20000644
 8001e14:	20000640 	.word	0x20000640
 8001e18:	20000688 	.word	0x20000688

08001e1c <batvong>:


void batvong(void){
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
	while(1){
		if(HAL_GPIO_ReadPin(cb_vong_GPIO_Port, cb_vong_Pin)==0){
 8001e20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e24:	480a      	ldr	r0, [pc, #40]	; (8001e50 <batvong+0x34>)
 8001e26:	f002 fe57 	bl	8004ad8 <HAL_GPIO_ReadPin>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d1f7      	bne.n	8001e20 <batvong+0x4>
			v_t = 0;
 8001e30:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <batvong+0x38>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
			osDelay(1000);
 8001e36:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e3a:	f005 fc90 	bl	800775e <osDelay>
			forward = 0;
 8001e3e:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <batvong+0x3c>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
			RotatePid = 0;
 8001e44:	4b05      	ldr	r3, [pc, #20]	; (8001e5c <batvong+0x40>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
			return;
 8001e4a:	bf00      	nop
		}
	}
}
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40020800 	.word	0x40020800
 8001e54:	20000644 	.word	0x20000644
 8001e58:	20000640 	.word	0x20000640
 8001e5c:	20000688 	.word	0x20000688

08001e60 <HAL_GPIO_EXTI_Callback>:
int dir9,pwm9,pwm_movable9= 100;

uint8_t cambien;
int count1;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	80fb      	strh	r3, [r7, #6]
	//Encoder DC-SPEED
	if (GPIO_Pin == GPIO_PIN_6){
 8001e6a:	88fb      	ldrh	r3, [r7, #6]
 8001e6c:	2b40      	cmp	r3, #64	; 0x40
 8001e6e:	d112      	bne.n	8001e96 <HAL_GPIO_EXTI_Callback+0x36>
		if (HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15) == 0) {count1++;}
 8001e70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e74:	480a      	ldr	r0, [pc, #40]	; (8001ea0 <HAL_GPIO_EXTI_Callback+0x40>)
 8001e76:	f002 fe2f 	bl	8004ad8 <HAL_GPIO_ReadPin>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d105      	bne.n	8001e8c <HAL_GPIO_EXTI_Callback+0x2c>
 8001e80:	4b08      	ldr	r3, [pc, #32]	; (8001ea4 <HAL_GPIO_EXTI_Callback+0x44>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	3301      	adds	r3, #1
 8001e86:	4a07      	ldr	r2, [pc, #28]	; (8001ea4 <HAL_GPIO_EXTI_Callback+0x44>)
 8001e88:	6013      	str	r3, [r2, #0]
		else {count1--;}
	}
}
 8001e8a:	e004      	b.n	8001e96 <HAL_GPIO_EXTI_Callback+0x36>
		else {count1--;}
 8001e8c:	4b05      	ldr	r3, [pc, #20]	; (8001ea4 <HAL_GPIO_EXTI_Callback+0x44>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	3b01      	subs	r3, #1
 8001e92:	4a04      	ldr	r2, [pc, #16]	; (8001ea4 <HAL_GPIO_EXTI_Callback+0x44>)
 8001e94:	6013      	str	r3, [r2, #0]
}
 8001e96:	bf00      	nop
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40020c00 	.word	0x40020c00
 8001ea4:	2000075c 	.word	0x2000075c

08001ea8 <PID>:
void PID(){
 8001ea8:	b5b0      	push	{r4, r5, r7, lr}
 8001eaa:	af00      	add	r7, sp, #0

	// khoảng cần đáp ứng của hệ thống
	e9 = POS_target - count1;
 8001eac:	4ba4      	ldr	r3, [pc, #656]	; (8002140 <PID+0x298>)
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	4ba4      	ldr	r3, [pc, #656]	; (8002144 <PID+0x29c>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7fe fadc 	bl	8000474 <__aeabi_i2d>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	49a1      	ldr	r1, [pc, #644]	; (8002148 <PID+0x2a0>)
 8001ec2:	e9c1 2300 	strd	r2, r3, [r1]

	// Khâu tỉ lệ
	up9 = kp9*e9;
 8001ec6:	4ba1      	ldr	r3, [pc, #644]	; (800214c <PID+0x2a4>)
 8001ec8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ecc:	4b9e      	ldr	r3, [pc, #632]	; (8002148 <PID+0x2a0>)
 8001ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed2:	f7fe fb39 	bl	8000548 <__aeabi_dmul>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	460b      	mov	r3, r1
 8001eda:	499d      	ldr	r1, [pc, #628]	; (8002150 <PID+0x2a8>)
 8001edc:	e9c1 2300 	strd	r2, r3, [r1]

	// khâu tích phân
	ui9 = ui_p9 + ki9*e9*deltaT9;
 8001ee0:	4b9c      	ldr	r3, [pc, #624]	; (8002154 <PID+0x2ac>)
 8001ee2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ee6:	4b98      	ldr	r3, [pc, #608]	; (8002148 <PID+0x2a0>)
 8001ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eec:	f7fe fb2c 	bl	8000548 <__aeabi_dmul>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	4610      	mov	r0, r2
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4b97      	ldr	r3, [pc, #604]	; (8002158 <PID+0x2b0>)
 8001efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efe:	f7fe fb23 	bl	8000548 <__aeabi_dmul>
 8001f02:	4602      	mov	r2, r0
 8001f04:	460b      	mov	r3, r1
 8001f06:	4610      	mov	r0, r2
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4b94      	ldr	r3, [pc, #592]	; (800215c <PID+0x2b4>)
 8001f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f10:	f7fe f964 	bl	80001dc <__adddf3>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	4991      	ldr	r1, [pc, #580]	; (8002160 <PID+0x2b8>)
 8001f1a:	e9c1 2300 	strd	r2, r3, [r1]
	// Bão hòa khâu tích phân
	if (ui9>ui_above_limit9)ui9=ui_above_limit9;
 8001f1e:	4b91      	ldr	r3, [pc, #580]	; (8002164 <PID+0x2bc>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7fe faa6 	bl	8000474 <__aeabi_i2d>
 8001f28:	4b8d      	ldr	r3, [pc, #564]	; (8002160 <PID+0x2b8>)
 8001f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2e:	f7fe fd7d 	bl	8000a2c <__aeabi_dcmplt>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d00a      	beq.n	8001f4e <PID+0xa6>
 8001f38:	4b8a      	ldr	r3, [pc, #552]	; (8002164 <PID+0x2bc>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7fe fa99 	bl	8000474 <__aeabi_i2d>
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	4986      	ldr	r1, [pc, #536]	; (8002160 <PID+0x2b8>)
 8001f48:	e9c1 2300 	strd	r2, r3, [r1]
 8001f4c:	e016      	b.n	8001f7c <PID+0xd4>
	else if(ui9<ui_under_limit9)ui9=ui_under_limit9;
 8001f4e:	4b86      	ldr	r3, [pc, #536]	; (8002168 <PID+0x2c0>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe fa8e 	bl	8000474 <__aeabi_i2d>
 8001f58:	4b81      	ldr	r3, [pc, #516]	; (8002160 <PID+0x2b8>)
 8001f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f5e:	f7fe fd83 	bl	8000a68 <__aeabi_dcmpgt>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d009      	beq.n	8001f7c <PID+0xd4>
 8001f68:	4b7f      	ldr	r3, [pc, #508]	; (8002168 <PID+0x2c0>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7fe fa81 	bl	8000474 <__aeabi_i2d>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	497a      	ldr	r1, [pc, #488]	; (8002160 <PID+0x2b8>)
 8001f78:	e9c1 2300 	strd	r2, r3, [r1]

	// khâu đạo hàm
	ud9 = kd9*(e9 - pre_e9)/deltaT9;
 8001f7c:	4b72      	ldr	r3, [pc, #456]	; (8002148 <PID+0x2a0>)
 8001f7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f82:	4b7a      	ldr	r3, [pc, #488]	; (800216c <PID+0x2c4>)
 8001f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f88:	f7fe f926 	bl	80001d8 <__aeabi_dsub>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	4610      	mov	r0, r2
 8001f92:	4619      	mov	r1, r3
 8001f94:	4b76      	ldr	r3, [pc, #472]	; (8002170 <PID+0x2c8>)
 8001f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9a:	f7fe fad5 	bl	8000548 <__aeabi_dmul>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	4610      	mov	r0, r2
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4b6c      	ldr	r3, [pc, #432]	; (8002158 <PID+0x2b0>)
 8001fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fac:	f7fe fbf6 	bl	800079c <__aeabi_ddiv>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	496f      	ldr	r1, [pc, #444]	; (8002174 <PID+0x2cc>)
 8001fb6:	e9c1 2300 	strd	r2, r3, [r1]
	// L�?c thông thấp khâu đạo hàm
	udf9 = (1-alpha)*udf_p9+alpha9*ud9;
 8001fba:	4b6f      	ldr	r3, [pc, #444]	; (8002178 <PID+0x2d0>)
 8001fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc0:	f04f 0000 	mov.w	r0, #0
 8001fc4:	496d      	ldr	r1, [pc, #436]	; (800217c <PID+0x2d4>)
 8001fc6:	f7fe f907 	bl	80001d8 <__aeabi_dsub>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	4610      	mov	r0, r2
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4b6b      	ldr	r3, [pc, #428]	; (8002180 <PID+0x2d8>)
 8001fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd8:	f7fe fab6 	bl	8000548 <__aeabi_dmul>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4614      	mov	r4, r2
 8001fe2:	461d      	mov	r5, r3
 8001fe4:	4b67      	ldr	r3, [pc, #412]	; (8002184 <PID+0x2dc>)
 8001fe6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fea:	4b62      	ldr	r3, [pc, #392]	; (8002174 <PID+0x2cc>)
 8001fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff0:	f7fe faaa 	bl	8000548 <__aeabi_dmul>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	4620      	mov	r0, r4
 8001ffa:	4629      	mov	r1, r5
 8001ffc:	f7fe f8ee 	bl	80001dc <__adddf3>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	4960      	ldr	r1, [pc, #384]	; (8002188 <PID+0x2e0>)
 8002006:	e9c1 2300 	strd	r2, r3, [r1]

	pre_e9 = e9;
 800200a:	4b4f      	ldr	r3, [pc, #316]	; (8002148 <PID+0x2a0>)
 800200c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002010:	4956      	ldr	r1, [pc, #344]	; (800216c <PID+0x2c4>)
 8002012:	e9c1 2300 	strd	r2, r3, [r1]
	ui_p9 = ui9;
 8002016:	4b52      	ldr	r3, [pc, #328]	; (8002160 <PID+0x2b8>)
 8002018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201c:	494f      	ldr	r1, [pc, #316]	; (800215c <PID+0x2b4>)
 800201e:	e9c1 2300 	strd	r2, r3, [r1]
	udf_p9 = udf9;
 8002022:	4b59      	ldr	r3, [pc, #356]	; (8002188 <PID+0x2e0>)
 8002024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002028:	4955      	ldr	r1, [pc, #340]	; (8002180 <PID+0x2d8>)
 800202a:	e9c1 2300 	strd	r2, r3, [r1]

	// Tổng out put
	u9 = up9 + udf9+ui9;
 800202e:	4b48      	ldr	r3, [pc, #288]	; (8002150 <PID+0x2a8>)
 8002030:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002034:	4b54      	ldr	r3, [pc, #336]	; (8002188 <PID+0x2e0>)
 8002036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203a:	f7fe f8cf 	bl	80001dc <__adddf3>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	4610      	mov	r0, r2
 8002044:	4619      	mov	r1, r3
 8002046:	4b46      	ldr	r3, [pc, #280]	; (8002160 <PID+0x2b8>)
 8002048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204c:	f7fe f8c6 	bl	80001dc <__adddf3>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	494d      	ldr	r1, [pc, #308]	; (800218c <PID+0x2e4>)
 8002056:	e9c1 2300 	strd	r2, r3, [r1]
	// Bão hòa output
	if(u9>u_above_limit9)u9 = u_above_limit9;
 800205a:	4b4d      	ldr	r3, [pc, #308]	; (8002190 <PID+0x2e8>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f7fe fa08 	bl	8000474 <__aeabi_i2d>
 8002064:	4b49      	ldr	r3, [pc, #292]	; (800218c <PID+0x2e4>)
 8002066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206a:	f7fe fcdf 	bl	8000a2c <__aeabi_dcmplt>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d00a      	beq.n	800208a <PID+0x1e2>
 8002074:	4b46      	ldr	r3, [pc, #280]	; (8002190 <PID+0x2e8>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4618      	mov	r0, r3
 800207a:	f7fe f9fb 	bl	8000474 <__aeabi_i2d>
 800207e:	4602      	mov	r2, r0
 8002080:	460b      	mov	r3, r1
 8002082:	4942      	ldr	r1, [pc, #264]	; (800218c <PID+0x2e4>)
 8002084:	e9c1 2300 	strd	r2, r3, [r1]
 8002088:	e016      	b.n	80020b8 <PID+0x210>
	else if (u9<u_under_limit9)u9=u_under_limit9;
 800208a:	4b42      	ldr	r3, [pc, #264]	; (8002194 <PID+0x2ec>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f7fe f9f0 	bl	8000474 <__aeabi_i2d>
 8002094:	4b3d      	ldr	r3, [pc, #244]	; (800218c <PID+0x2e4>)
 8002096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209a:	f7fe fce5 	bl	8000a68 <__aeabi_dcmpgt>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d009      	beq.n	80020b8 <PID+0x210>
 80020a4:	4b3b      	ldr	r3, [pc, #236]	; (8002194 <PID+0x2ec>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe f9e3 	bl	8000474 <__aeabi_i2d>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	4936      	ldr	r1, [pc, #216]	; (800218c <PID+0x2e4>)
 80020b4:	e9c1 2300 	strd	r2, r3, [r1]

	// Xác định chi�?u:
	if (u9>0)dir9=-1;
 80020b8:	4b34      	ldr	r3, [pc, #208]	; (800218c <PID+0x2e4>)
 80020ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020be:	f04f 0200 	mov.w	r2, #0
 80020c2:	f04f 0300 	mov.w	r3, #0
 80020c6:	f7fe fccf 	bl	8000a68 <__aeabi_dcmpgt>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d004      	beq.n	80020da <PID+0x232>
 80020d0:	4b31      	ldr	r3, [pc, #196]	; (8002198 <PID+0x2f0>)
 80020d2:	f04f 32ff 	mov.w	r2, #4294967295
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	e012      	b.n	8002100 <PID+0x258>
	else if(u9<0)dir9 = 1;
 80020da:	4b2c      	ldr	r3, [pc, #176]	; (800218c <PID+0x2e4>)
 80020dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020e0:	f04f 0200 	mov.w	r2, #0
 80020e4:	f04f 0300 	mov.w	r3, #0
 80020e8:	f7fe fca0 	bl	8000a2c <__aeabi_dcmplt>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <PID+0x252>
 80020f2:	4b29      	ldr	r3, [pc, #164]	; (8002198 <PID+0x2f0>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	e002      	b.n	8002100 <PID+0x258>
	else dir9 = 0;
 80020fa:	4b27      	ldr	r3, [pc, #156]	; (8002198 <PID+0x2f0>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]

	// Xuất giá trị pwm
	pwm9 = abs(u9);
 8002100:	4b22      	ldr	r3, [pc, #136]	; (800218c <PID+0x2e4>)
 8002102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002106:	4610      	mov	r0, r2
 8002108:	4619      	mov	r1, r3
 800210a:	f7fe fcb7 	bl	8000a7c <__aeabi_d2iz>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	bfb8      	it	lt
 8002114:	425b      	neglt	r3, r3
 8002116:	4a21      	ldr	r2, [pc, #132]	; (800219c <PID+0x2f4>)
 8002118:	6013      	str	r3, [r2, #0]
	if ((pwm9<pwm_movable9)&&(e9!=0)){
 800211a:	4b20      	ldr	r3, [pc, #128]	; (800219c <PID+0x2f4>)
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	4b20      	ldr	r3, [pc, #128]	; (80021a0 <PID+0x2f8>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	429a      	cmp	r2, r3
 8002124:	da42      	bge.n	80021ac <PID+0x304>
 8002126:	4b08      	ldr	r3, [pc, #32]	; (8002148 <PID+0x2a0>)
 8002128:	e9d3 0100 	ldrd	r0, r1, [r3]
 800212c:	f04f 0200 	mov.w	r2, #0
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	f7fe fc70 	bl	8000a18 <__aeabi_dcmpeq>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d032      	beq.n	80021a4 <PID+0x2fc>
		pwm9 = pwm_movable9;

	}
}
 800213e:	e035      	b.n	80021ac <PID+0x304>
 8002140:	20000710 	.word	0x20000710
 8002144:	2000075c 	.word	0x2000075c
 8002148:	20000700 	.word	0x20000700
 800214c:	20000020 	.word	0x20000020
 8002150:	20000718 	.word	0x20000718
 8002154:	20000028 	.word	0x20000028
 8002158:	20000018 	.word	0x20000018
 800215c:	20000728 	.word	0x20000728
 8002160:	20000720 	.word	0x20000720
 8002164:	20000038 	.word	0x20000038
 8002168:	2000003c 	.word	0x2000003c
 800216c:	20000708 	.word	0x20000708
 8002170:	20000030 	.word	0x20000030
 8002174:	20000730 	.word	0x20000730
 8002178:	20000690 	.word	0x20000690
 800217c:	3ff00000 	.word	0x3ff00000
 8002180:	20000740 	.word	0x20000740
 8002184:	20000040 	.word	0x20000040
 8002188:	20000738 	.word	0x20000738
 800218c:	20000748 	.word	0x20000748
 8002190:	20000048 	.word	0x20000048
 8002194:	2000004c 	.word	0x2000004c
 8002198:	20000750 	.word	0x20000750
 800219c:	20000754 	.word	0x20000754
 80021a0:	20000050 	.word	0x20000050
		pwm9 = pwm_movable9;
 80021a4:	4b02      	ldr	r3, [pc, #8]	; (80021b0 <PID+0x308>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a02      	ldr	r2, [pc, #8]	; (80021b4 <PID+0x30c>)
 80021aa:	6013      	str	r3, [r2, #0]
}
 80021ac:	bf00      	nop
 80021ae:	bdb0      	pop	{r4, r5, r7, pc}
 80021b0:	20000050 	.word	0x20000050
 80021b4:	20000754 	.word	0x20000754

080021b8 <ControlMotor>:

void ControlMotor(int ChannelA, int ChannelB){
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, ChannelA);
 80021c2:	4b07      	ldr	r3, [pc, #28]	; (80021e0 <ControlMotor+0x28>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, ChannelB);
 80021ca:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <ControlMotor+0x28>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80021d2:	bf00      	nop
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	200004d0 	.word	0x200004d0

080021e4 <driveSpeed>:
//Ham cap xung cho dong co
void driveSpeed(int dir , int pwmVal){
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
	if (dir == MOTORDC_CCW){
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f4:	d104      	bne.n	8002200 <driveSpeed+0x1c>
		ControlMotor(pwmVal,0);
 80021f6:	2100      	movs	r1, #0
 80021f8:	6838      	ldr	r0, [r7, #0]
 80021fa:	f7ff ffdd 	bl	80021b8 <ControlMotor>
		ControlMotor(0,pwmVal);
	}
	else{
		ControlMotor(0,0);
	}
}
 80021fe:	e00b      	b.n	8002218 <driveSpeed+0x34>
	else if (dir == MOTORDC_CW){
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b01      	cmp	r3, #1
 8002204:	d104      	bne.n	8002210 <driveSpeed+0x2c>
		ControlMotor(0,pwmVal);
 8002206:	6839      	ldr	r1, [r7, #0]
 8002208:	2000      	movs	r0, #0
 800220a:	f7ff ffd5 	bl	80021b8 <ControlMotor>
}
 800220e:	e003      	b.n	8002218 <driveSpeed+0x34>
		ControlMotor(0,0);
 8002210:	2100      	movs	r1, #0
 8002212:	2000      	movs	r0, #0
 8002214:	f7ff ffd0 	bl	80021b8 <ControlMotor>
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <driveSpeed_tail>:
int pre_angle;
int angle;//goc can huong toi 810
int break_step;
int n, x;

void driveSpeed_tail(int dir , int pwmVal){
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
	if (dir == MOTORDC_CCW){
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002230:	d108      	bne.n	8002244 <driveSpeed_tail+0x24>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pwmVal);
 8002232:	4b11      	ldr	r3, [pc, #68]	; (8002278 <driveSpeed_tail+0x58>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800223a:	4b0f      	ldr	r3, [pc, #60]	; (8002278 <driveSpeed_tail+0x58>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2200      	movs	r2, #0
 8002240:	639a      	str	r2, [r3, #56]	; 0x38
	}
	else{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
	}
}
 8002242:	e013      	b.n	800226c <driveSpeed_tail+0x4c>
	else if (dir == MOTORDC_CW){
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2b01      	cmp	r3, #1
 8002248:	d108      	bne.n	800225c <driveSpeed_tail+0x3c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 800224a:	4b0b      	ldr	r3, [pc, #44]	; (8002278 <driveSpeed_tail+0x58>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2200      	movs	r2, #0
 8002250:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pwmVal);
 8002252:	4b09      	ldr	r3, [pc, #36]	; (8002278 <driveSpeed_tail+0x58>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	683a      	ldr	r2, [r7, #0]
 8002258:	639a      	str	r2, [r3, #56]	; 0x38
}
 800225a:	e007      	b.n	800226c <driveSpeed_tail+0x4c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 800225c:	4b06      	ldr	r3, [pc, #24]	; (8002278 <driveSpeed_tail+0x58>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2200      	movs	r2, #0
 8002262:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002264:	4b04      	ldr	r3, [pc, #16]	; (8002278 <driveSpeed_tail+0x58>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2200      	movs	r2, #0
 800226a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	20000488 	.word	0x20000488

0800227c <driveStep>:


void driveStep(){
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
	int n =0;
 8002282:	2300      	movs	r3, #0
 8002284:	607b      	str	r3, [r7, #4]
	// 900
	while(currentAngle != angle){
 8002286:	e044      	b.n	8002312 <driveStep+0x96>
		if( currentAngle < angle){
 8002288:	4b27      	ldr	r3, [pc, #156]	; (8002328 <driveStep+0xac>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4b27      	ldr	r3, [pc, #156]	; (800232c <driveStep+0xb0>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	429a      	cmp	r2, r3
 8002292:	da0c      	bge.n	80022ae <driveStep+0x32>
			HAL_GPIO_WritePin(Dir_GPIO_Port, Dir_Pin, 0);
 8002294:	2200      	movs	r2, #0
 8002296:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800229a:	4825      	ldr	r0, [pc, #148]	; (8002330 <driveStep+0xb4>)
 800229c:	f002 fc34 	bl	8004b08 <HAL_GPIO_WritePin>
			n = angle - currentAngle;
 80022a0:	4b22      	ldr	r3, [pc, #136]	; (800232c <driveStep+0xb0>)
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	4b20      	ldr	r3, [pc, #128]	; (8002328 <driveStep+0xac>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	607b      	str	r3, [r7, #4]
 80022ac:	e011      	b.n	80022d2 <driveStep+0x56>
		}
		else if( currentAngle > angle){
 80022ae:	4b1e      	ldr	r3, [pc, #120]	; (8002328 <driveStep+0xac>)
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	4b1e      	ldr	r3, [pc, #120]	; (800232c <driveStep+0xb0>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	dd0b      	ble.n	80022d2 <driveStep+0x56>
			HAL_GPIO_WritePin(Dir_GPIO_Port, Dir_Pin, 1);
 80022ba:	2201      	movs	r2, #1
 80022bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022c0:	481b      	ldr	r0, [pc, #108]	; (8002330 <driveStep+0xb4>)
 80022c2:	f002 fc21 	bl	8004b08 <HAL_GPIO_WritePin>
			n = currentAngle - angle;
 80022c6:	4b18      	ldr	r3, [pc, #96]	; (8002328 <driveStep+0xac>)
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	4b18      	ldr	r3, [pc, #96]	; (800232c <driveStep+0xb0>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	607b      	str	r3, [r7, #4]
		}
		for(int x = 0; x < n; x++) {
 80022d2:	2300      	movs	r3, #0
 80022d4:	603b      	str	r3, [r7, #0]
 80022d6:	e014      	b.n	8002302 <driveStep+0x86>
			HAL_GPIO_WritePin(En_GPIO_Port, En_Pin, 1);
 80022d8:	2201      	movs	r2, #1
 80022da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022de:	4815      	ldr	r0, [pc, #84]	; (8002334 <driveStep+0xb8>)
 80022e0:	f002 fc12 	bl	8004b08 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 80022e4:	2001      	movs	r0, #1
 80022e6:	f001 f941 	bl	800356c <HAL_Delay>
			HAL_GPIO_WritePin(En_GPIO_Port, En_Pin, 0);
 80022ea:	2200      	movs	r2, #0
 80022ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022f0:	4810      	ldr	r0, [pc, #64]	; (8002334 <driveStep+0xb8>)
 80022f2:	f002 fc09 	bl	8004b08 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 80022f6:	2001      	movs	r0, #1
 80022f8:	f001 f938 	bl	800356c <HAL_Delay>
		for(int x = 0; x < n; x++) {
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	3301      	adds	r3, #1
 8002300:	603b      	str	r3, [r7, #0]
 8002302:	683a      	ldr	r2, [r7, #0]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	429a      	cmp	r2, r3
 8002308:	dbe6      	blt.n	80022d8 <driveStep+0x5c>
		}

		currentAngle = angle;
 800230a:	4b08      	ldr	r3, [pc, #32]	; (800232c <driveStep+0xb0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a06      	ldr	r2, [pc, #24]	; (8002328 <driveStep+0xac>)
 8002310:	6013      	str	r3, [r2, #0]
	while(currentAngle != angle){
 8002312:	4b05      	ldr	r3, [pc, #20]	; (8002328 <driveStep+0xac>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	4b05      	ldr	r3, [pc, #20]	; (800232c <driveStep+0xb0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	429a      	cmp	r2, r3
 800231c:	d1b4      	bne.n	8002288 <driveStep+0xc>
	}
}
 800231e:	bf00      	nop
 8002320:	bf00      	nop
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	2000076c 	.word	0x2000076c
 800232c:	20000770 	.word	0x20000770
 8002330:	40021000 	.word	0x40021000
 8002334:	40020400 	.word	0x40020400

08002338 <upHandle>:

uint8_t moveup;
uint8_t gunReady;
void upHandle(void){
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
	driveSpeed_tail(MOTORDC_CW, 200);
 800233c:	21c8      	movs	r1, #200	; 0xc8
 800233e:	2001      	movs	r0, #1
 8002340:	f7ff ff6e 	bl	8002220 <driveSpeed_tail>
	while(1){
	  if(!HAL_GPIO_ReadPin(UpperRingSS_GPIO_Port, UpperRingSS_Pin)){
 8002344:	2180      	movs	r1, #128	; 0x80
 8002346:	480b      	ldr	r0, [pc, #44]	; (8002374 <upHandle+0x3c>)
 8002348:	f002 fbc6 	bl	8004ad8 <HAL_GPIO_ReadPin>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f8      	bne.n	8002344 <upHandle+0xc>
		  driveSpeed_tail(1, 0);
 8002352:	2100      	movs	r1, #0
 8002354:	2001      	movs	r0, #1
 8002356:	f7ff ff63 	bl	8002220 <driveSpeed_tail>
		  osDelay(100);
 800235a:	2064      	movs	r0, #100	; 0x64
 800235c:	f005 f9ff 	bl	800775e <osDelay>
		  angle = 950;
 8002360:	4b05      	ldr	r3, [pc, #20]	; (8002378 <upHandle+0x40>)
 8002362:	f240 32b6 	movw	r2, #950	; 0x3b6
 8002366:	601a      	str	r2, [r3, #0]
		  moveup = 1;
 8002368:	4b04      	ldr	r3, [pc, #16]	; (800237c <upHandle+0x44>)
 800236a:	2201      	movs	r2, #1
 800236c:	701a      	strb	r2, [r3, #0]
		  break;
 800236e:	bf00      	nop
	  }
	}
}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40020000 	.word	0x40020000
 8002378:	20000770 	.word	0x20000770
 800237c:	20000774 	.word	0x20000774

08002380 <downHandle>:

void downHandle(){
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
	driveSpeed_tail(MOTORDC_CCW,200);
 8002384:	21c8      	movs	r1, #200	; 0xc8
 8002386:	f04f 30ff 	mov.w	r0, #4294967295
 800238a:	f7ff ff49 	bl	8002220 <driveSpeed_tail>
	while(1)
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 1){
 800238e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002392:	4808      	ldr	r0, [pc, #32]	; (80023b4 <downHandle+0x34>)
 8002394:	f002 fba0 	bl	8004ad8 <HAL_GPIO_ReadPin>
 8002398:	4603      	mov	r3, r0
 800239a:	2b01      	cmp	r3, #1
 800239c:	d1f7      	bne.n	800238e <downHandle+0xe>
			driveSpeed_tail(1,0);
 800239e:	2100      	movs	r1, #0
 80023a0:	2001      	movs	r0, #1
 80023a2:	f7ff ff3d 	bl	8002220 <driveSpeed_tail>
			up = 0;
 80023a6:	4b04      	ldr	r3, [pc, #16]	; (80023b8 <downHandle+0x38>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
			break;
 80023ac:	bf00      	nop
		}

}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40020400 	.word	0x40020400
 80023b8:	20000760 	.word	0x20000760

080023bc <loadingProcess>:


void loadingProcess(void){
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
	upHandle();
 80023c0:	f7ff ffba 	bl	8002338 <upHandle>
	if(moveup){
 80023c4:	4b09      	ldr	r3, [pc, #36]	; (80023ec <loadingProcess+0x30>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d004      	beq.n	80023d6 <loadingProcess+0x1a>
		driveStep();
 80023cc:	f7ff ff56 	bl	800227c <driveStep>
		moveup = 0;
 80023d0:	4b06      	ldr	r3, [pc, #24]	; (80023ec <loadingProcess+0x30>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	701a      	strb	r2, [r3, #0]
	}
	angle  = 0;
 80023d6:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <loadingProcess+0x34>)
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
	driveStep();
 80023dc:	f7ff ff4e 	bl	800227c <driveStep>
	gunReady = 1;
 80023e0:	4b04      	ldr	r3, [pc, #16]	; (80023f4 <loadingProcess+0x38>)
 80023e2:	2201      	movs	r2, #1
 80023e4:	701a      	strb	r2, [r3, #0]
}
 80023e6:	bf00      	nop
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	20000774 	.word	0x20000774
 80023f0:	20000770 	.word	0x20000770
 80023f4:	20000775 	.word	0x20000775

080023f8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b08a      	sub	sp, #40	; 0x28
 80023fc:	af08      	add	r7, sp, #32
 80023fe:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
//	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)a, 1);
//	  osDelay(5);
cambien = HAL_GPIO_ReadPin(cb_vong_GPIO_Port, cb_vong_Pin);
 8002400:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002404:	4898      	ldr	r0, [pc, #608]	; (8002668 <StartDefaultTask+0x270>)
 8002406:	f002 fb67 	bl	8004ad8 <HAL_GPIO_ReadPin>
 800240a:	4603      	mov	r3, r0
 800240c:	461a      	mov	r2, r3
 800240e:	4b97      	ldr	r3, [pc, #604]	; (800266c <StartDefaultTask+0x274>)
 8002410:	701a      	strb	r2, [r3, #0]


		if(DataTayGame[1]== 128&&DataTayGame[2]==0){
 8002412:	4b97      	ldr	r3, [pc, #604]	; (8002670 <StartDefaultTask+0x278>)
 8002414:	785b      	ldrb	r3, [r3, #1]
 8002416:	2b80      	cmp	r3, #128	; 0x80
 8002418:	d10f      	bne.n	800243a <StartDefaultTask+0x42>
 800241a:	4b95      	ldr	r3, [pc, #596]	; (8002670 <StartDefaultTask+0x278>)
 800241c:	789b      	ldrb	r3, [r3, #2]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d10b      	bne.n	800243a <StartDefaultTask+0x42>
			loadingProcess();
 8002422:	f7ff ffcb 	bl	80023bc <loadingProcess>

			if(gunReady){
 8002426:	4b93      	ldr	r3, [pc, #588]	; (8002674 <StartDefaultTask+0x27c>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d005      	beq.n	800243a <StartDefaultTask+0x42>
			ControlGun(1);
 800242e:	2001      	movs	r0, #1
 8002430:	f7fe ffc6 	bl	80013c0 <ControlGun>
			gunReady = 0;
 8002434:	4b8f      	ldr	r3, [pc, #572]	; (8002674 <StartDefaultTask+0x27c>)
 8002436:	2200      	movs	r2, #0
 8002438:	701a      	strb	r2, [r3, #0]
			}



		}
		if(DataTayGame[1]== 64&&DataTayGame[2]==0){
 800243a:	4b8d      	ldr	r3, [pc, #564]	; (8002670 <StartDefaultTask+0x278>)
 800243c:	785b      	ldrb	r3, [r3, #1]
 800243e:	2b40      	cmp	r3, #64	; 0x40
 8002440:	d109      	bne.n	8002456 <StartDefaultTask+0x5e>
 8002442:	4b8b      	ldr	r3, [pc, #556]	; (8002670 <StartDefaultTask+0x278>)
 8002444:	789b      	ldrb	r3, [r3, #2]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d105      	bne.n	8002456 <StartDefaultTask+0x5e>
			up = 1;
 800244a:	4b8b      	ldr	r3, [pc, #556]	; (8002678 <StartDefaultTask+0x280>)
 800244c:	2201      	movs	r2, #1
 800244e:	601a      	str	r2, [r3, #0]

				gun = 2;
 8002450:	4b8a      	ldr	r3, [pc, #552]	; (800267c <StartDefaultTask+0x284>)
 8002452:	2202      	movs	r2, #2
 8002454:	601a      	str	r2, [r3, #0]


		}
		if(DataTayGame[1]== 32&&DataTayGame[2]==0){
 8002456:	4b86      	ldr	r3, [pc, #536]	; (8002670 <StartDefaultTask+0x278>)
 8002458:	785b      	ldrb	r3, [r3, #1]
 800245a:	2b20      	cmp	r3, #32
 800245c:	d109      	bne.n	8002472 <StartDefaultTask+0x7a>
 800245e:	4b84      	ldr	r3, [pc, #528]	; (8002670 <StartDefaultTask+0x278>)
 8002460:	789b      	ldrb	r3, [r3, #2]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d105      	bne.n	8002472 <StartDefaultTask+0x7a>
			up = 1;
 8002466:	4b84      	ldr	r3, [pc, #528]	; (8002678 <StartDefaultTask+0x280>)
 8002468:	2201      	movs	r2, #1
 800246a:	601a      	str	r2, [r3, #0]

				gun = 3;
 800246c:	4b83      	ldr	r3, [pc, #524]	; (800267c <StartDefaultTask+0x284>)
 800246e:	2203      	movs	r2, #3
 8002470:	601a      	str	r2, [r3, #0]
		}



	  /*Nhấn nút F1*/
	  if(DataTayGame[7] == 128 && !DangThucThi){
 8002472:	4b7f      	ldr	r3, [pc, #508]	; (8002670 <StartDefaultTask+0x278>)
 8002474:	79db      	ldrb	r3, [r3, #7]
 8002476:	2b80      	cmp	r3, #128	; 0x80
 8002478:	f040 812a 	bne.w	80026d0 <StartDefaultTask+0x2d8>
 800247c:	4b80      	ldr	r3, [pc, #512]	; (8002680 <StartDefaultTask+0x288>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	f040 8125 	bne.w	80026d0 <StartDefaultTask+0x2d8>
		  step = 0;
 8002486:	4b7f      	ldr	r3, [pc, #508]	; (8002684 <StartDefaultTask+0x28c>)
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
		  if(trangthai == 0){
 800248c:	4b7e      	ldr	r3, [pc, #504]	; (8002688 <StartDefaultTask+0x290>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	f040 80aa 	bne.w	80025ea <StartDefaultTask+0x1f2>
			  forward = 0;
 8002496:	4b7d      	ldr	r3, [pc, #500]	; (800268c <StartDefaultTask+0x294>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
			  RotatePid = 0;
 800249c:	4b7c      	ldr	r3, [pc, #496]	; (8002690 <StartDefaultTask+0x298>)
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
			  ControlDriver(0, 1, 0, 300, 0, 1, 0, 300, 0, 1, 0, 300);
 80024a2:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80024a6:	9307      	str	r3, [sp, #28]
 80024a8:	2300      	movs	r3, #0
 80024aa:	9306      	str	r3, [sp, #24]
 80024ac:	2301      	movs	r3, #1
 80024ae:	9305      	str	r3, [sp, #20]
 80024b0:	2300      	movs	r3, #0
 80024b2:	9304      	str	r3, [sp, #16]
 80024b4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80024b8:	9303      	str	r3, [sp, #12]
 80024ba:	2300      	movs	r3, #0
 80024bc:	9302      	str	r3, [sp, #8]
 80024be:	2301      	movs	r3, #1
 80024c0:	9301      	str	r3, [sp, #4]
 80024c2:	2300      	movs	r3, #0
 80024c4:	9300      	str	r3, [sp, #0]
 80024c6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80024ca:	2200      	movs	r2, #0
 80024cc:	2101      	movs	r1, #1
 80024ce:	2000      	movs	r0, #0
 80024d0:	f7fe feb6 	bl	8001240 <ControlDriver>
			  osDelay(1000);
 80024d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024d8:	f005 f941 	bl	800775e <osDelay>

			  // #2 chay thang trong 3.8s
			  goc_target = 5;
 80024dc:	4b6d      	ldr	r3, [pc, #436]	; (8002694 <StartDefaultTask+0x29c>)
 80024de:	2205      	movs	r2, #5
 80024e0:	601a      	str	r2, [r3, #0]
			  forward = 1;
 80024e2:	4b6a      	ldr	r3, [pc, #424]	; (800268c <StartDefaultTask+0x294>)
 80024e4:	2201      	movs	r2, #1
 80024e6:	601a      	str	r2, [r3, #0]
			  v_t = 80;
 80024e8:	4b6b      	ldr	r3, [pc, #428]	; (8002698 <StartDefaultTask+0x2a0>)
 80024ea:	2250      	movs	r2, #80	; 0x50
 80024ec:	601a      	str	r2, [r3, #0]
			  osDelay(6000);
 80024ee:	f241 7070 	movw	r0, #6000	; 0x1770
 80024f2:	f005 f934 	bl	800775e <osDelay>
			  // #3 thang gap trong 550ms
			  v_t = 0;
 80024f6:	4b68      	ldr	r3, [pc, #416]	; (8002698 <StartDefaultTask+0x2a0>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]
			  osDelay(500);
 80024fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002500:	f005 f92d 	bl	800775e <osDelay>
			  forward = 0;
 8002504:	4b61      	ldr	r3, [pc, #388]	; (800268c <StartDefaultTask+0x294>)
 8002506:	2200      	movs	r2, #0
 8002508:	601a      	str	r2, [r3, #0]
			  RotatePid = 0;
 800250a:	4b61      	ldr	r3, [pc, #388]	; (8002690 <StartDefaultTask+0x298>)
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
			  // #4 tha troi trong 3s
			  ControlDriver(0, 1, 0, (300-2*e1), 0, 1, 0, (300-2*e1), 0, 1, 0, (300+2*e1));
 8002510:	4b62      	ldr	r3, [pc, #392]	; (800269c <StartDefaultTask+0x2a4>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8002518:	b29b      	uxth	r3, r3
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	b299      	uxth	r1, r3
 800251e:	4b5f      	ldr	r3, [pc, #380]	; (800269c <StartDefaultTask+0x2a4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8002526:	b29b      	uxth	r3, r3
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	b29b      	uxth	r3, r3
 800252c:	4a5b      	ldr	r2, [pc, #364]	; (800269c <StartDefaultTask+0x2a4>)
 800252e:	6812      	ldr	r2, [r2, #0]
 8002530:	3296      	adds	r2, #150	; 0x96
 8002532:	b292      	uxth	r2, r2
 8002534:	0052      	lsls	r2, r2, #1
 8002536:	b292      	uxth	r2, r2
 8002538:	9207      	str	r2, [sp, #28]
 800253a:	2200      	movs	r2, #0
 800253c:	9206      	str	r2, [sp, #24]
 800253e:	2201      	movs	r2, #1
 8002540:	9205      	str	r2, [sp, #20]
 8002542:	2200      	movs	r2, #0
 8002544:	9204      	str	r2, [sp, #16]
 8002546:	9303      	str	r3, [sp, #12]
 8002548:	2300      	movs	r3, #0
 800254a:	9302      	str	r3, [sp, #8]
 800254c:	2301      	movs	r3, #1
 800254e:	9301      	str	r3, [sp, #4]
 8002550:	2300      	movs	r3, #0
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	460b      	mov	r3, r1
 8002556:	2200      	movs	r2, #0
 8002558:	2101      	movs	r1, #1
 800255a:	2000      	movs	r0, #0
 800255c:	f7fe fe70 	bl	8001240 <ControlDriver>
			  osDelay(1000);
 8002560:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002564:	f005 f8fb 	bl	800775e <osDelay>
			  ControlDriver(0, 1, 0, (300), 0, 1, 0, (300), 0, 1, 0, (300));
 8002568:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800256c:	9307      	str	r3, [sp, #28]
 800256e:	2300      	movs	r3, #0
 8002570:	9306      	str	r3, [sp, #24]
 8002572:	2301      	movs	r3, #1
 8002574:	9305      	str	r3, [sp, #20]
 8002576:	2300      	movs	r3, #0
 8002578:	9304      	str	r3, [sp, #16]
 800257a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800257e:	9303      	str	r3, [sp, #12]
 8002580:	2300      	movs	r3, #0
 8002582:	9302      	str	r3, [sp, #8]
 8002584:	2301      	movs	r3, #1
 8002586:	9301      	str	r3, [sp, #4]
 8002588:	2300      	movs	r3, #0
 800258a:	9300      	str	r3, [sp, #0]
 800258c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002590:	2200      	movs	r2, #0
 8002592:	2101      	movs	r1, #1
 8002594:	2000      	movs	r0, #0
 8002596:	f7fe fe53 	bl	8001240 <ControlDriver>
			  osDelay(2000);
 800259a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800259e:	f005 f8de 	bl	800775e <osDelay>
			  // #5 quay 20 do trong 8s
			  ControlDriver(0, 1, 0, (200), 0, 1, 0, (400), 0, 1, 0, (600));
 80025a2:	f44f 7316 	mov.w	r3, #600	; 0x258
 80025a6:	9307      	str	r3, [sp, #28]
 80025a8:	2300      	movs	r3, #0
 80025aa:	9306      	str	r3, [sp, #24]
 80025ac:	2301      	movs	r3, #1
 80025ae:	9305      	str	r3, [sp, #20]
 80025b0:	2300      	movs	r3, #0
 80025b2:	9304      	str	r3, [sp, #16]
 80025b4:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80025b8:	9303      	str	r3, [sp, #12]
 80025ba:	2300      	movs	r3, #0
 80025bc:	9302      	str	r3, [sp, #8]
 80025be:	2301      	movs	r3, #1
 80025c0:	9301      	str	r3, [sp, #4]
 80025c2:	2300      	movs	r3, #0
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	23c8      	movs	r3, #200	; 0xc8
 80025c8:	2200      	movs	r2, #0
 80025ca:	2101      	movs	r1, #1
 80025cc:	2000      	movs	r0, #0
 80025ce:	f7fe fe37 	bl	8001240 <ControlDriver>
			  osDelay(2000);
 80025d2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80025d6:	f005 f8c2 	bl	800775e <osDelay>
			  goc_target2 = -30;
 80025da:	4b31      	ldr	r3, [pc, #196]	; (80026a0 <StartDefaultTask+0x2a8>)
 80025dc:	f06f 021d 	mvn.w	r2, #29
 80025e0:	601a      	str	r2, [r3, #0]

			  RotatePid = 1;
 80025e2:	4b2b      	ldr	r3, [pc, #172]	; (8002690 <StartDefaultTask+0x298>)
 80025e4:	2201      	movs	r2, #1
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	e069      	b.n	80026be <StartDefaultTask+0x2c6>
		  }
		  else if (trangthai == 1){
 80025ea:	4b27      	ldr	r3, [pc, #156]	; (8002688 <StartDefaultTask+0x290>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d105      	bne.n	80025fe <StartDefaultTask+0x206>
			  downHandle();
 80025f2:	f7ff fec5 	bl	8002380 <downHandle>
			  POS_target = -550;
 80025f6:	4b2b      	ldr	r3, [pc, #172]	; (80026a4 <StartDefaultTask+0x2ac>)
 80025f8:	4a2b      	ldr	r2, [pc, #172]	; (80026a8 <StartDefaultTask+0x2b0>)
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	e05f      	b.n	80026be <StartDefaultTask+0x2c6>

		  }
		  else if (trangthai == 2){
 80025fe:	4b22      	ldr	r3, [pc, #136]	; (8002688 <StartDefaultTask+0x290>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	2b02      	cmp	r3, #2
 8002604:	d152      	bne.n	80026ac <StartDefaultTask+0x2b4>
			  forward = 0;
 8002606:	4b21      	ldr	r3, [pc, #132]	; (800268c <StartDefaultTask+0x294>)
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
			  RotatePid = 0;
 800260c:	4b20      	ldr	r3, [pc, #128]	; (8002690 <StartDefaultTask+0x298>)
 800260e:	2200      	movs	r2, #0
 8002610:	601a      	str	r2, [r3, #0]
			  ControlDriver(0, 1, 0, 300, 0, 1, 0, 300, 0, 1, 0, 300);
 8002612:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002616:	9307      	str	r3, [sp, #28]
 8002618:	2300      	movs	r3, #0
 800261a:	9306      	str	r3, [sp, #24]
 800261c:	2301      	movs	r3, #1
 800261e:	9305      	str	r3, [sp, #20]
 8002620:	2300      	movs	r3, #0
 8002622:	9304      	str	r3, [sp, #16]
 8002624:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002628:	9303      	str	r3, [sp, #12]
 800262a:	2300      	movs	r3, #0
 800262c:	9302      	str	r3, [sp, #8]
 800262e:	2301      	movs	r3, #1
 8002630:	9301      	str	r3, [sp, #4]
 8002632:	2300      	movs	r3, #0
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800263a:	2200      	movs	r2, #0
 800263c:	2101      	movs	r1, #1
 800263e:	2000      	movs	r0, #0
 8002640:	f7fe fdfe 	bl	8001240 <ControlDriver>
			  osDelay(1000);
 8002644:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002648:	f005 f889 	bl	800775e <osDelay>
			  goc_target = -30;
 800264c:	4b11      	ldr	r3, [pc, #68]	; (8002694 <StartDefaultTask+0x29c>)
 800264e:	f06f 021d 	mvn.w	r2, #29
 8002652:	601a      	str	r2, [r3, #0]
			  forward = 1;
 8002654:	4b0d      	ldr	r3, [pc, #52]	; (800268c <StartDefaultTask+0x294>)
 8002656:	2201      	movs	r2, #1
 8002658:	601a      	str	r2, [r3, #0]
			  v_t = 50;
 800265a:	4b0f      	ldr	r3, [pc, #60]	; (8002698 <StartDefaultTask+0x2a0>)
 800265c:	2232      	movs	r2, #50	; 0x32
 800265e:	601a      	str	r2, [r3, #0]
			  batvong();
 8002660:	f7ff fbdc 	bl	8001e1c <batvong>
 8002664:	e02b      	b.n	80026be <StartDefaultTask+0x2c6>
 8002666:	bf00      	nop
 8002668:	40020800 	.word	0x40020800
 800266c:	20000758 	.word	0x20000758
 8002670:	200006ac 	.word	0x200006ac
 8002674:	20000775 	.word	0x20000775
 8002678:	20000760 	.word	0x20000760
 800267c:	200006fc 	.word	0x200006fc
 8002680:	200006bc 	.word	0x200006bc
 8002684:	20000776 	.word	0x20000776
 8002688:	20000777 	.word	0x20000777
 800268c:	20000640 	.word	0x20000640
 8002690:	20000688 	.word	0x20000688
 8002694:	20000638 	.word	0x20000638
 8002698:	20000644 	.word	0x20000644
 800269c:	20000650 	.word	0x20000650
 80026a0:	2000064c 	.word	0x2000064c
 80026a4:	20000710 	.word	0x20000710
 80026a8:	fffffdda 	.word	0xfffffdda

		  }
		  else if (trangthai == 3){
 80026ac:	4baa      	ldr	r3, [pc, #680]	; (8002958 <StartDefaultTask+0x560>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	2b03      	cmp	r3, #3
 80026b2:	d104      	bne.n	80026be <StartDefaultTask+0x2c6>
			  POS_target = 0;
 80026b4:	4ba9      	ldr	r3, [pc, #676]	; (800295c <StartDefaultTask+0x564>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	601a      	str	r2, [r3, #0]
			  upHandle();
 80026ba:	f7ff fe3d 	bl	8002338 <upHandle>
//
//		  forward = 1;
//		  v_t = 20;
//		  osDelay(2000);
//		  v_t = 0;
		  trangthai++;
 80026be:	4ba6      	ldr	r3, [pc, #664]	; (8002958 <StartDefaultTask+0x560>)
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	3301      	adds	r3, #1
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	4ba4      	ldr	r3, [pc, #656]	; (8002958 <StartDefaultTask+0x560>)
 80026c8:	701a      	strb	r2, [r3, #0]
		  DangThucThi = 1;
 80026ca:	4ba5      	ldr	r3, [pc, #660]	; (8002960 <StartDefaultTask+0x568>)
 80026cc:	2201      	movs	r2, #1
 80026ce:	601a      	str	r2, [r3, #0]
	  }

////
	  /*Nhấn nút F2*/
	  if(DataTayGame[7] == 64 && !DangThucThi){
 80026d0:	4ba4      	ldr	r3, [pc, #656]	; (8002964 <StartDefaultTask+0x56c>)
 80026d2:	79db      	ldrb	r3, [r3, #7]
 80026d4:	2b40      	cmp	r3, #64	; 0x40
 80026d6:	d161      	bne.n	800279c <StartDefaultTask+0x3a4>
 80026d8:	4ba1      	ldr	r3, [pc, #644]	; (8002960 <StartDefaultTask+0x568>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d15d      	bne.n	800279c <StartDefaultTask+0x3a4>
		  step = 1;
 80026e0:	4ba1      	ldr	r3, [pc, #644]	; (8002968 <StartDefaultTask+0x570>)
 80026e2:	2201      	movs	r2, #1
 80026e4:	701a      	strb	r2, [r3, #0]
//		  ControlDriver(0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0);
//		  osDelay(2000);
//		  ControlDriver(3, 1, 0, 0, 3, 1, 0, 0, 3, 1, 0, 0);

		  //#1 quay goc on dinh banh xe trong 2s
		  forward = 0;
 80026e6:	4ba1      	ldr	r3, [pc, #644]	; (800296c <StartDefaultTask+0x574>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
		  RotatePid = 0;
 80026ec:	4ba0      	ldr	r3, [pc, #640]	; (8002970 <StartDefaultTask+0x578>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	601a      	str	r2, [r3, #0]
		  ControlDriver(0, 1, 0, 200, 0, -1, 0, 400, 0, 1, 0, 600);
 80026f2:	f44f 7316 	mov.w	r3, #600	; 0x258
 80026f6:	9307      	str	r3, [sp, #28]
 80026f8:	2300      	movs	r3, #0
 80026fa:	9306      	str	r3, [sp, #24]
 80026fc:	2301      	movs	r3, #1
 80026fe:	9305      	str	r3, [sp, #20]
 8002700:	2300      	movs	r3, #0
 8002702:	9304      	str	r3, [sp, #16]
 8002704:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002708:	9303      	str	r3, [sp, #12]
 800270a:	2300      	movs	r3, #0
 800270c:	9302      	str	r3, [sp, #8]
 800270e:	f04f 33ff 	mov.w	r3, #4294967295
 8002712:	9301      	str	r3, [sp, #4]
 8002714:	2300      	movs	r3, #0
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	23c8      	movs	r3, #200	; 0xc8
 800271a:	2200      	movs	r2, #0
 800271c:	2101      	movs	r1, #1
 800271e:	2000      	movs	r0, #0
 8002720:	f7fe fd8e 	bl	8001240 <ControlDriver>
		  osDelay(2000);
 8002724:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002728:	f005 f819 	bl	800775e <osDelay>
		  //#2 quay goc trong 8s
		  goc_target2 = -90;
 800272c:	4b91      	ldr	r3, [pc, #580]	; (8002974 <StartDefaultTask+0x57c>)
 800272e:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8002732:	601a      	str	r2, [r3, #0]
		  RotatePid = 1;
 8002734:	4b8e      	ldr	r3, [pc, #568]	; (8002970 <StartDefaultTask+0x578>)
 8002736:	2201      	movs	r2, #1
 8002738:	601a      	str	r2, [r3, #0]
		  osDelay(10000);
 800273a:	f242 7010 	movw	r0, #10000	; 0x2710
 800273e:	f005 f80e 	bl	800775e <osDelay>
		  //#3 quay goc on donh banh xe trong 2s
		  RotatePid = 0;
 8002742:	4b8b      	ldr	r3, [pc, #556]	; (8002970 <StartDefaultTask+0x578>)
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]
		  ControlDriver(0, 1, 0, 100, 0, 1, 0, 100, 0, 1, 0, 100);
 8002748:	2364      	movs	r3, #100	; 0x64
 800274a:	9307      	str	r3, [sp, #28]
 800274c:	2300      	movs	r3, #0
 800274e:	9306      	str	r3, [sp, #24]
 8002750:	2301      	movs	r3, #1
 8002752:	9305      	str	r3, [sp, #20]
 8002754:	2300      	movs	r3, #0
 8002756:	9304      	str	r3, [sp, #16]
 8002758:	2364      	movs	r3, #100	; 0x64
 800275a:	9303      	str	r3, [sp, #12]
 800275c:	2300      	movs	r3, #0
 800275e:	9302      	str	r3, [sp, #8]
 8002760:	2301      	movs	r3, #1
 8002762:	9301      	str	r3, [sp, #4]
 8002764:	2300      	movs	r3, #0
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	2364      	movs	r3, #100	; 0x64
 800276a:	2200      	movs	r2, #0
 800276c:	2101      	movs	r1, #1
 800276e:	2000      	movs	r0, #0
 8002770:	f7fe fd66 	bl	8001240 <ControlDriver>
		  osDelay(2000);
 8002774:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002778:	f004 fff1 	bl	800775e <osDelay>
		  //#4 chay theo goc -90
		  goc_target = -90;
 800277c:	4b7e      	ldr	r3, [pc, #504]	; (8002978 <StartDefaultTask+0x580>)
 800277e:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8002782:	601a      	str	r2, [r3, #0]
		  batthanh();
 8002784:	f7ff faa2 	bl	8001ccc <batthanh>
		  goc_target2 = -90;
 8002788:	4b7a      	ldr	r3, [pc, #488]	; (8002974 <StartDefaultTask+0x57c>)
 800278a:	f06f 0259 	mvn.w	r2, #89	; 0x59
 800278e:	601a      	str	r2, [r3, #0]
		  RotatePid = 1;
 8002790:	4b77      	ldr	r3, [pc, #476]	; (8002970 <StartDefaultTask+0x578>)
 8002792:	2201      	movs	r2, #1
 8002794:	601a      	str	r2, [r3, #0]
		  DangThucThi = 1;
 8002796:	4b72      	ldr	r3, [pc, #456]	; (8002960 <StartDefaultTask+0x568>)
 8002798:	2201      	movs	r2, #1
 800279a:	601a      	str	r2, [r3, #0]
	  }
////
////	  /*Nhấn nút F3*/
	if(DataTayGame[7] == 32 && !DangThucThi){
 800279c:	4b71      	ldr	r3, [pc, #452]	; (8002964 <StartDefaultTask+0x56c>)
 800279e:	79db      	ldrb	r3, [r3, #7]
 80027a0:	2b20      	cmp	r3, #32
 80027a2:	d159      	bne.n	8002858 <StartDefaultTask+0x460>
 80027a4:	4b6e      	ldr	r3, [pc, #440]	; (8002960 <StartDefaultTask+0x568>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d155      	bne.n	8002858 <StartDefaultTask+0x460>
		step = 2;
 80027ac:	4b6e      	ldr	r3, [pc, #440]	; (8002968 <StartDefaultTask+0x570>)
 80027ae:	2202      	movs	r2, #2
 80027b0:	701a      	strb	r2, [r3, #0]
		forward = 0;
 80027b2:	4b6e      	ldr	r3, [pc, #440]	; (800296c <StartDefaultTask+0x574>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
		RotatePid = 0;
 80027b8:	4b6d      	ldr	r3, [pc, #436]	; (8002970 <StartDefaultTask+0x578>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]
        goc_target = -90;
 80027be:	4b6e      	ldr	r3, [pc, #440]	; (8002978 <StartDefaultTask+0x580>)
 80027c0:	f06f 0259 	mvn.w	r2, #89	; 0x59
 80027c4:	601a      	str	r2, [r3, #0]
		ControlDriver(0, 1, 0, 600, 0, 1, 0, 600, 0, 1, 0, 600);
 80027c6:	f44f 7316 	mov.w	r3, #600	; 0x258
 80027ca:	9307      	str	r3, [sp, #28]
 80027cc:	2300      	movs	r3, #0
 80027ce:	9306      	str	r3, [sp, #24]
 80027d0:	2301      	movs	r3, #1
 80027d2:	9305      	str	r3, [sp, #20]
 80027d4:	2300      	movs	r3, #0
 80027d6:	9304      	str	r3, [sp, #16]
 80027d8:	f44f 7316 	mov.w	r3, #600	; 0x258
 80027dc:	9303      	str	r3, [sp, #12]
 80027de:	2300      	movs	r3, #0
 80027e0:	9302      	str	r3, [sp, #8]
 80027e2:	2301      	movs	r3, #1
 80027e4:	9301      	str	r3, [sp, #4]
 80027e6:	2300      	movs	r3, #0
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	f44f 7316 	mov.w	r3, #600	; 0x258
 80027ee:	2200      	movs	r2, #0
 80027f0:	2101      	movs	r1, #1
 80027f2:	2000      	movs	r0, #0
 80027f4:	f7fe fd24 	bl	8001240 <ControlDriver>
		osDelay(2000);
 80027f8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027fc:	f004 ffaf 	bl	800775e <osDelay>
		goc_target = pre_t;
 8002800:	4b5e      	ldr	r3, [pc, #376]	; (800297c <StartDefaultTask+0x584>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a5c      	ldr	r2, [pc, #368]	; (8002978 <StartDefaultTask+0x580>)
 8002806:	6013      	str	r3, [r2, #0]
		v_t = 20;
 8002808:	4b5d      	ldr	r3, [pc, #372]	; (8002980 <StartDefaultTask+0x588>)
 800280a:	2214      	movs	r2, #20
 800280c:	601a      	str	r2, [r3, #0]
		forward = 3 ;
 800280e:	4b57      	ldr	r3, [pc, #348]	; (800296c <StartDefaultTask+0x574>)
 8002810:	2203      	movs	r2, #3
 8002812:	601a      	str	r2, [r3, #0]
		osDelay(1000);
 8002814:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002818:	f004 ffa1 	bl	800775e <osDelay>
		batcot();
 800281c:	f7ff faa2 	bl	8001d64 <batcot>
//
//		osDelay(1000);
//
//		forward = 0;
//		RotatePid = 0;
		ControlDriver(0, 1, 0, 600, 0, 1, 0, 600, 0, 1, 0, 600);
 8002820:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002824:	9307      	str	r3, [sp, #28]
 8002826:	2300      	movs	r3, #0
 8002828:	9306      	str	r3, [sp, #24]
 800282a:	2301      	movs	r3, #1
 800282c:	9305      	str	r3, [sp, #20]
 800282e:	2300      	movs	r3, #0
 8002830:	9304      	str	r3, [sp, #16]
 8002832:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002836:	9303      	str	r3, [sp, #12]
 8002838:	2300      	movs	r3, #0
 800283a:	9302      	str	r3, [sp, #8]
 800283c:	2301      	movs	r3, #1
 800283e:	9301      	str	r3, [sp, #4]
 8002840:	2300      	movs	r3, #0
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002848:	2200      	movs	r2, #0
 800284a:	2101      	movs	r1, #1
 800284c:	2000      	movs	r0, #0
 800284e:	f7fe fcf7 	bl	8001240 <ControlDriver>

		DangThucThi = 1;
 8002852:	4b43      	ldr	r3, [pc, #268]	; (8002960 <StartDefaultTask+0x568>)
 8002854:	2201      	movs	r2, #1
 8002856:	601a      	str	r2, [r3, #0]
	}
////
//	  /*Nhấn nút F4*/
		if(DataTayGame[7] == 16 && !DangThucThi){
 8002858:	4b42      	ldr	r3, [pc, #264]	; (8002964 <StartDefaultTask+0x56c>)
 800285a:	79db      	ldrb	r3, [r3, #7]
 800285c:	2b10      	cmp	r3, #16
 800285e:	d13a      	bne.n	80028d6 <StartDefaultTask+0x4de>
 8002860:	4b3f      	ldr	r3, [pc, #252]	; (8002960 <StartDefaultTask+0x568>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d136      	bne.n	80028d6 <StartDefaultTask+0x4de>
			forward = 0;
 8002868:	4b40      	ldr	r3, [pc, #256]	; (800296c <StartDefaultTask+0x574>)
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
			RotatePid = 0;
 800286e:	4b40      	ldr	r3, [pc, #256]	; (8002970 <StartDefaultTask+0x578>)
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
			ControlDriver(0, 1, 0, 600, 0, 1, 0, 600, 0, 1, 0, 600);
 8002874:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002878:	9307      	str	r3, [sp, #28]
 800287a:	2300      	movs	r3, #0
 800287c:	9306      	str	r3, [sp, #24]
 800287e:	2301      	movs	r3, #1
 8002880:	9305      	str	r3, [sp, #20]
 8002882:	2300      	movs	r3, #0
 8002884:	9304      	str	r3, [sp, #16]
 8002886:	f44f 7316 	mov.w	r3, #600	; 0x258
 800288a:	9303      	str	r3, [sp, #12]
 800288c:	2300      	movs	r3, #0
 800288e:	9302      	str	r3, [sp, #8]
 8002890:	2301      	movs	r3, #1
 8002892:	9301      	str	r3, [sp, #4]
 8002894:	2300      	movs	r3, #0
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	f44f 7316 	mov.w	r3, #600	; 0x258
 800289c:	2200      	movs	r2, #0
 800289e:	2101      	movs	r1, #1
 80028a0:	2000      	movs	r0, #0
 80028a2:	f7fe fccd 	bl	8001240 <ControlDriver>
			osDelay(1000);
 80028a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80028aa:	f004 ff58 	bl	800775e <osDelay>
			goc_target = pre_t;
 80028ae:	4b33      	ldr	r3, [pc, #204]	; (800297c <StartDefaultTask+0x584>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a31      	ldr	r2, [pc, #196]	; (8002978 <StartDefaultTask+0x580>)
 80028b4:	6013      	str	r3, [r2, #0]
			v_t = 10;
 80028b6:	4b32      	ldr	r3, [pc, #200]	; (8002980 <StartDefaultTask+0x588>)
 80028b8:	220a      	movs	r2, #10
 80028ba:	601a      	str	r2, [r3, #0]
			forward = 3 ;
 80028bc:	4b2b      	ldr	r3, [pc, #172]	; (800296c <StartDefaultTask+0x574>)
 80028be:	2203      	movs	r2, #3
 80028c0:	601a      	str	r2, [r3, #0]
			osDelay(800);
 80028c2:	f44f 7048 	mov.w	r0, #800	; 0x320
 80028c6:	f004 ff4a 	bl	800775e <osDelay>
			v_t = 0;
 80028ca:	4b2d      	ldr	r3, [pc, #180]	; (8002980 <StartDefaultTask+0x588>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]


			DangThucThi = 1;
 80028d0:	4b23      	ldr	r3, [pc, #140]	; (8002960 <StartDefaultTask+0x568>)
 80028d2:	2201      	movs	r2, #1
 80028d4:	601a      	str	r2, [r3, #0]




	  /*Nhấn nút F5*/
	  if(DataTayGame[7] == 8 && !DangThucThi){
 80028d6:	4b23      	ldr	r3, [pc, #140]	; (8002964 <StartDefaultTask+0x56c>)
 80028d8:	79db      	ldrb	r3, [r3, #7]
 80028da:	2b08      	cmp	r3, #8
 80028dc:	d109      	bne.n	80028f2 <StartDefaultTask+0x4fa>
 80028de:	4b20      	ldr	r3, [pc, #128]	; (8002960 <StartDefaultTask+0x568>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d105      	bne.n	80028f2 <StartDefaultTask+0x4fa>
		  up = 2;
 80028e6:	4b27      	ldr	r3, [pc, #156]	; (8002984 <StartDefaultTask+0x58c>)
 80028e8:	2202      	movs	r2, #2
 80028ea:	601a      	str	r2, [r3, #0]
//		ControlDriver(0, 1, 0, 189, 0, 1, 0, 189, 0, 1, 0, 189);
//		  osDelay(4000);
//		  v_t = 0;
//		  osDelay(1000);

	  	  DangThucThi = 1;
 80028ec:	4b1c      	ldr	r3, [pc, #112]	; (8002960 <StartDefaultTask+0x568>)
 80028ee:	2201      	movs	r2, #1
 80028f0:	601a      	str	r2, [r3, #0]
	  }
//
	  /*Nhấn nút F8*/
	  if(DataTayGame[7] == 4 && !DangThucThi){
 80028f2:	4b1c      	ldr	r3, [pc, #112]	; (8002964 <StartDefaultTask+0x56c>)
 80028f4:	79db      	ldrb	r3, [r3, #7]
 80028f6:	2b04      	cmp	r3, #4
 80028f8:	d153      	bne.n	80029a2 <StartDefaultTask+0x5aa>
 80028fa:	4b19      	ldr	r3, [pc, #100]	; (8002960 <StartDefaultTask+0x568>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d14f      	bne.n	80029a2 <StartDefaultTask+0x5aa>

		  forward = 0;
 8002902:	4b1a      	ldr	r3, [pc, #104]	; (800296c <StartDefaultTask+0x574>)
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
			RotatePid = 0;
 8002908:	4b19      	ldr	r3, [pc, #100]	; (8002970 <StartDefaultTask+0x578>)
 800290a:	2200      	movs	r2, #0
 800290c:	601a      	str	r2, [r3, #0]
			ControlDriver(0, 1, 0, 600, 0, 1, 0, 600, 0, 1, 0, 600);
 800290e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002912:	9307      	str	r3, [sp, #28]
 8002914:	2300      	movs	r3, #0
 8002916:	9306      	str	r3, [sp, #24]
 8002918:	2301      	movs	r3, #1
 800291a:	9305      	str	r3, [sp, #20]
 800291c:	2300      	movs	r3, #0
 800291e:	9304      	str	r3, [sp, #16]
 8002920:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002924:	9303      	str	r3, [sp, #12]
 8002926:	2300      	movs	r3, #0
 8002928:	9302      	str	r3, [sp, #8]
 800292a:	2301      	movs	r3, #1
 800292c:	9301      	str	r3, [sp, #4]
 800292e:	2300      	movs	r3, #0
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002936:	2200      	movs	r2, #0
 8002938:	2101      	movs	r1, #1
 800293a:	2000      	movs	r0, #0
 800293c:	f7fe fc80 	bl	8001240 <ControlDriver>
			osDelay(1000);
 8002940:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002944:	f004 ff0b 	bl	800775e <osDelay>
			goc_target = pre_t;
 8002948:	4b0c      	ldr	r3, [pc, #48]	; (800297c <StartDefaultTask+0x584>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a0a      	ldr	r2, [pc, #40]	; (8002978 <StartDefaultTask+0x580>)
 800294e:	6013      	str	r3, [r2, #0]
			v_t = 10;
 8002950:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <StartDefaultTask+0x588>)
 8002952:	220a      	movs	r2, #10
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	e017      	b.n	8002988 <StartDefaultTask+0x590>
 8002958:	20000777 	.word	0x20000777
 800295c:	20000710 	.word	0x20000710
 8002960:	200006bc 	.word	0x200006bc
 8002964:	200006ac 	.word	0x200006ac
 8002968:	20000776 	.word	0x20000776
 800296c:	20000640 	.word	0x20000640
 8002970:	20000688 	.word	0x20000688
 8002974:	2000064c 	.word	0x2000064c
 8002978:	20000638 	.word	0x20000638
 800297c:	20000010 	.word	0x20000010
 8002980:	20000644 	.word	0x20000644
 8002984:	20000760 	.word	0x20000760
			forward = 4 ;
 8002988:	4b0b      	ldr	r3, [pc, #44]	; (80029b8 <StartDefaultTask+0x5c0>)
 800298a:	2204      	movs	r2, #4
 800298c:	601a      	str	r2, [r3, #0]
			osDelay(800);
 800298e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002992:	f004 fee4 	bl	800775e <osDelay>
			v_t = 0;
 8002996:	4b09      	ldr	r3, [pc, #36]	; (80029bc <StartDefaultTask+0x5c4>)
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
//		  ControlDriver(0, -1, 500, 90, 0, -1, 500, 90, 0, -1, 500, 90);
//		  DangThucThi = 1;

//		  ControlDriver(0, -1, 500, 60, 0, 1, 500, 120, 0, -1, 500, 180);
//
		  DangThucThi = 1;
 800299c:	4b08      	ldr	r3, [pc, #32]	; (80029c0 <StartDefaultTask+0x5c8>)
 800299e:	2201      	movs	r2, #1
 80029a0:	601a      	str	r2, [r3, #0]
	  }

	  if(DataTayGame[7] == 0){
 80029a2:	4b08      	ldr	r3, [pc, #32]	; (80029c4 <StartDefaultTask+0x5cc>)
 80029a4:	79db      	ldrb	r3, [r3, #7]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d102      	bne.n	80029b0 <StartDefaultTask+0x5b8>
		  DangThucThi = 0;
 80029aa:	4b05      	ldr	r3, [pc, #20]	; (80029c0 <StartDefaultTask+0x5c8>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	601a      	str	r2, [r3, #0]
	  }


	  osDelay(1);
 80029b0:	2001      	movs	r0, #1
 80029b2:	f004 fed4 	bl	800775e <osDelay>
cambien = HAL_GPIO_ReadPin(cb_vong_GPIO_Port, cb_vong_Pin);
 80029b6:	e523      	b.n	8002400 <StartDefaultTask+0x8>
 80029b8:	20000640 	.word	0x20000640
 80029bc:	20000644 	.word	0x20000644
 80029c0:	200006bc 	.word	0x200006bc
 80029c4:	200006ac 	.word	0x200006ac

080029c8 <TaskBlinkLed>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskBlinkLed */
void TaskBlinkLed(void const * argument)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
//	  System.CompassStatus = HAL_GPIO_ReadPin(CompassReady_GPIO_Port, CompassReady_Pin);
	  if(GocRobot != -999){
 80029d0:	4b0d      	ldr	r3, [pc, #52]	; (8002a08 <TaskBlinkLed+0x40>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a0d      	ldr	r2, [pc, #52]	; (8002a0c <TaskBlinkLed+0x44>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d00a      	beq.n	80029f0 <TaskBlinkLed+0x28>
		  System.CompassStatus = 1;
 80029da:	4b0d      	ldr	r3, [pc, #52]	; (8002a10 <TaskBlinkLed+0x48>)
 80029dc:	2201      	movs	r2, #1
 80029de:	605a      	str	r2, [r3, #4]
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80029e0:	2102      	movs	r1, #2
 80029e2:	480c      	ldr	r0, [pc, #48]	; (8002a14 <TaskBlinkLed+0x4c>)
 80029e4:	f002 f8a9 	bl	8004b3a <HAL_GPIO_TogglePin>
		  osDelay(50);
 80029e8:	2032      	movs	r0, #50	; 0x32
 80029ea:	f004 feb8 	bl	800775e <osDelay>
 80029ee:	e7ef      	b.n	80029d0 <TaskBlinkLed+0x8>
	  }
	  else {
		  System.CompassStatus = 0;
 80029f0:	4b07      	ldr	r3, [pc, #28]	; (8002a10 <TaskBlinkLed+0x48>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	605a      	str	r2, [r3, #4]
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80029f6:	2102      	movs	r1, #2
 80029f8:	4806      	ldr	r0, [pc, #24]	; (8002a14 <TaskBlinkLed+0x4c>)
 80029fa:	f002 f89e 	bl	8004b3a <HAL_GPIO_TogglePin>
		  osDelay(500);
 80029fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a02:	f004 feac 	bl	800775e <osDelay>
	  if(GocRobot != -999){
 8002a06:	e7e3      	b.n	80029d0 <TaskBlinkLed+0x8>
 8002a08:	200006b8 	.word	0x200006b8
 8002a0c:	fffffc19 	.word	0xfffffc19
 8002a10:	20000698 	.word	0x20000698
 8002a14:	40020000 	.word	0x40020000

08002a18 <TaskUART>:
*/

char DebugStr[200];
/* USER CODE END Header_TaskUART */
void TaskUART(void const * argument)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskUART */
  /* Infinite loop */
  for(;;)
  {

	  s1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8002a20:	2180      	movs	r1, #128	; 0x80
 8002a22:	4829      	ldr	r0, [pc, #164]	; (8002ac8 <TaskUART+0xb0>)
 8002a24:	f002 f858 	bl	8004ad8 <HAL_GPIO_ReadPin>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	4b27      	ldr	r3, [pc, #156]	; (8002acc <TaskUART+0xb4>)
 8002a2e:	601a      	str	r2, [r3, #0]
	  	  s2 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 8002a30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a34:	4826      	ldr	r0, [pc, #152]	; (8002ad0 <TaskUART+0xb8>)
 8002a36:	f002 f84f 	bl	8004ad8 <HAL_GPIO_ReadPin>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	4b25      	ldr	r3, [pc, #148]	; (8002ad4 <TaskUART+0xbc>)
 8002a40:	601a      	str	r2, [r3, #0]

	  	  if (up == 1){
 8002a42:	4b25      	ldr	r3, [pc, #148]	; (8002ad8 <TaskUART+0xc0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d102      	bne.n	8002a50 <TaskUART+0x38>
	  		  upHandle();
 8002a4a:	f7ff fc75 	bl	8002338 <upHandle>
 8002a4e:	e010      	b.n	8002a72 <TaskUART+0x5a>
	  	  }


	  	  else if (up == 2){
 8002a50:	4b21      	ldr	r3, [pc, #132]	; (8002ad8 <TaskUART+0xc0>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d102      	bne.n	8002a5e <TaskUART+0x46>
	  		  downHandle();
 8002a58:	f7ff fc92 	bl	8002380 <downHandle>
 8002a5c:	e009      	b.n	8002a72 <TaskUART+0x5a>

	  	  }

	  	  else if(up == 0){
 8002a5e:	4b1e      	ldr	r3, [pc, #120]	; (8002ad8 <TaskUART+0xc0>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d105      	bne.n	8002a72 <TaskUART+0x5a>
	  		  driveSpeed(0, 0);
 8002a66:	2100      	movs	r1, #0
 8002a68:	2000      	movs	r0, #0
 8002a6a:	f7ff fbbb 	bl	80021e4 <driveSpeed>
	  		  driveStep();
 8002a6e:	f7ff fc05 	bl	800227c <driveStep>
	  	  }

	  	  if (up == 0&& currentAngle==0){
 8002a72:	4b19      	ldr	r3, [pc, #100]	; (8002ad8 <TaskUART+0xc0>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d122      	bne.n	8002ac0 <TaskUART+0xa8>
 8002a7a:	4b18      	ldr	r3, [pc, #96]	; (8002adc <TaskUART+0xc4>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d11e      	bne.n	8002ac0 <TaskUART+0xa8>
	  		 if (gun == 1){
 8002a82:	4b17      	ldr	r3, [pc, #92]	; (8002ae0 <TaskUART+0xc8>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d106      	bne.n	8002a98 <TaskUART+0x80>
				  ControlGun(1);
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	f7fe fc98 	bl	80013c0 <ControlGun>
				  gun= 0;
 8002a90:	4b13      	ldr	r3, [pc, #76]	; (8002ae0 <TaskUART+0xc8>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	e009      	b.n	8002aac <TaskUART+0x94>
			 }
	  		 else if (gun == 2){
 8002a98:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <TaskUART+0xc8>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d105      	bne.n	8002aac <TaskUART+0x94>
				  ControlGun(2);
 8002aa0:	2002      	movs	r0, #2
 8002aa2:	f7fe fc8d 	bl	80013c0 <ControlGun>
				  gun= 0;
 8002aa6:	4b0e      	ldr	r3, [pc, #56]	; (8002ae0 <TaskUART+0xc8>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]
			  } if (gun == 3){
 8002aac:	4b0c      	ldr	r3, [pc, #48]	; (8002ae0 <TaskUART+0xc8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b03      	cmp	r3, #3
 8002ab2:	d105      	bne.n	8002ac0 <TaskUART+0xa8>
				  ControlGun(3);
 8002ab4:	2003      	movs	r0, #3
 8002ab6:	f7fe fc83 	bl	80013c0 <ControlGun>
				  gun= 0;
 8002aba:	4b09      	ldr	r3, [pc, #36]	; (8002ae0 <TaskUART+0xc8>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]

//	  if(ChoPhepBan){
//		  ControlGun(ModeBan);
//		  ChoPhepBan = 0;
//	  }
	  osDelay(100);
 8002ac0:	2064      	movs	r0, #100	; 0x64
 8002ac2:	f004 fe4c 	bl	800775e <osDelay>
	  s1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8002ac6:	e7ab      	b.n	8002a20 <TaskUART+0x8>
 8002ac8:	40020000 	.word	0x40020000
 8002acc:	20000764 	.word	0x20000764
 8002ad0:	40020400 	.word	0x40020400
 8002ad4:	20000768 	.word	0x20000768
 8002ad8:	20000760 	.word	0x20000760
 8002adc:	2000076c 	.word	0x2000076c
 8002ae0:	200006fc 	.word	0x200006fc

08002ae4 <TaskXoayLaBan>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskXoayLaBan */
void TaskXoayLaBan(void const * argument)
{
 8002ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ae6:	b08b      	sub	sp, #44	; 0x2c
 8002ae8:	af08      	add	r7, sp, #32
 8002aea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskXoayLaBan */
  /* Infinite loop */
  for(;;)
  {

	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)a, 1);
 8002aec:	2201      	movs	r2, #1
 8002aee:	4992      	ldr	r1, [pc, #584]	; (8002d38 <TaskXoayLaBan+0x254>)
 8002af0:	4892      	ldr	r0, [pc, #584]	; (8002d3c <TaskXoayLaBan+0x258>)
 8002af2:	f000 fda3 	bl	800363c <HAL_ADC_Start_DMA>
	  if (POS_target> 1000){
 8002af6:	4b92      	ldr	r3, [pc, #584]	; (8002d40 <TaskXoayLaBan+0x25c>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002afe:	dd02      	ble.n	8002b06 <TaskXoayLaBan+0x22>
		  POS_target = 0;
 8002b00:	4b8f      	ldr	r3, [pc, #572]	; (8002d40 <TaskXoayLaBan+0x25c>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]
	  }
//	  driveSpeed(dir9,pwm9);
//	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)a, 1);
//	  osDelay(5);
	  if(forward == 1){
 8002b06:	4b8f      	ldr	r3, [pc, #572]	; (8002d44 <TaskXoayLaBan+0x260>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d13f      	bne.n	8002b8e <TaskXoayLaBan+0xaa>
	  		  ControlDriver(1, -1, v_t, (300-3*e1), 1, -1, v_t, (300-3*e1), 1, -1, v_t, (300+3*e1));
 8002b0e:	4b8e      	ldr	r3, [pc, #568]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	b29c      	uxth	r4, r3
 8002b14:	4b8d      	ldr	r3, [pc, #564]	; (8002d4c <TaskXoayLaBan+0x268>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8002b26:	b29d      	uxth	r5, r3
 8002b28:	4b87      	ldr	r3, [pc, #540]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	4a87      	ldr	r2, [pc, #540]	; (8002d4c <TaskXoayLaBan+0x268>)
 8002b30:	6812      	ldr	r2, [r2, #0]
 8002b32:	b292      	uxth	r2, r2
 8002b34:	4611      	mov	r1, r2
 8002b36:	0092      	lsls	r2, r2, #2
 8002b38:	1a8a      	subs	r2, r1, r2
 8002b3a:	b292      	uxth	r2, r2
 8002b3c:	f502 7296 	add.w	r2, r2, #300	; 0x12c
 8002b40:	b292      	uxth	r2, r2
 8002b42:	4981      	ldr	r1, [pc, #516]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002b44:	6809      	ldr	r1, [r1, #0]
 8002b46:	b289      	uxth	r1, r1
 8002b48:	4880      	ldr	r0, [pc, #512]	; (8002d4c <TaskXoayLaBan+0x268>)
 8002b4a:	6800      	ldr	r0, [r0, #0]
 8002b4c:	b280      	uxth	r0, r0
 8002b4e:	4606      	mov	r6, r0
 8002b50:	0076      	lsls	r6, r6, #1
 8002b52:	4430      	add	r0, r6
 8002b54:	b280      	uxth	r0, r0
 8002b56:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8002b5a:	b280      	uxth	r0, r0
 8002b5c:	9007      	str	r0, [sp, #28]
 8002b5e:	9106      	str	r1, [sp, #24]
 8002b60:	f04f 31ff 	mov.w	r1, #4294967295
 8002b64:	9105      	str	r1, [sp, #20]
 8002b66:	2101      	movs	r1, #1
 8002b68:	9104      	str	r1, [sp, #16]
 8002b6a:	9203      	str	r2, [sp, #12]
 8002b6c:	9302      	str	r3, [sp, #8]
 8002b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b72:	9301      	str	r3, [sp, #4]
 8002b74:	2301      	movs	r3, #1
 8002b76:	9300      	str	r3, [sp, #0]
 8002b78:	462b      	mov	r3, r5
 8002b7a:	4622      	mov	r2, r4
 8002b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b80:	2001      	movs	r0, #1
 8002b82:	f7fe fb5d 	bl	8001240 <ControlDriver>
	  		  osDelay(1);
 8002b86:	2001      	movs	r0, #1
 8002b88:	f004 fde9 	bl	800775e <osDelay>
 8002b8c:	e002      	b.n	8002b94 <TaskXoayLaBan+0xb0>
	  	  }
	  else{
		  osDelay(1);
 8002b8e:	2001      	movs	r0, #1
 8002b90:	f004 fde5 	bl	800775e <osDelay>
	  }
	  if(forward == 4){
 8002b94:	4b6b      	ldr	r3, [pc, #428]	; (8002d44 <TaskXoayLaBan+0x260>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2b04      	cmp	r3, #4
 8002b9a:	d135      	bne.n	8002c08 <TaskXoayLaBan+0x124>
		  ControlDriver(1, 1, v_t, (600+6*e1), 1, 1, v_t, (600-6*e1), 1, 1, v_t, (600));
 8002b9c:	4b6a      	ldr	r3, [pc, #424]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	b298      	uxth	r0, r3
 8002ba2:	4b6a      	ldr	r3, [pc, #424]	; (8002d4c <TaskXoayLaBan+0x268>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	461a      	mov	r2, r3
 8002baa:	0052      	lsls	r2, r2, #1
 8002bac:	4413      	add	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002bb6:	b29c      	uxth	r4, r3
 8002bb8:	4b63      	ldr	r3, [pc, #396]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	4a63      	ldr	r2, [pc, #396]	; (8002d4c <TaskXoayLaBan+0x268>)
 8002bc0:	6812      	ldr	r2, [r2, #0]
 8002bc2:	b292      	uxth	r2, r2
 8002bc4:	4611      	mov	r1, r2
 8002bc6:	0092      	lsls	r2, r2, #2
 8002bc8:	1a8a      	subs	r2, r1, r2
 8002bca:	0052      	lsls	r2, r2, #1
 8002bcc:	b292      	uxth	r2, r2
 8002bce:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8002bd2:	b292      	uxth	r2, r2
 8002bd4:	495c      	ldr	r1, [pc, #368]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002bd6:	6809      	ldr	r1, [r1, #0]
 8002bd8:	b289      	uxth	r1, r1
 8002bda:	f44f 7516 	mov.w	r5, #600	; 0x258
 8002bde:	9507      	str	r5, [sp, #28]
 8002be0:	9106      	str	r1, [sp, #24]
 8002be2:	2101      	movs	r1, #1
 8002be4:	9105      	str	r1, [sp, #20]
 8002be6:	2101      	movs	r1, #1
 8002be8:	9104      	str	r1, [sp, #16]
 8002bea:	9203      	str	r2, [sp, #12]
 8002bec:	9302      	str	r3, [sp, #8]
 8002bee:	2301      	movs	r3, #1
 8002bf0:	9301      	str	r3, [sp, #4]
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	4623      	mov	r3, r4
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	2001      	movs	r0, #1
 8002bfe:	f7fe fb1f 	bl	8001240 <ControlDriver>
		 osDelay(1);
 8002c02:	2001      	movs	r0, #1
 8002c04:	f004 fdab 	bl	800775e <osDelay>
	  }
	  if(RotatePid == 1){
 8002c08:	4b51      	ldr	r3, [pc, #324]	; (8002d50 <TaskXoayLaBan+0x26c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d121      	bne.n	8002c54 <TaskXoayLaBan+0x170>
		  ControlDriver(2, -dir2, pwm, 200,2 , dir2, pwm, 400, 2, -dir2, pwm, 600);
 8002c10:	4b50      	ldr	r3, [pc, #320]	; (8002d54 <TaskXoayLaBan+0x270>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	425c      	negs	r4, r3
 8002c16:	4b50      	ldr	r3, [pc, #320]	; (8002d58 <TaskXoayLaBan+0x274>)
 8002c18:	881d      	ldrh	r5, [r3, #0]
 8002c1a:	4b4e      	ldr	r3, [pc, #312]	; (8002d54 <TaskXoayLaBan+0x270>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a4e      	ldr	r2, [pc, #312]	; (8002d58 <TaskXoayLaBan+0x274>)
 8002c20:	8812      	ldrh	r2, [r2, #0]
 8002c22:	494c      	ldr	r1, [pc, #304]	; (8002d54 <TaskXoayLaBan+0x270>)
 8002c24:	6809      	ldr	r1, [r1, #0]
 8002c26:	4249      	negs	r1, r1
 8002c28:	484b      	ldr	r0, [pc, #300]	; (8002d58 <TaskXoayLaBan+0x274>)
 8002c2a:	8800      	ldrh	r0, [r0, #0]
 8002c2c:	f44f 7616 	mov.w	r6, #600	; 0x258
 8002c30:	9607      	str	r6, [sp, #28]
 8002c32:	9006      	str	r0, [sp, #24]
 8002c34:	9105      	str	r1, [sp, #20]
 8002c36:	2102      	movs	r1, #2
 8002c38:	9104      	str	r1, [sp, #16]
 8002c3a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002c3e:	9103      	str	r1, [sp, #12]
 8002c40:	9202      	str	r2, [sp, #8]
 8002c42:	9301      	str	r3, [sp, #4]
 8002c44:	2302      	movs	r3, #2
 8002c46:	9300      	str	r3, [sp, #0]
 8002c48:	23c8      	movs	r3, #200	; 0xc8
 8002c4a:	462a      	mov	r2, r5
 8002c4c:	4621      	mov	r1, r4
 8002c4e:	2002      	movs	r0, #2
 8002c50:	f7fe faf6 	bl	8001240 <ControlDriver>
	  }
	  if((forward == 2)){
 8002c54:	4b3b      	ldr	r3, [pc, #236]	; (8002d44 <TaskXoayLaBan+0x260>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d12d      	bne.n	8002cb8 <TaskXoayLaBan+0x1d4>
		  ControlDriver(1, 1, v_t, (100+1*e1), 1, 1, v_t, (100+1*e1), 1, 1, v_t, (100-1*e1));
 8002c5c:	4b3a      	ldr	r3, [pc, #232]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	b29c      	uxth	r4, r3
 8002c62:	4b3a      	ldr	r3, [pc, #232]	; (8002d4c <TaskXoayLaBan+0x268>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	3364      	adds	r3, #100	; 0x64
 8002c6a:	b29d      	uxth	r5, r3
 8002c6c:	4b36      	ldr	r3, [pc, #216]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	4a36      	ldr	r2, [pc, #216]	; (8002d4c <TaskXoayLaBan+0x268>)
 8002c74:	6812      	ldr	r2, [r2, #0]
 8002c76:	b292      	uxth	r2, r2
 8002c78:	3264      	adds	r2, #100	; 0x64
 8002c7a:	b292      	uxth	r2, r2
 8002c7c:	4932      	ldr	r1, [pc, #200]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002c7e:	6809      	ldr	r1, [r1, #0]
 8002c80:	b289      	uxth	r1, r1
 8002c82:	4832      	ldr	r0, [pc, #200]	; (8002d4c <TaskXoayLaBan+0x268>)
 8002c84:	6800      	ldr	r0, [r0, #0]
 8002c86:	b280      	uxth	r0, r0
 8002c88:	f1c0 0064 	rsb	r0, r0, #100	; 0x64
 8002c8c:	b280      	uxth	r0, r0
 8002c8e:	9007      	str	r0, [sp, #28]
 8002c90:	9106      	str	r1, [sp, #24]
 8002c92:	2101      	movs	r1, #1
 8002c94:	9105      	str	r1, [sp, #20]
 8002c96:	2101      	movs	r1, #1
 8002c98:	9104      	str	r1, [sp, #16]
 8002c9a:	9203      	str	r2, [sp, #12]
 8002c9c:	9302      	str	r3, [sp, #8]
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	9301      	str	r3, [sp, #4]
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	9300      	str	r3, [sp, #0]
 8002ca6:	462b      	mov	r3, r5
 8002ca8:	4622      	mov	r2, r4
 8002caa:	2101      	movs	r1, #1
 8002cac:	2001      	movs	r0, #1
 8002cae:	f7fe fac7 	bl	8001240 <ControlDriver>
		  osDelay(1);
 8002cb2:	2001      	movs	r0, #1
 8002cb4:	f004 fd53 	bl	800775e <osDelay>
	  }
	  if((forward == 3)){
 8002cb8:	4b22      	ldr	r3, [pc, #136]	; (8002d44 <TaskXoayLaBan+0x260>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b03      	cmp	r3, #3
 8002cbe:	f47f af15 	bne.w	8002aec <TaskXoayLaBan+0x8>

	  		  ControlDriver(1, -1, v_t, (600-6*e1), 1, -1, v_t, (600+6*e1), 1, -1, v_t, (600));
 8002cc2:	4b21      	ldr	r3, [pc, #132]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	b298      	uxth	r0, r3
 8002cc8:	4b20      	ldr	r3, [pc, #128]	; (8002d4c <TaskXoayLaBan+0x268>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	461a      	mov	r2, r3
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002cdc:	b29c      	uxth	r4, r3
 8002cde:	4b1a      	ldr	r3, [pc, #104]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	4a19      	ldr	r2, [pc, #100]	; (8002d4c <TaskXoayLaBan+0x268>)
 8002ce6:	6812      	ldr	r2, [r2, #0]
 8002ce8:	b292      	uxth	r2, r2
 8002cea:	4611      	mov	r1, r2
 8002cec:	0049      	lsls	r1, r1, #1
 8002cee:	440a      	add	r2, r1
 8002cf0:	0052      	lsls	r2, r2, #1
 8002cf2:	b292      	uxth	r2, r2
 8002cf4:	f502 7216 	add.w	r2, r2, #600	; 0x258
 8002cf8:	b292      	uxth	r2, r2
 8002cfa:	4913      	ldr	r1, [pc, #76]	; (8002d48 <TaskXoayLaBan+0x264>)
 8002cfc:	6809      	ldr	r1, [r1, #0]
 8002cfe:	b289      	uxth	r1, r1
 8002d00:	f44f 7516 	mov.w	r5, #600	; 0x258
 8002d04:	9507      	str	r5, [sp, #28]
 8002d06:	9106      	str	r1, [sp, #24]
 8002d08:	f04f 31ff 	mov.w	r1, #4294967295
 8002d0c:	9105      	str	r1, [sp, #20]
 8002d0e:	2101      	movs	r1, #1
 8002d10:	9104      	str	r1, [sp, #16]
 8002d12:	9203      	str	r2, [sp, #12]
 8002d14:	9302      	str	r3, [sp, #8]
 8002d16:	f04f 33ff 	mov.w	r3, #4294967295
 8002d1a:	9301      	str	r3, [sp, #4]
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	9300      	str	r3, [sp, #0]
 8002d20:	4623      	mov	r3, r4
 8002d22:	4602      	mov	r2, r0
 8002d24:	f04f 31ff 	mov.w	r1, #4294967295
 8002d28:	2001      	movs	r0, #1
 8002d2a:	f7fe fa89 	bl	8001240 <ControlDriver>
	  		  osDelay(1);
 8002d2e:	2001      	movs	r0, #1
 8002d30:	f004 fd15 	bl	800775e <osDelay>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)a, 1);
 8002d34:	e6da      	b.n	8002aec <TaskXoayLaBan+0x8>
 8002d36:	bf00      	nop
 8002d38:	200006e4 	.word	0x200006e4
 8002d3c:	20000398 	.word	0x20000398
 8002d40:	20000710 	.word	0x20000710
 8002d44:	20000640 	.word	0x20000640
 8002d48:	20000644 	.word	0x20000644
 8002d4c:	20000650 	.word	0x20000650
 8002d50:	20000688 	.word	0x20000688
 8002d54:	20000648 	.word	0x20000648
 8002d58:	2000068c 	.word	0x2000068c

08002d5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a0b      	ldr	r2, [pc, #44]	; (8002d98 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d101      	bne.n	8002d72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002d6e:	f000 fbdd 	bl	800352c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  goc_hientai = GocRobot;
 8002d72:	4b0a      	ldr	r3, [pc, #40]	; (8002d9c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a0a      	ldr	r2, [pc, #40]	; (8002da0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002d78:	6013      	str	r3, [r2, #0]
  e1 = goc_target - goc_hientai;
 8002d7a:	4b0a      	ldr	r3, [pc, #40]	; (8002da4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	4b08      	ldr	r3, [pc, #32]	; (8002da0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	4a08      	ldr	r2, [pc, #32]	; (8002da8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002d86:	6013      	str	r3, [r2, #0]
  Pid_cal();
 8002d88:	f7fe f83e 	bl	8000e08 <Pid_cal>
  PID();
 8002d8c:	f7ff f88c 	bl	8001ea8 <PID>
  /* USER CODE END Callback 1 */
}
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40002000 	.word	0x40002000
 8002d9c:	200006b8 	.word	0x200006b8
 8002da0:	2000063c 	.word	0x2000063c
 8002da4:	20000638 	.word	0x20000638
 8002da8:	20000650 	.word	0x20000650

08002dac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002db0:	b672      	cpsid	i
}
 8002db2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002db4:	e7fe      	b.n	8002db4 <Error_Handler+0x8>
	...

08002db8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	607b      	str	r3, [r7, #4]
 8002dc2:	4b12      	ldr	r3, [pc, #72]	; (8002e0c <HAL_MspInit+0x54>)
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc6:	4a11      	ldr	r2, [pc, #68]	; (8002e0c <HAL_MspInit+0x54>)
 8002dc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dcc:	6453      	str	r3, [r2, #68]	; 0x44
 8002dce:	4b0f      	ldr	r3, [pc, #60]	; (8002e0c <HAL_MspInit+0x54>)
 8002dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dd6:	607b      	str	r3, [r7, #4]
 8002dd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dda:	2300      	movs	r3, #0
 8002ddc:	603b      	str	r3, [r7, #0]
 8002dde:	4b0b      	ldr	r3, [pc, #44]	; (8002e0c <HAL_MspInit+0x54>)
 8002de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de2:	4a0a      	ldr	r2, [pc, #40]	; (8002e0c <HAL_MspInit+0x54>)
 8002de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002de8:	6413      	str	r3, [r2, #64]	; 0x40
 8002dea:	4b08      	ldr	r3, [pc, #32]	; (8002e0c <HAL_MspInit+0x54>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df2:	603b      	str	r3, [r7, #0]
 8002df4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002df6:	2200      	movs	r2, #0
 8002df8:	210f      	movs	r1, #15
 8002dfa:	f06f 0001 	mvn.w	r0, #1
 8002dfe:	f001 f8a3 	bl	8003f48 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40023800 	.word	0x40023800

08002e10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b08a      	sub	sp, #40	; 0x28
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	f107 0314 	add.w	r3, r7, #20
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	60da      	str	r2, [r3, #12]
 8002e26:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a2f      	ldr	r2, [pc, #188]	; (8002eec <HAL_ADC_MspInit+0xdc>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d157      	bne.n	8002ee2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	613b      	str	r3, [r7, #16]
 8002e36:	4b2e      	ldr	r3, [pc, #184]	; (8002ef0 <HAL_ADC_MspInit+0xe0>)
 8002e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3a:	4a2d      	ldr	r2, [pc, #180]	; (8002ef0 <HAL_ADC_MspInit+0xe0>)
 8002e3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e40:	6453      	str	r3, [r2, #68]	; 0x44
 8002e42:	4b2b      	ldr	r3, [pc, #172]	; (8002ef0 <HAL_ADC_MspInit+0xe0>)
 8002e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e4a:	613b      	str	r3, [r7, #16]
 8002e4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e4e:	2300      	movs	r3, #0
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	4b27      	ldr	r3, [pc, #156]	; (8002ef0 <HAL_ADC_MspInit+0xe0>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	4a26      	ldr	r2, [pc, #152]	; (8002ef0 <HAL_ADC_MspInit+0xe0>)
 8002e58:	f043 0301 	orr.w	r3, r3, #1
 8002e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e5e:	4b24      	ldr	r3, [pc, #144]	; (8002ef0 <HAL_ADC_MspInit+0xe0>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e6a:	2340      	movs	r3, #64	; 0x40
 8002e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e76:	f107 0314 	add.w	r3, r7, #20
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	481d      	ldr	r0, [pc, #116]	; (8002ef4 <HAL_ADC_MspInit+0xe4>)
 8002e7e:	f001 fc8f 	bl	80047a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002e82:	4b1d      	ldr	r3, [pc, #116]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002e84:	4a1d      	ldr	r2, [pc, #116]	; (8002efc <HAL_ADC_MspInit+0xec>)
 8002e86:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002e88:	4b1b      	ldr	r3, [pc, #108]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e8e:	4b1a      	ldr	r3, [pc, #104]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e94:	4b18      	ldr	r3, [pc, #96]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e9a:	4b17      	ldr	r3, [pc, #92]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002e9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ea0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ea2:	4b15      	ldr	r3, [pc, #84]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002ea4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ea8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002eaa:	4b13      	ldr	r3, [pc, #76]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002eac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002eb0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002eb2:	4b11      	ldr	r3, [pc, #68]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002eb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002eb8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002eba:	4b0f      	ldr	r3, [pc, #60]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ec0:	4b0d      	ldr	r3, [pc, #52]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002ec6:	480c      	ldr	r0, [pc, #48]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002ec8:	f001 f868 	bl	8003f9c <HAL_DMA_Init>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002ed2:	f7ff ff6b 	bl	8002dac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a07      	ldr	r2, [pc, #28]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002eda:	639a      	str	r2, [r3, #56]	; 0x38
 8002edc:	4a06      	ldr	r2, [pc, #24]	; (8002ef8 <HAL_ADC_MspInit+0xe8>)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002ee2:	bf00      	nop
 8002ee4:	3728      	adds	r7, #40	; 0x28
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	40012000 	.word	0x40012000
 8002ef0:	40023800 	.word	0x40023800
 8002ef4:	40020000 	.word	0x40020000
 8002ef8:	200003e0 	.word	0x200003e0
 8002efc:	40026410 	.word	0x40026410

08002f00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f10:	d116      	bne.n	8002f40 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	60fb      	str	r3, [r7, #12]
 8002f16:	4b16      	ldr	r3, [pc, #88]	; (8002f70 <HAL_TIM_Base_MspInit+0x70>)
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	4a15      	ldr	r2, [pc, #84]	; (8002f70 <HAL_TIM_Base_MspInit+0x70>)
 8002f1c:	f043 0301 	orr.w	r3, r3, #1
 8002f20:	6413      	str	r3, [r2, #64]	; 0x40
 8002f22:	4b13      	ldr	r3, [pc, #76]	; (8002f70 <HAL_TIM_Base_MspInit+0x70>)
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	f003 0301 	and.w	r3, r3, #1
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002f2e:	2200      	movs	r2, #0
 8002f30:	2105      	movs	r1, #5
 8002f32:	201c      	movs	r0, #28
 8002f34:	f001 f808 	bl	8003f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f38:	201c      	movs	r0, #28
 8002f3a:	f001 f821 	bl	8003f80 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002f3e:	e012      	b.n	8002f66 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a0b      	ldr	r2, [pc, #44]	; (8002f74 <HAL_TIM_Base_MspInit+0x74>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d10d      	bne.n	8002f66 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	60bb      	str	r3, [r7, #8]
 8002f4e:	4b08      	ldr	r3, [pc, #32]	; (8002f70 <HAL_TIM_Base_MspInit+0x70>)
 8002f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f52:	4a07      	ldr	r2, [pc, #28]	; (8002f70 <HAL_TIM_Base_MspInit+0x70>)
 8002f54:	f043 0302 	orr.w	r3, r3, #2
 8002f58:	6413      	str	r3, [r2, #64]	; 0x40
 8002f5a:	4b05      	ldr	r3, [pc, #20]	; (8002f70 <HAL_TIM_Base_MspInit+0x70>)
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	60bb      	str	r3, [r7, #8]
 8002f64:	68bb      	ldr	r3, [r7, #8]
}
 8002f66:	bf00      	nop
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	40023800 	.word	0x40023800
 8002f74:	40000400 	.word	0x40000400

08002f78 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a0b      	ldr	r2, [pc, #44]	; (8002fb4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d10d      	bne.n	8002fa6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	4b0a      	ldr	r3, [pc, #40]	; (8002fb8 <HAL_TIM_PWM_MspInit+0x40>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	4a09      	ldr	r2, [pc, #36]	; (8002fb8 <HAL_TIM_PWM_MspInit+0x40>)
 8002f94:	f043 0304 	orr.w	r3, r3, #4
 8002f98:	6413      	str	r3, [r2, #64]	; 0x40
 8002f9a:	4b07      	ldr	r3, [pc, #28]	; (8002fb8 <HAL_TIM_PWM_MspInit+0x40>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	60fb      	str	r3, [r7, #12]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002fa6:	bf00      	nop
 8002fa8:	3714      	adds	r7, #20
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	40000800 	.word	0x40000800
 8002fb8:	40023800 	.word	0x40023800

08002fbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b08a      	sub	sp, #40	; 0x28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc4:	f107 0314 	add.w	r3, r7, #20
 8002fc8:	2200      	movs	r2, #0
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	605a      	str	r2, [r3, #4]
 8002fce:	609a      	str	r2, [r3, #8]
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a25      	ldr	r2, [pc, #148]	; (8003070 <HAL_TIM_MspPostInit+0xb4>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d11f      	bne.n	800301e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fde:	2300      	movs	r3, #0
 8002fe0:	613b      	str	r3, [r7, #16]
 8002fe2:	4b24      	ldr	r3, [pc, #144]	; (8003074 <HAL_TIM_MspPostInit+0xb8>)
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe6:	4a23      	ldr	r2, [pc, #140]	; (8003074 <HAL_TIM_MspPostInit+0xb8>)
 8002fe8:	f043 0304 	orr.w	r3, r3, #4
 8002fec:	6313      	str	r3, [r2, #48]	; 0x30
 8002fee:	4b21      	ldr	r3, [pc, #132]	; (8003074 <HAL_TIM_MspPostInit+0xb8>)
 8002ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff2:	f003 0304 	and.w	r3, r3, #4
 8002ff6:	613b      	str	r3, [r7, #16]
 8002ff8:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002ffa:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003000:	2302      	movs	r3, #2
 8003002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003004:	2300      	movs	r3, #0
 8003006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003008:	2300      	movs	r3, #0
 800300a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800300c:	2302      	movs	r3, #2
 800300e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003010:	f107 0314 	add.w	r3, r7, #20
 8003014:	4619      	mov	r1, r3
 8003016:	4818      	ldr	r0, [pc, #96]	; (8003078 <HAL_TIM_MspPostInit+0xbc>)
 8003018:	f001 fbc2 	bl	80047a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800301c:	e023      	b.n	8003066 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM4)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a16      	ldr	r2, [pc, #88]	; (800307c <HAL_TIM_MspPostInit+0xc0>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d11e      	bne.n	8003066 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003028:	2300      	movs	r3, #0
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	4b11      	ldr	r3, [pc, #68]	; (8003074 <HAL_TIM_MspPostInit+0xb8>)
 800302e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003030:	4a10      	ldr	r2, [pc, #64]	; (8003074 <HAL_TIM_MspPostInit+0xb8>)
 8003032:	f043 0308 	orr.w	r3, r3, #8
 8003036:	6313      	str	r3, [r2, #48]	; 0x30
 8003038:	4b0e      	ldr	r3, [pc, #56]	; (8003074 <HAL_TIM_MspPostInit+0xb8>)
 800303a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303c:	f003 0308 	and.w	r3, r3, #8
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8003044:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8003048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304a:	2302      	movs	r3, #2
 800304c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304e:	2300      	movs	r3, #0
 8003050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003052:	2300      	movs	r3, #0
 8003054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003056:	2302      	movs	r3, #2
 8003058:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800305a:	f107 0314 	add.w	r3, r7, #20
 800305e:	4619      	mov	r1, r3
 8003060:	4807      	ldr	r0, [pc, #28]	; (8003080 <HAL_TIM_MspPostInit+0xc4>)
 8003062:	f001 fb9d 	bl	80047a0 <HAL_GPIO_Init>
}
 8003066:	bf00      	nop
 8003068:	3728      	adds	r7, #40	; 0x28
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40000400 	.word	0x40000400
 8003074:	40023800 	.word	0x40023800
 8003078:	40020800 	.word	0x40020800
 800307c:	40000800 	.word	0x40000800
 8003080:	40020c00 	.word	0x40020c00

08003084 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b090      	sub	sp, #64	; 0x40
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800308c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	609a      	str	r2, [r3, #8]
 8003098:	60da      	str	r2, [r3, #12]
 800309a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a80      	ldr	r2, [pc, #512]	; (80032a4 <HAL_UART_MspInit+0x220>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d14b      	bne.n	800313e <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80030a6:	2300      	movs	r3, #0
 80030a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80030aa:	4b7f      	ldr	r3, [pc, #508]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80030ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ae:	4a7e      	ldr	r2, [pc, #504]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80030b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80030b4:	6413      	str	r3, [r2, #64]	; 0x40
 80030b6:	4b7c      	ldr	r3, [pc, #496]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80030b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030be:	62bb      	str	r3, [r7, #40]	; 0x28
 80030c0:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030c2:	2300      	movs	r3, #0
 80030c4:	627b      	str	r3, [r7, #36]	; 0x24
 80030c6:	4b78      	ldr	r3, [pc, #480]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ca:	4a77      	ldr	r2, [pc, #476]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80030cc:	f043 0301 	orr.w	r3, r3, #1
 80030d0:	6313      	str	r3, [r2, #48]	; 0x30
 80030d2:	4b75      	ldr	r3, [pc, #468]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	627b      	str	r3, [r7, #36]	; 0x24
 80030dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	623b      	str	r3, [r7, #32]
 80030e2:	4b71      	ldr	r3, [pc, #452]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e6:	4a70      	ldr	r2, [pc, #448]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80030e8:	f043 0304 	orr.w	r3, r3, #4
 80030ec:	6313      	str	r3, [r2, #48]	; 0x30
 80030ee:	4b6e      	ldr	r3, [pc, #440]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	f003 0304 	and.w	r3, r3, #4
 80030f6:	623b      	str	r3, [r7, #32]
 80030f8:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80030fa:	2301      	movs	r3, #1
 80030fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030fe:	2302      	movs	r3, #2
 8003100:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003102:	2300      	movs	r3, #0
 8003104:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003106:	2303      	movs	r3, #3
 8003108:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800310a:	2308      	movs	r3, #8
 800310c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800310e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003112:	4619      	mov	r1, r3
 8003114:	4865      	ldr	r0, [pc, #404]	; (80032ac <HAL_UART_MspInit+0x228>)
 8003116:	f001 fb43 	bl	80047a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800311a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800311e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003120:	2302      	movs	r3, #2
 8003122:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003124:	2300      	movs	r3, #0
 8003126:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003128:	2303      	movs	r3, #3
 800312a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800312c:	2308      	movs	r3, #8
 800312e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003130:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003134:	4619      	mov	r1, r3
 8003136:	485e      	ldr	r0, [pc, #376]	; (80032b0 <HAL_UART_MspInit+0x22c>)
 8003138:	f001 fb32 	bl	80047a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800313c:	e0ae      	b.n	800329c <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART1)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a5c      	ldr	r2, [pc, #368]	; (80032b4 <HAL_UART_MspInit+0x230>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d135      	bne.n	80031b4 <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003148:	2300      	movs	r3, #0
 800314a:	61fb      	str	r3, [r7, #28]
 800314c:	4b56      	ldr	r3, [pc, #344]	; (80032a8 <HAL_UART_MspInit+0x224>)
 800314e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003150:	4a55      	ldr	r2, [pc, #340]	; (80032a8 <HAL_UART_MspInit+0x224>)
 8003152:	f043 0310 	orr.w	r3, r3, #16
 8003156:	6453      	str	r3, [r2, #68]	; 0x44
 8003158:	4b53      	ldr	r3, [pc, #332]	; (80032a8 <HAL_UART_MspInit+0x224>)
 800315a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800315c:	f003 0310 	and.w	r3, r3, #16
 8003160:	61fb      	str	r3, [r7, #28]
 8003162:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003164:	2300      	movs	r3, #0
 8003166:	61bb      	str	r3, [r7, #24]
 8003168:	4b4f      	ldr	r3, [pc, #316]	; (80032a8 <HAL_UART_MspInit+0x224>)
 800316a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316c:	4a4e      	ldr	r2, [pc, #312]	; (80032a8 <HAL_UART_MspInit+0x224>)
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	6313      	str	r3, [r2, #48]	; 0x30
 8003174:	4b4c      	ldr	r3, [pc, #304]	; (80032a8 <HAL_UART_MspInit+0x224>)
 8003176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	61bb      	str	r3, [r7, #24]
 800317e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003180:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003184:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003186:	2302      	movs	r3, #2
 8003188:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800318a:	2300      	movs	r3, #0
 800318c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800318e:	2303      	movs	r3, #3
 8003190:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003192:	2307      	movs	r3, #7
 8003194:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003196:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800319a:	4619      	mov	r1, r3
 800319c:	4843      	ldr	r0, [pc, #268]	; (80032ac <HAL_UART_MspInit+0x228>)
 800319e:	f001 faff 	bl	80047a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80031a2:	2200      	movs	r2, #0
 80031a4:	2105      	movs	r1, #5
 80031a6:	2025      	movs	r0, #37	; 0x25
 80031a8:	f000 fece 	bl	8003f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031ac:	2025      	movs	r0, #37	; 0x25
 80031ae:	f000 fee7 	bl	8003f80 <HAL_NVIC_EnableIRQ>
}
 80031b2:	e073      	b.n	800329c <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART2)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a3f      	ldr	r2, [pc, #252]	; (80032b8 <HAL_UART_MspInit+0x234>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d134      	bne.n	8003228 <HAL_UART_MspInit+0x1a4>
    __HAL_RCC_USART2_CLK_ENABLE();
 80031be:	2300      	movs	r3, #0
 80031c0:	617b      	str	r3, [r7, #20]
 80031c2:	4b39      	ldr	r3, [pc, #228]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	4a38      	ldr	r2, [pc, #224]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80031c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031cc:	6413      	str	r3, [r2, #64]	; 0x40
 80031ce:	4b36      	ldr	r3, [pc, #216]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80031d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d6:	617b      	str	r3, [r7, #20]
 80031d8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031da:	2300      	movs	r3, #0
 80031dc:	613b      	str	r3, [r7, #16]
 80031de:	4b32      	ldr	r3, [pc, #200]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80031e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e2:	4a31      	ldr	r2, [pc, #196]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80031e4:	f043 0301 	orr.w	r3, r3, #1
 80031e8:	6313      	str	r3, [r2, #48]	; 0x30
 80031ea:	4b2f      	ldr	r3, [pc, #188]	; (80032a8 <HAL_UART_MspInit+0x224>)
 80031ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	613b      	str	r3, [r7, #16]
 80031f4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80031f6:	230c      	movs	r3, #12
 80031f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031fa:	2302      	movs	r3, #2
 80031fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fe:	2300      	movs	r3, #0
 8003200:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003202:	2303      	movs	r3, #3
 8003204:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003206:	2307      	movs	r3, #7
 8003208:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800320a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800320e:	4619      	mov	r1, r3
 8003210:	4826      	ldr	r0, [pc, #152]	; (80032ac <HAL_UART_MspInit+0x228>)
 8003212:	f001 fac5 	bl	80047a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003216:	2200      	movs	r2, #0
 8003218:	2105      	movs	r1, #5
 800321a:	2026      	movs	r0, #38	; 0x26
 800321c:	f000 fe94 	bl	8003f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003220:	2026      	movs	r0, #38	; 0x26
 8003222:	f000 fead 	bl	8003f80 <HAL_NVIC_EnableIRQ>
}
 8003226:	e039      	b.n	800329c <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART3)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a23      	ldr	r2, [pc, #140]	; (80032bc <HAL_UART_MspInit+0x238>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d134      	bne.n	800329c <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003232:	2300      	movs	r3, #0
 8003234:	60fb      	str	r3, [r7, #12]
 8003236:	4b1c      	ldr	r3, [pc, #112]	; (80032a8 <HAL_UART_MspInit+0x224>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	4a1b      	ldr	r2, [pc, #108]	; (80032a8 <HAL_UART_MspInit+0x224>)
 800323c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003240:	6413      	str	r3, [r2, #64]	; 0x40
 8003242:	4b19      	ldr	r3, [pc, #100]	; (80032a8 <HAL_UART_MspInit+0x224>)
 8003244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003246:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800324e:	2300      	movs	r3, #0
 8003250:	60bb      	str	r3, [r7, #8]
 8003252:	4b15      	ldr	r3, [pc, #84]	; (80032a8 <HAL_UART_MspInit+0x224>)
 8003254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003256:	4a14      	ldr	r2, [pc, #80]	; (80032a8 <HAL_UART_MspInit+0x224>)
 8003258:	f043 0302 	orr.w	r3, r3, #2
 800325c:	6313      	str	r3, [r2, #48]	; 0x30
 800325e:	4b12      	ldr	r3, [pc, #72]	; (80032a8 <HAL_UART_MspInit+0x224>)
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	60bb      	str	r3, [r7, #8]
 8003268:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800326a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800326e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003270:	2302      	movs	r3, #2
 8003272:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003274:	2300      	movs	r3, #0
 8003276:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003278:	2303      	movs	r3, #3
 800327a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800327c:	2307      	movs	r3, #7
 800327e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003280:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003284:	4619      	mov	r1, r3
 8003286:	480e      	ldr	r0, [pc, #56]	; (80032c0 <HAL_UART_MspInit+0x23c>)
 8003288:	f001 fa8a 	bl	80047a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800328c:	2200      	movs	r2, #0
 800328e:	2105      	movs	r1, #5
 8003290:	2027      	movs	r0, #39	; 0x27
 8003292:	f000 fe59 	bl	8003f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003296:	2027      	movs	r0, #39	; 0x27
 8003298:	f000 fe72 	bl	8003f80 <HAL_NVIC_EnableIRQ>
}
 800329c:	bf00      	nop
 800329e:	3740      	adds	r7, #64	; 0x40
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40004c00 	.word	0x40004c00
 80032a8:	40023800 	.word	0x40023800
 80032ac:	40020000 	.word	0x40020000
 80032b0:	40020800 	.word	0x40020800
 80032b4:	40011000 	.word	0x40011000
 80032b8:	40004400 	.word	0x40004400
 80032bc:	40004800 	.word	0x40004800
 80032c0:	40020400 	.word	0x40020400

080032c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b08e      	sub	sp, #56	; 0x38
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80032cc:	2300      	movs	r3, #0
 80032ce:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80032d0:	2300      	movs	r3, #0
 80032d2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 80032d4:	2300      	movs	r3, #0
 80032d6:	60fb      	str	r3, [r7, #12]
 80032d8:	4b33      	ldr	r3, [pc, #204]	; (80033a8 <HAL_InitTick+0xe4>)
 80032da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032dc:	4a32      	ldr	r2, [pc, #200]	; (80033a8 <HAL_InitTick+0xe4>)
 80032de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032e2:	6413      	str	r3, [r2, #64]	; 0x40
 80032e4:	4b30      	ldr	r3, [pc, #192]	; (80033a8 <HAL_InitTick+0xe4>)
 80032e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ec:	60fb      	str	r3, [r7, #12]
 80032ee:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80032f0:	f107 0210 	add.w	r2, r7, #16
 80032f4:	f107 0314 	add.w	r3, r7, #20
 80032f8:	4611      	mov	r1, r2
 80032fa:	4618      	mov	r0, r3
 80032fc:	f002 f8e8 	bl	80054d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003300:	6a3b      	ldr	r3, [r7, #32]
 8003302:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003306:	2b00      	cmp	r3, #0
 8003308:	d103      	bne.n	8003312 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800330a:	f002 f8b9 	bl	8005480 <HAL_RCC_GetPCLK1Freq>
 800330e:	6378      	str	r0, [r7, #52]	; 0x34
 8003310:	e004      	b.n	800331c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003312:	f002 f8b5 	bl	8005480 <HAL_RCC_GetPCLK1Freq>
 8003316:	4603      	mov	r3, r0
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800331c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800331e:	4a23      	ldr	r2, [pc, #140]	; (80033ac <HAL_InitTick+0xe8>)
 8003320:	fba2 2303 	umull	r2, r3, r2, r3
 8003324:	0c9b      	lsrs	r3, r3, #18
 8003326:	3b01      	subs	r3, #1
 8003328:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 800332a:	4b21      	ldr	r3, [pc, #132]	; (80033b0 <HAL_InitTick+0xec>)
 800332c:	4a21      	ldr	r2, [pc, #132]	; (80033b4 <HAL_InitTick+0xf0>)
 800332e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8003330:	4b1f      	ldr	r3, [pc, #124]	; (80033b0 <HAL_InitTick+0xec>)
 8003332:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003336:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8003338:	4a1d      	ldr	r2, [pc, #116]	; (80033b0 <HAL_InitTick+0xec>)
 800333a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800333c:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 800333e:	4b1c      	ldr	r3, [pc, #112]	; (80033b0 <HAL_InitTick+0xec>)
 8003340:	2200      	movs	r2, #0
 8003342:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003344:	4b1a      	ldr	r3, [pc, #104]	; (80033b0 <HAL_InitTick+0xec>)
 8003346:	2200      	movs	r2, #0
 8003348:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800334a:	4b19      	ldr	r3, [pc, #100]	; (80033b0 <HAL_InitTick+0xec>)
 800334c:	2200      	movs	r2, #0
 800334e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8003350:	4817      	ldr	r0, [pc, #92]	; (80033b0 <HAL_InitTick+0xec>)
 8003352:	f002 f8ef 	bl	8005534 <HAL_TIM_Base_Init>
 8003356:	4603      	mov	r3, r0
 8003358:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800335c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003360:	2b00      	cmp	r3, #0
 8003362:	d11b      	bne.n	800339c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8003364:	4812      	ldr	r0, [pc, #72]	; (80033b0 <HAL_InitTick+0xec>)
 8003366:	f002 f935 	bl	80055d4 <HAL_TIM_Base_Start_IT>
 800336a:	4603      	mov	r3, r0
 800336c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8003370:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003374:	2b00      	cmp	r3, #0
 8003376:	d111      	bne.n	800339c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003378:	202d      	movs	r0, #45	; 0x2d
 800337a:	f000 fe01 	bl	8003f80 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b0f      	cmp	r3, #15
 8003382:	d808      	bhi.n	8003396 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8003384:	2200      	movs	r2, #0
 8003386:	6879      	ldr	r1, [r7, #4]
 8003388:	202d      	movs	r0, #45	; 0x2d
 800338a:	f000 fddd 	bl	8003f48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800338e:	4a0a      	ldr	r2, [pc, #40]	; (80033b8 <HAL_InitTick+0xf4>)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6013      	str	r3, [r2, #0]
 8003394:	e002      	b.n	800339c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800339c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3738      	adds	r7, #56	; 0x38
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	40023800 	.word	0x40023800
 80033ac:	431bde83 	.word	0x431bde83
 80033b0:	20000778 	.word	0x20000778
 80033b4:	40002000 	.word	0x40002000
 80033b8:	20000058 	.word	0x20000058

080033bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80033c0:	e7fe      	b.n	80033c0 <NMI_Handler+0x4>

080033c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033c2:	b480      	push	{r7}
 80033c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033c6:	e7fe      	b.n	80033c6 <HardFault_Handler+0x4>

080033c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033cc:	e7fe      	b.n	80033cc <MemManage_Handler+0x4>

080033ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033ce:	b480      	push	{r7}
 80033d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033d2:	e7fe      	b.n	80033d2 <BusFault_Handler+0x4>

080033d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033d8:	e7fe      	b.n	80033d8 <UsageFault_Handler+0x4>

080033da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033da:	b480      	push	{r7}
 80033dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033de:	bf00      	nop
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80033ec:	2040      	movs	r0, #64	; 0x40
 80033ee:	f001 fbbf 	bl	8004b70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80033f2:	bf00      	nop
 80033f4:	bd80      	pop	{r7, pc}
	...

080033f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80033fc:	4802      	ldr	r0, [pc, #8]	; (8003408 <TIM2_IRQHandler+0x10>)
 80033fe:	f002 fa71 	bl	80058e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003402:	bf00      	nop
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	20000440 	.word	0x20000440

0800340c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003410:	4802      	ldr	r0, [pc, #8]	; (800341c <USART1_IRQHandler+0x10>)
 8003412:	f003 f9d1 	bl	80067b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003416:	bf00      	nop
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	2000055c 	.word	0x2000055c

08003420 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003424:	4802      	ldr	r0, [pc, #8]	; (8003430 <USART2_IRQHandler+0x10>)
 8003426:	f003 f9c7 	bl	80067b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	200005a0 	.word	0x200005a0

08003434 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003438:	4802      	ldr	r0, [pc, #8]	; (8003444 <USART3_IRQHandler+0x10>)
 800343a:	f003 f9bd 	bl	80067b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800343e:	bf00      	nop
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	200005e4 	.word	0x200005e4

08003448 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800344c:	4802      	ldr	r0, [pc, #8]	; (8003458 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800344e:	f002 fa49 	bl	80058e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8003452:	bf00      	nop
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	20000778 	.word	0x20000778

0800345c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003460:	4802      	ldr	r0, [pc, #8]	; (800346c <DMA2_Stream0_IRQHandler+0x10>)
 8003462:	f000 ff33 	bl	80042cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003466:	bf00      	nop
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	200003e0 	.word	0x200003e0

08003470 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003474:	4b06      	ldr	r3, [pc, #24]	; (8003490 <SystemInit+0x20>)
 8003476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800347a:	4a05      	ldr	r2, [pc, #20]	; (8003490 <SystemInit+0x20>)
 800347c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003480:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}/**
 8003484:	bf00      	nop
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	e000ed00 	.word	0xe000ed00

08003494 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003494:	f8df d034 	ldr.w	sp, [pc, #52]	; 80034cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003498:	480d      	ldr	r0, [pc, #52]	; (80034d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800349a:	490e      	ldr	r1, [pc, #56]	; (80034d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800349c:	4a0e      	ldr	r2, [pc, #56]	; (80034d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800349e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034a0:	e002      	b.n	80034a8 <LoopCopyDataInit>

080034a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034a6:	3304      	adds	r3, #4

080034a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034ac:	d3f9      	bcc.n	80034a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034ae:	4a0b      	ldr	r2, [pc, #44]	; (80034dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80034b0:	4c0b      	ldr	r4, [pc, #44]	; (80034e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80034b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034b4:	e001      	b.n	80034ba <LoopFillZerobss>

080034b6 <FillZerobss>:
FillZerobss:
  str  r3, [r2]
 80034b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034b8:	3204      	adds	r2, #4

080034ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034bc:	d3fb      	bcc.n	80034b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80034be:	f7ff ffd7 	bl	8003470 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80034c2:	f005 fb5b 	bl	8008b7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034c6:	f7fd ffa5 	bl	8001414 <main>
  bx  lr    
 80034ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80034cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80034d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034d4:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 80034d8:	08008eb0 	.word	0x08008eb0
  ldr r2, =_sbss
 80034dc:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 80034e0:	20004520 	.word	0x20004520

080034e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034e4:	e7fe      	b.n	80034e4 <ADC_IRQHandler>
	...

080034e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034ec:	4b0e      	ldr	r3, [pc, #56]	; (8003528 <HAL_Init+0x40>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a0d      	ldr	r2, [pc, #52]	; (8003528 <HAL_Init+0x40>)
 80034f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034f8:	4b0b      	ldr	r3, [pc, #44]	; (8003528 <HAL_Init+0x40>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a0a      	ldr	r2, [pc, #40]	; (8003528 <HAL_Init+0x40>)
 80034fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003502:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003504:	4b08      	ldr	r3, [pc, #32]	; (8003528 <HAL_Init+0x40>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a07      	ldr	r2, [pc, #28]	; (8003528 <HAL_Init+0x40>)
 800350a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800350e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003510:	2003      	movs	r0, #3
 8003512:	f000 fd0e 	bl	8003f32 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003516:	200f      	movs	r0, #15
 8003518:	f7ff fed4 	bl	80032c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800351c:	f7ff fc4c 	bl	8002db8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	40023c00 	.word	0x40023c00

0800352c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003530:	4b06      	ldr	r3, [pc, #24]	; (800354c <HAL_IncTick+0x20>)
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	461a      	mov	r2, r3
 8003536:	4b06      	ldr	r3, [pc, #24]	; (8003550 <HAL_IncTick+0x24>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4413      	add	r3, r2
 800353c:	4a04      	ldr	r2, [pc, #16]	; (8003550 <HAL_IncTick+0x24>)
 800353e:	6013      	str	r3, [r2, #0]
}
 8003540:	bf00      	nop
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	2000005c 	.word	0x2000005c
 8003550:	200007c0 	.word	0x200007c0

08003554 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003554:	b480      	push	{r7}
 8003556:	af00      	add	r7, sp, #0
  return uwTick;
 8003558:	4b03      	ldr	r3, [pc, #12]	; (8003568 <HAL_GetTick+0x14>)
 800355a:	681b      	ldr	r3, [r3, #0]
}
 800355c:	4618      	mov	r0, r3
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	200007c0 	.word	0x200007c0

0800356c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003574:	f7ff ffee 	bl	8003554 <HAL_GetTick>
 8003578:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003584:	d005      	beq.n	8003592 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003586:	4b0a      	ldr	r3, [pc, #40]	; (80035b0 <HAL_Delay+0x44>)
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	461a      	mov	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4413      	add	r3, r2
 8003590:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003592:	bf00      	nop
 8003594:	f7ff ffde 	bl	8003554 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d8f7      	bhi.n	8003594 <HAL_Delay+0x28>
  {
  }
}
 80035a4:	bf00      	nop
 80035a6:	bf00      	nop
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	2000005c 	.word	0x2000005c

080035b4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035bc:	2300      	movs	r3, #0
 80035be:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e033      	b.n	8003632 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d109      	bne.n	80035e6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f7ff fc1c 	bl	8002e10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ea:	f003 0310 	and.w	r3, r3, #16
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d118      	bne.n	8003624 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80035fa:	f023 0302 	bic.w	r3, r3, #2
 80035fe:	f043 0202 	orr.w	r2, r3, #2
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 fa68 	bl	8003adc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003616:	f023 0303 	bic.w	r3, r3, #3
 800361a:	f043 0201 	orr.w	r2, r3, #1
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	641a      	str	r2, [r3, #64]	; 0x40
 8003622:	e001      	b.n	8003628 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003630:	7bfb      	ldrb	r3, [r7, #15]
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b086      	sub	sp, #24
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003648:	2300      	movs	r3, #0
 800364a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003652:	2b01      	cmp	r3, #1
 8003654:	d101      	bne.n	800365a <HAL_ADC_Start_DMA+0x1e>
 8003656:	2302      	movs	r3, #2
 8003658:	e0e9      	b.n	800382e <HAL_ADC_Start_DMA+0x1f2>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b01      	cmp	r3, #1
 800366e:	d018      	beq.n	80036a2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f042 0201 	orr.w	r2, r2, #1
 800367e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003680:	4b6d      	ldr	r3, [pc, #436]	; (8003838 <HAL_ADC_Start_DMA+0x1fc>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a6d      	ldr	r2, [pc, #436]	; (800383c <HAL_ADC_Start_DMA+0x200>)
 8003686:	fba2 2303 	umull	r2, r3, r2, r3
 800368a:	0c9a      	lsrs	r2, r3, #18
 800368c:	4613      	mov	r3, r2
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	4413      	add	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003694:	e002      	b.n	800369c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	3b01      	subs	r3, #1
 800369a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1f9      	bne.n	8003696 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036b0:	d107      	bne.n	80036c2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	f003 0301 	and.w	r3, r3, #1
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	f040 80a1 	bne.w	8003814 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80036da:	f023 0301 	bic.w	r3, r3, #1
 80036de:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d007      	beq.n	8003704 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003708:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800370c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003710:	d106      	bne.n	8003720 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003716:	f023 0206 	bic.w	r2, r3, #6
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	645a      	str	r2, [r3, #68]	; 0x44
 800371e:	e002      	b.n	8003726 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800372e:	4b44      	ldr	r3, [pc, #272]	; (8003840 <HAL_ADC_Start_DMA+0x204>)
 8003730:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003736:	4a43      	ldr	r2, [pc, #268]	; (8003844 <HAL_ADC_Start_DMA+0x208>)
 8003738:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800373e:	4a42      	ldr	r2, [pc, #264]	; (8003848 <HAL_ADC_Start_DMA+0x20c>)
 8003740:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003746:	4a41      	ldr	r2, [pc, #260]	; (800384c <HAL_ADC_Start_DMA+0x210>)
 8003748:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003752:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	685a      	ldr	r2, [r3, #4]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003762:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003772:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	334c      	adds	r3, #76	; 0x4c
 800377e:	4619      	mov	r1, r3
 8003780:	68ba      	ldr	r2, [r7, #8]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f000 fcb8 	bl	80040f8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 031f 	and.w	r3, r3, #31
 8003790:	2b00      	cmp	r3, #0
 8003792:	d12a      	bne.n	80037ea <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a2d      	ldr	r2, [pc, #180]	; (8003850 <HAL_ADC_Start_DMA+0x214>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d015      	beq.n	80037ca <HAL_ADC_Start_DMA+0x18e>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a2c      	ldr	r2, [pc, #176]	; (8003854 <HAL_ADC_Start_DMA+0x218>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d105      	bne.n	80037b4 <HAL_ADC_Start_DMA+0x178>
 80037a8:	4b25      	ldr	r3, [pc, #148]	; (8003840 <HAL_ADC_Start_DMA+0x204>)
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f003 031f 	and.w	r3, r3, #31
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00a      	beq.n	80037ca <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a27      	ldr	r2, [pc, #156]	; (8003858 <HAL_ADC_Start_DMA+0x21c>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d136      	bne.n	800382c <HAL_ADC_Start_DMA+0x1f0>
 80037be:	4b20      	ldr	r3, [pc, #128]	; (8003840 <HAL_ADC_Start_DMA+0x204>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f003 0310 	and.w	r3, r3, #16
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d130      	bne.n	800382c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d129      	bne.n	800382c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689a      	ldr	r2, [r3, #8]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80037e6:	609a      	str	r2, [r3, #8]
 80037e8:	e020      	b.n	800382c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a18      	ldr	r2, [pc, #96]	; (8003850 <HAL_ADC_Start_DMA+0x214>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d11b      	bne.n	800382c <HAL_ADC_Start_DMA+0x1f0>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d114      	bne.n	800382c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689a      	ldr	r2, [r3, #8]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003810:	609a      	str	r2, [r3, #8]
 8003812:	e00b      	b.n	800382c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	f043 0210 	orr.w	r2, r3, #16
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003824:	f043 0201 	orr.w	r2, r3, #1
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3718      	adds	r7, #24
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20000054 	.word	0x20000054
 800383c:	431bde83 	.word	0x431bde83
 8003840:	40012300 	.word	0x40012300
 8003844:	08003cd5 	.word	0x08003cd5
 8003848:	08003d8f 	.word	0x08003d8f
 800384c:	08003dab 	.word	0x08003dab
 8003850:	40012000 	.word	0x40012000
 8003854:	40012100 	.word	0x40012100
 8003858:	40012200 	.word	0x40012200

0800385c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr

08003898 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80038a2:	2300      	movs	r3, #0
 80038a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d101      	bne.n	80038b4 <HAL_ADC_ConfigChannel+0x1c>
 80038b0:	2302      	movs	r3, #2
 80038b2:	e105      	b.n	8003ac0 <HAL_ADC_ConfigChannel+0x228>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2b09      	cmp	r3, #9
 80038c2:	d925      	bls.n	8003910 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68d9      	ldr	r1, [r3, #12]
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	461a      	mov	r2, r3
 80038d2:	4613      	mov	r3, r2
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	4413      	add	r3, r2
 80038d8:	3b1e      	subs	r3, #30
 80038da:	2207      	movs	r2, #7
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43da      	mvns	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	400a      	ands	r2, r1
 80038e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68d9      	ldr	r1, [r3, #12]
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	4618      	mov	r0, r3
 80038fc:	4603      	mov	r3, r0
 80038fe:	005b      	lsls	r3, r3, #1
 8003900:	4403      	add	r3, r0
 8003902:	3b1e      	subs	r3, #30
 8003904:	409a      	lsls	r2, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	60da      	str	r2, [r3, #12]
 800390e:	e022      	b.n	8003956 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6919      	ldr	r1, [r3, #16]
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	b29b      	uxth	r3, r3
 800391c:	461a      	mov	r2, r3
 800391e:	4613      	mov	r3, r2
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	4413      	add	r3, r2
 8003924:	2207      	movs	r2, #7
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43da      	mvns	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	400a      	ands	r2, r1
 8003932:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6919      	ldr	r1, [r3, #16]
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	689a      	ldr	r2, [r3, #8]
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	b29b      	uxth	r3, r3
 8003944:	4618      	mov	r0, r3
 8003946:	4603      	mov	r3, r0
 8003948:	005b      	lsls	r3, r3, #1
 800394a:	4403      	add	r3, r0
 800394c:	409a      	lsls	r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b06      	cmp	r3, #6
 800395c:	d824      	bhi.n	80039a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	4613      	mov	r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	4413      	add	r3, r2
 800396e:	3b05      	subs	r3, #5
 8003970:	221f      	movs	r2, #31
 8003972:	fa02 f303 	lsl.w	r3, r2, r3
 8003976:	43da      	mvns	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	400a      	ands	r2, r1
 800397e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	b29b      	uxth	r3, r3
 800398c:	4618      	mov	r0, r3
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	4613      	mov	r3, r2
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	4413      	add	r3, r2
 8003998:	3b05      	subs	r3, #5
 800399a:	fa00 f203 	lsl.w	r2, r0, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	635a      	str	r2, [r3, #52]	; 0x34
 80039a6:	e04c      	b.n	8003a42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	2b0c      	cmp	r3, #12
 80039ae:	d824      	bhi.n	80039fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685a      	ldr	r2, [r3, #4]
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	3b23      	subs	r3, #35	; 0x23
 80039c2:	221f      	movs	r2, #31
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	43da      	mvns	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	400a      	ands	r2, r1
 80039d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	b29b      	uxth	r3, r3
 80039de:	4618      	mov	r0, r3
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685a      	ldr	r2, [r3, #4]
 80039e4:	4613      	mov	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	4413      	add	r3, r2
 80039ea:	3b23      	subs	r3, #35	; 0x23
 80039ec:	fa00 f203 	lsl.w	r2, r0, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	430a      	orrs	r2, r1
 80039f6:	631a      	str	r2, [r3, #48]	; 0x30
 80039f8:	e023      	b.n	8003a42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	4613      	mov	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	4413      	add	r3, r2
 8003a0a:	3b41      	subs	r3, #65	; 0x41
 8003a0c:	221f      	movs	r2, #31
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	43da      	mvns	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	400a      	ands	r2, r1
 8003a1a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	4618      	mov	r0, r3
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	4613      	mov	r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	4413      	add	r3, r2
 8003a34:	3b41      	subs	r3, #65	; 0x41
 8003a36:	fa00 f203 	lsl.w	r2, r0, r3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a42:	4b22      	ldr	r3, [pc, #136]	; (8003acc <HAL_ADC_ConfigChannel+0x234>)
 8003a44:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a21      	ldr	r2, [pc, #132]	; (8003ad0 <HAL_ADC_ConfigChannel+0x238>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d109      	bne.n	8003a64 <HAL_ADC_ConfigChannel+0x1cc>
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2b12      	cmp	r3, #18
 8003a56:	d105      	bne.n	8003a64 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a19      	ldr	r2, [pc, #100]	; (8003ad0 <HAL_ADC_ConfigChannel+0x238>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d123      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x21e>
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2b10      	cmp	r3, #16
 8003a74:	d003      	beq.n	8003a7e <HAL_ADC_ConfigChannel+0x1e6>
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	2b11      	cmp	r3, #17
 8003a7c:	d11b      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2b10      	cmp	r3, #16
 8003a90:	d111      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a92:	4b10      	ldr	r3, [pc, #64]	; (8003ad4 <HAL_ADC_ConfigChannel+0x23c>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a10      	ldr	r2, [pc, #64]	; (8003ad8 <HAL_ADC_ConfigChannel+0x240>)
 8003a98:	fba2 2303 	umull	r2, r3, r2, r3
 8003a9c:	0c9a      	lsrs	r2, r3, #18
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	4413      	add	r3, r2
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003aa8:	e002      	b.n	8003ab0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	3b01      	subs	r3, #1
 8003aae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1f9      	bne.n	8003aaa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3714      	adds	r7, #20
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	40012300 	.word	0x40012300
 8003ad0:	40012000 	.word	0x40012000
 8003ad4:	20000054 	.word	0x20000054
 8003ad8:	431bde83 	.word	0x431bde83

08003adc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b085      	sub	sp, #20
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ae4:	4b79      	ldr	r3, [pc, #484]	; (8003ccc <ADC_Init+0x1f0>)
 8003ae6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	685a      	ldr	r2, [r3, #4]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	431a      	orrs	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	6859      	ldr	r1, [r3, #4]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	021a      	lsls	r2, r3, #8
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685a      	ldr	r2, [r3, #4]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003b34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6859      	ldr	r1, [r3, #4]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	689a      	ldr	r2, [r3, #8]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	430a      	orrs	r2, r1
 8003b46:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689a      	ldr	r2, [r3, #8]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	6899      	ldr	r1, [r3, #8]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68da      	ldr	r2, [r3, #12]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6e:	4a58      	ldr	r2, [pc, #352]	; (8003cd0 <ADC_Init+0x1f4>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d022      	beq.n	8003bba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689a      	ldr	r2, [r3, #8]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b82:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6899      	ldr	r1, [r3, #8]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	689a      	ldr	r2, [r3, #8]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ba4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6899      	ldr	r1, [r3, #8]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	609a      	str	r2, [r3, #8]
 8003bb8:	e00f      	b.n	8003bda <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	689a      	ldr	r2, [r3, #8]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003bc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689a      	ldr	r2, [r3, #8]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003bd8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	689a      	ldr	r2, [r3, #8]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 0202 	bic.w	r2, r2, #2
 8003be8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	6899      	ldr	r1, [r3, #8]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	7e1b      	ldrb	r3, [r3, #24]
 8003bf4:	005a      	lsls	r2, r3, #1
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d01b      	beq.n	8003c40 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c16:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003c26:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	6859      	ldr	r1, [r3, #4]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c32:	3b01      	subs	r3, #1
 8003c34:	035a      	lsls	r2, r3, #13
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	430a      	orrs	r2, r1
 8003c3c:	605a      	str	r2, [r3, #4]
 8003c3e:	e007      	b.n	8003c50 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	685a      	ldr	r2, [r3, #4]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c4e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003c5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	051a      	lsls	r2, r3, #20
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	430a      	orrs	r2, r1
 8003c74:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	689a      	ldr	r2, [r3, #8]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003c84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	6899      	ldr	r1, [r3, #8]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c92:	025a      	lsls	r2, r3, #9
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	689a      	ldr	r2, [r3, #8]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003caa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	6899      	ldr	r1, [r3, #8]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	029a      	lsls	r2, r3, #10
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	609a      	str	r2, [r3, #8]
}
 8003cc0:	bf00      	nop
 8003cc2:	3714      	adds	r7, #20
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr
 8003ccc:	40012300 	.word	0x40012300
 8003cd0:	0f000001 	.word	0x0f000001

08003cd4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ce0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d13c      	bne.n	8003d68 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d12b      	bne.n	8003d60 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d127      	bne.n	8003d60 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d16:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d006      	beq.n	8003d2c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d119      	bne.n	8003d60 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f022 0220 	bic.w	r2, r2, #32
 8003d3a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d105      	bne.n	8003d60 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d58:	f043 0201 	orr.w	r2, r3, #1
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f7ff fd7b 	bl	800385c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d66:	e00e      	b.n	8003d86 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	f003 0310 	and.w	r3, r3, #16
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d003      	beq.n	8003d7c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003d74:	68f8      	ldr	r0, [r7, #12]
 8003d76:	f7ff fd85 	bl	8003884 <HAL_ADC_ErrorCallback>
}
 8003d7a:	e004      	b.n	8003d86 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	4798      	blx	r3
}
 8003d86:	bf00      	nop
 8003d88:	3710      	adds	r7, #16
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b084      	sub	sp, #16
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d9a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003d9c:	68f8      	ldr	r0, [r7, #12]
 8003d9e:	f7ff fd67 	bl	8003870 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003da2:	bf00      	nop
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b084      	sub	sp, #16
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2240      	movs	r2, #64	; 0x40
 8003dbc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc2:	f043 0204 	orr.w	r2, r3, #4
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f7ff fd5a 	bl	8003884 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dd0:	bf00      	nop
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003de8:	4b0c      	ldr	r3, [pc, #48]	; (8003e1c <__NVIC_SetPriorityGrouping+0x44>)
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003df4:	4013      	ands	r3, r2
 8003df6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e0a:	4a04      	ldr	r2, [pc, #16]	; (8003e1c <__NVIC_SetPriorityGrouping+0x44>)
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	60d3      	str	r3, [r2, #12]
}
 8003e10:	bf00      	nop
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr
 8003e1c:	e000ed00 	.word	0xe000ed00

08003e20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e24:	4b04      	ldr	r3, [pc, #16]	; (8003e38 <__NVIC_GetPriorityGrouping+0x18>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	0a1b      	lsrs	r3, r3, #8
 8003e2a:	f003 0307 	and.w	r3, r3, #7
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	e000ed00 	.word	0xe000ed00

08003e3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	4603      	mov	r3, r0
 8003e44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	db0b      	blt.n	8003e66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e4e:	79fb      	ldrb	r3, [r7, #7]
 8003e50:	f003 021f 	and.w	r2, r3, #31
 8003e54:	4907      	ldr	r1, [pc, #28]	; (8003e74 <__NVIC_EnableIRQ+0x38>)
 8003e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5a:	095b      	lsrs	r3, r3, #5
 8003e5c:	2001      	movs	r0, #1
 8003e5e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	e000e100 	.word	0xe000e100

08003e78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	4603      	mov	r3, r0
 8003e80:	6039      	str	r1, [r7, #0]
 8003e82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	db0a      	blt.n	8003ea2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	490c      	ldr	r1, [pc, #48]	; (8003ec4 <__NVIC_SetPriority+0x4c>)
 8003e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e96:	0112      	lsls	r2, r2, #4
 8003e98:	b2d2      	uxtb	r2, r2
 8003e9a:	440b      	add	r3, r1
 8003e9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ea0:	e00a      	b.n	8003eb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	b2da      	uxtb	r2, r3
 8003ea6:	4908      	ldr	r1, [pc, #32]	; (8003ec8 <__NVIC_SetPriority+0x50>)
 8003ea8:	79fb      	ldrb	r3, [r7, #7]
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	3b04      	subs	r3, #4
 8003eb0:	0112      	lsls	r2, r2, #4
 8003eb2:	b2d2      	uxtb	r2, r2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	761a      	strb	r2, [r3, #24]
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	e000e100 	.word	0xe000e100
 8003ec8:	e000ed00 	.word	0xe000ed00

08003ecc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b089      	sub	sp, #36	; 0x24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f003 0307 	and.w	r3, r3, #7
 8003ede:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	f1c3 0307 	rsb	r3, r3, #7
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	bf28      	it	cs
 8003eea:	2304      	movcs	r3, #4
 8003eec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	2b06      	cmp	r3, #6
 8003ef4:	d902      	bls.n	8003efc <NVIC_EncodePriority+0x30>
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	3b03      	subs	r3, #3
 8003efa:	e000      	b.n	8003efe <NVIC_EncodePriority+0x32>
 8003efc:	2300      	movs	r3, #0
 8003efe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f00:	f04f 32ff 	mov.w	r2, #4294967295
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0a:	43da      	mvns	r2, r3
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	401a      	ands	r2, r3
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f14:	f04f 31ff 	mov.w	r1, #4294967295
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f1e:	43d9      	mvns	r1, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f24:	4313      	orrs	r3, r2
         );
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3724      	adds	r7, #36	; 0x24
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b082      	sub	sp, #8
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f7ff ff4c 	bl	8003dd8 <__NVIC_SetPriorityGrouping>
}
 8003f40:	bf00      	nop
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	4603      	mov	r3, r0
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
 8003f54:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f56:	2300      	movs	r3, #0
 8003f58:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f5a:	f7ff ff61 	bl	8003e20 <__NVIC_GetPriorityGrouping>
 8003f5e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	68b9      	ldr	r1, [r7, #8]
 8003f64:	6978      	ldr	r0, [r7, #20]
 8003f66:	f7ff ffb1 	bl	8003ecc <NVIC_EncodePriority>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f70:	4611      	mov	r1, r2
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7ff ff80 	bl	8003e78 <__NVIC_SetPriority>
}
 8003f78:	bf00      	nop
 8003f7a:	3718      	adds	r7, #24
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	4603      	mov	r3, r0
 8003f88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7ff ff54 	bl	8003e3c <__NVIC_EnableIRQ>
}
 8003f94:	bf00      	nop
 8003f96:	3708      	adds	r7, #8
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003fa8:	f7ff fad4 	bl	8003554 <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e099      	b.n	80040ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2202      	movs	r2, #2
 8003fbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 0201 	bic.w	r2, r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fd8:	e00f      	b.n	8003ffa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fda:	f7ff fabb 	bl	8003554 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b05      	cmp	r3, #5
 8003fe6:	d908      	bls.n	8003ffa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2220      	movs	r2, #32
 8003fec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2203      	movs	r2, #3
 8003ff2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e078      	b.n	80040ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	2b00      	cmp	r3, #0
 8004006:	d1e8      	bne.n	8003fda <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	4b38      	ldr	r3, [pc, #224]	; (80040f4 <HAL_DMA_Init+0x158>)
 8004014:	4013      	ands	r3, r2
 8004016:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004026:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004032:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800403e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	4313      	orrs	r3, r2
 800404a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004050:	2b04      	cmp	r3, #4
 8004052:	d107      	bne.n	8004064 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405c:	4313      	orrs	r3, r2
 800405e:	697a      	ldr	r2, [r7, #20]
 8004060:	4313      	orrs	r3, r2
 8004062:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	f023 0307 	bic.w	r3, r3, #7
 800407a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	4313      	orrs	r3, r2
 8004084:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	2b04      	cmp	r3, #4
 800408c:	d117      	bne.n	80040be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	4313      	orrs	r3, r2
 8004096:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409c:	2b00      	cmp	r3, #0
 800409e:	d00e      	beq.n	80040be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 fb01 	bl	80046a8 <DMA_CheckFifoParam>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d008      	beq.n	80040be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2240      	movs	r2, #64	; 0x40
 80040b0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80040ba:	2301      	movs	r3, #1
 80040bc:	e016      	b.n	80040ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 fab8 	bl	800463c <DMA_CalcBaseAndBitshift>
 80040cc:	4603      	mov	r3, r0
 80040ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040d4:	223f      	movs	r2, #63	; 0x3f
 80040d6:	409a      	lsls	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2201      	movs	r2, #1
 80040e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3718      	adds	r7, #24
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	f010803f 	.word	0xf010803f

080040f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
 8004104:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004106:	2300      	movs	r3, #0
 8004108:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800410e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004116:	2b01      	cmp	r3, #1
 8004118:	d101      	bne.n	800411e <HAL_DMA_Start_IT+0x26>
 800411a:	2302      	movs	r3, #2
 800411c:	e040      	b.n	80041a0 <HAL_DMA_Start_IT+0xa8>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b01      	cmp	r3, #1
 8004130:	d12f      	bne.n	8004192 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2202      	movs	r2, #2
 8004136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	68b9      	ldr	r1, [r7, #8]
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f000 fa4a 	bl	80045e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004150:	223f      	movs	r2, #63	; 0x3f
 8004152:	409a      	lsls	r2, r3
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f042 0216 	orr.w	r2, r2, #22
 8004166:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416c:	2b00      	cmp	r3, #0
 800416e:	d007      	beq.n	8004180 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0208 	orr.w	r2, r2, #8
 800417e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0201 	orr.w	r2, r2, #1
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	e005      	b.n	800419e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800419a:	2302      	movs	r3, #2
 800419c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800419e:	7dfb      	ldrb	r3, [r7, #23]
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3718      	adds	r7, #24
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80041b6:	f7ff f9cd 	bl	8003554 <HAL_GetTick>
 80041ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d008      	beq.n	80041da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2280      	movs	r2, #128	; 0x80
 80041cc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e052      	b.n	8004280 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f022 0216 	bic.w	r2, r2, #22
 80041e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	695a      	ldr	r2, [r3, #20]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d103      	bne.n	800420a <HAL_DMA_Abort+0x62>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004206:	2b00      	cmp	r3, #0
 8004208:	d007      	beq.n	800421a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 0208 	bic.w	r2, r2, #8
 8004218:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f022 0201 	bic.w	r2, r2, #1
 8004228:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800422a:	e013      	b.n	8004254 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800422c:	f7ff f992 	bl	8003554 <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b05      	cmp	r3, #5
 8004238:	d90c      	bls.n	8004254 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2220      	movs	r2, #32
 800423e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2203      	movs	r2, #3
 8004244:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e015      	b.n	8004280 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1e4      	bne.n	800422c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004266:	223f      	movs	r2, #63	; 0x3f
 8004268:	409a      	lsls	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d004      	beq.n	80042a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2280      	movs	r2, #128	; 0x80
 80042a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e00c      	b.n	80042c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2205      	movs	r2, #5
 80042aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f022 0201 	bic.w	r2, r2, #1
 80042bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80042d4:	2300      	movs	r3, #0
 80042d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80042d8:	4b8e      	ldr	r3, [pc, #568]	; (8004514 <HAL_DMA_IRQHandler+0x248>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a8e      	ldr	r2, [pc, #568]	; (8004518 <HAL_DMA_IRQHandler+0x24c>)
 80042de:	fba2 2303 	umull	r2, r3, r2, r3
 80042e2:	0a9b      	lsrs	r3, r3, #10
 80042e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f6:	2208      	movs	r2, #8
 80042f8:	409a      	lsls	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	4013      	ands	r3, r2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d01a      	beq.n	8004338 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0304 	and.w	r3, r3, #4
 800430c:	2b00      	cmp	r3, #0
 800430e:	d013      	beq.n	8004338 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f022 0204 	bic.w	r2, r2, #4
 800431e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004324:	2208      	movs	r2, #8
 8004326:	409a      	lsls	r2, r3
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004330:	f043 0201 	orr.w	r2, r3, #1
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800433c:	2201      	movs	r2, #1
 800433e:	409a      	lsls	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	4013      	ands	r3, r2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d012      	beq.n	800436e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00b      	beq.n	800436e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800435a:	2201      	movs	r2, #1
 800435c:	409a      	lsls	r2, r3
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004366:	f043 0202 	orr.w	r2, r3, #2
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004372:	2204      	movs	r2, #4
 8004374:	409a      	lsls	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	4013      	ands	r3, r2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d012      	beq.n	80043a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d00b      	beq.n	80043a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004390:	2204      	movs	r2, #4
 8004392:	409a      	lsls	r2, r3
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800439c:	f043 0204 	orr.w	r2, r3, #4
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a8:	2210      	movs	r2, #16
 80043aa:	409a      	lsls	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	4013      	ands	r3, r2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d043      	beq.n	800443c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0308 	and.w	r3, r3, #8
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d03c      	beq.n	800443c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043c6:	2210      	movs	r2, #16
 80043c8:	409a      	lsls	r2, r3
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d018      	beq.n	800440e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d108      	bne.n	80043fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d024      	beq.n	800443c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	4798      	blx	r3
 80043fa:	e01f      	b.n	800443c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004400:	2b00      	cmp	r3, #0
 8004402:	d01b      	beq.n	800443c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	4798      	blx	r3
 800440c:	e016      	b.n	800443c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004418:	2b00      	cmp	r3, #0
 800441a:	d107      	bne.n	800442c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f022 0208 	bic.w	r2, r2, #8
 800442a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004430:	2b00      	cmp	r3, #0
 8004432:	d003      	beq.n	800443c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004440:	2220      	movs	r2, #32
 8004442:	409a      	lsls	r2, r3
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	4013      	ands	r3, r2
 8004448:	2b00      	cmp	r3, #0
 800444a:	f000 808f 	beq.w	800456c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0310 	and.w	r3, r3, #16
 8004458:	2b00      	cmp	r3, #0
 800445a:	f000 8087 	beq.w	800456c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004462:	2220      	movs	r2, #32
 8004464:	409a      	lsls	r2, r3
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b05      	cmp	r3, #5
 8004474:	d136      	bne.n	80044e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 0216 	bic.w	r2, r2, #22
 8004484:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	695a      	ldr	r2, [r3, #20]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004494:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449a:	2b00      	cmp	r3, #0
 800449c:	d103      	bne.n	80044a6 <HAL_DMA_IRQHandler+0x1da>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d007      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 0208 	bic.w	r2, r2, #8
 80044b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044ba:	223f      	movs	r2, #63	; 0x3f
 80044bc:	409a      	lsls	r2, r3
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d07e      	beq.n	80045d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	4798      	blx	r3
        }
        return;
 80044e2:	e079      	b.n	80045d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d01d      	beq.n	800452e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d10d      	bne.n	800451c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004504:	2b00      	cmp	r3, #0
 8004506:	d031      	beq.n	800456c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	4798      	blx	r3
 8004510:	e02c      	b.n	800456c <HAL_DMA_IRQHandler+0x2a0>
 8004512:	bf00      	nop
 8004514:	20000054 	.word	0x20000054
 8004518:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004520:	2b00      	cmp	r3, #0
 8004522:	d023      	beq.n	800456c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	4798      	blx	r3
 800452c:	e01e      	b.n	800456c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10f      	bne.n	800455c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f022 0210 	bic.w	r2, r2, #16
 800454a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004570:	2b00      	cmp	r3, #0
 8004572:	d032      	beq.n	80045da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b00      	cmp	r3, #0
 800457e:	d022      	beq.n	80045c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2205      	movs	r2, #5
 8004584:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f022 0201 	bic.w	r2, r2, #1
 8004596:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	3301      	adds	r3, #1
 800459c:	60bb      	str	r3, [r7, #8]
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d307      	bcc.n	80045b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1f2      	bne.n	8004598 <HAL_DMA_IRQHandler+0x2cc>
 80045b2:	e000      	b.n	80045b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80045b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d005      	beq.n	80045da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	4798      	blx	r3
 80045d6:	e000      	b.n	80045da <HAL_DMA_IRQHandler+0x30e>
        return;
 80045d8:	bf00      	nop
    }
  }
}
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b085      	sub	sp, #20
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
 80045ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	683a      	ldr	r2, [r7, #0]
 8004604:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	2b40      	cmp	r3, #64	; 0x40
 800460c:	d108      	bne.n	8004620 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68ba      	ldr	r2, [r7, #8]
 800461c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800461e:	e007      	b.n	8004630 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	60da      	str	r2, [r3, #12]
}
 8004630:	bf00      	nop
 8004632:	3714      	adds	r7, #20
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	b2db      	uxtb	r3, r3
 800464a:	3b10      	subs	r3, #16
 800464c:	4a14      	ldr	r2, [pc, #80]	; (80046a0 <DMA_CalcBaseAndBitshift+0x64>)
 800464e:	fba2 2303 	umull	r2, r3, r2, r3
 8004652:	091b      	lsrs	r3, r3, #4
 8004654:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004656:	4a13      	ldr	r2, [pc, #76]	; (80046a4 <DMA_CalcBaseAndBitshift+0x68>)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	4413      	add	r3, r2
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	461a      	mov	r2, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2b03      	cmp	r3, #3
 8004668:	d909      	bls.n	800467e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004672:	f023 0303 	bic.w	r3, r3, #3
 8004676:	1d1a      	adds	r2, r3, #4
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	659a      	str	r2, [r3, #88]	; 0x58
 800467c:	e007      	b.n	800468e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004686:	f023 0303 	bic.w	r3, r3, #3
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004692:	4618      	mov	r0, r3
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	aaaaaaab 	.word	0xaaaaaaab
 80046a4:	08008e38 	.word	0x08008e38

080046a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046b0:	2300      	movs	r3, #0
 80046b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d11f      	bne.n	8004702 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	2b03      	cmp	r3, #3
 80046c6:	d856      	bhi.n	8004776 <DMA_CheckFifoParam+0xce>
 80046c8:	a201      	add	r2, pc, #4	; (adr r2, 80046d0 <DMA_CheckFifoParam+0x28>)
 80046ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ce:	bf00      	nop
 80046d0:	080046e1 	.word	0x080046e1
 80046d4:	080046f3 	.word	0x080046f3
 80046d8:	080046e1 	.word	0x080046e1
 80046dc:	08004777 	.word	0x08004777
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d046      	beq.n	800477a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046f0:	e043      	b.n	800477a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80046fa:	d140      	bne.n	800477e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004700:	e03d      	b.n	800477e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800470a:	d121      	bne.n	8004750 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	2b03      	cmp	r3, #3
 8004710:	d837      	bhi.n	8004782 <DMA_CheckFifoParam+0xda>
 8004712:	a201      	add	r2, pc, #4	; (adr r2, 8004718 <DMA_CheckFifoParam+0x70>)
 8004714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004718:	08004729 	.word	0x08004729
 800471c:	0800472f 	.word	0x0800472f
 8004720:	08004729 	.word	0x08004729
 8004724:	08004741 	.word	0x08004741
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	73fb      	strb	r3, [r7, #15]
      break;
 800472c:	e030      	b.n	8004790 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004732:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d025      	beq.n	8004786 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800473e:	e022      	b.n	8004786 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004744:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004748:	d11f      	bne.n	800478a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800474e:	e01c      	b.n	800478a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b02      	cmp	r3, #2
 8004754:	d903      	bls.n	800475e <DMA_CheckFifoParam+0xb6>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	2b03      	cmp	r3, #3
 800475a:	d003      	beq.n	8004764 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800475c:	e018      	b.n	8004790 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	73fb      	strb	r3, [r7, #15]
      break;
 8004762:	e015      	b.n	8004790 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004768:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00e      	beq.n	800478e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	73fb      	strb	r3, [r7, #15]
      break;
 8004774:	e00b      	b.n	800478e <DMA_CheckFifoParam+0xe6>
      break;
 8004776:	bf00      	nop
 8004778:	e00a      	b.n	8004790 <DMA_CheckFifoParam+0xe8>
      break;
 800477a:	bf00      	nop
 800477c:	e008      	b.n	8004790 <DMA_CheckFifoParam+0xe8>
      break;
 800477e:	bf00      	nop
 8004780:	e006      	b.n	8004790 <DMA_CheckFifoParam+0xe8>
      break;
 8004782:	bf00      	nop
 8004784:	e004      	b.n	8004790 <DMA_CheckFifoParam+0xe8>
      break;
 8004786:	bf00      	nop
 8004788:	e002      	b.n	8004790 <DMA_CheckFifoParam+0xe8>
      break;   
 800478a:	bf00      	nop
 800478c:	e000      	b.n	8004790 <DMA_CheckFifoParam+0xe8>
      break;
 800478e:	bf00      	nop
    }
  } 
  
  return status; 
 8004790:	7bfb      	ldrb	r3, [r7, #15]
}
 8004792:	4618      	mov	r0, r3
 8004794:	3714      	adds	r7, #20
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop

080047a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b089      	sub	sp, #36	; 0x24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80047aa:	2300      	movs	r3, #0
 80047ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80047ae:	2300      	movs	r3, #0
 80047b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80047b2:	2300      	movs	r3, #0
 80047b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047b6:	2300      	movs	r3, #0
 80047b8:	61fb      	str	r3, [r7, #28]
 80047ba:	e16b      	b.n	8004a94 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80047bc:	2201      	movs	r2, #1
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	4013      	ands	r3, r2
 80047ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	f040 815a 	bne.w	8004a8e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d005      	beq.n	80047f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d130      	bne.n	8004854 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	2203      	movs	r2, #3
 80047fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004802:	43db      	mvns	r3, r3
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	4013      	ands	r3, r2
 8004808:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	68da      	ldr	r2, [r3, #12]
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	fa02 f303 	lsl.w	r3, r2, r3
 8004816:	69ba      	ldr	r2, [r7, #24]
 8004818:	4313      	orrs	r3, r2
 800481a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004828:	2201      	movs	r2, #1
 800482a:	69fb      	ldr	r3, [r7, #28]
 800482c:	fa02 f303 	lsl.w	r3, r2, r3
 8004830:	43db      	mvns	r3, r3
 8004832:	69ba      	ldr	r2, [r7, #24]
 8004834:	4013      	ands	r3, r2
 8004836:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	091b      	lsrs	r3, r3, #4
 800483e:	f003 0201 	and.w	r2, r3, #1
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	fa02 f303 	lsl.w	r3, r2, r3
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	4313      	orrs	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	69ba      	ldr	r2, [r7, #24]
 8004852:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f003 0303 	and.w	r3, r3, #3
 800485c:	2b03      	cmp	r3, #3
 800485e:	d017      	beq.n	8004890 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	2203      	movs	r2, #3
 800486c:	fa02 f303 	lsl.w	r3, r2, r3
 8004870:	43db      	mvns	r3, r3
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	4013      	ands	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	689a      	ldr	r2, [r3, #8]
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	005b      	lsls	r3, r3, #1
 8004880:	fa02 f303 	lsl.w	r3, r2, r3
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	4313      	orrs	r3, r2
 8004888:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f003 0303 	and.w	r3, r3, #3
 8004898:	2b02      	cmp	r3, #2
 800489a:	d123      	bne.n	80048e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	08da      	lsrs	r2, r3, #3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	3208      	adds	r2, #8
 80048a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	220f      	movs	r2, #15
 80048b4:	fa02 f303 	lsl.w	r3, r2, r3
 80048b8:	43db      	mvns	r3, r3
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	4013      	ands	r3, r2
 80048be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	691a      	ldr	r2, [r3, #16]
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	fa02 f303 	lsl.w	r3, r2, r3
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	08da      	lsrs	r2, r3, #3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	3208      	adds	r2, #8
 80048de:	69b9      	ldr	r1, [r7, #24]
 80048e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	005b      	lsls	r3, r3, #1
 80048ee:	2203      	movs	r2, #3
 80048f0:	fa02 f303 	lsl.w	r3, r2, r3
 80048f4:	43db      	mvns	r3, r3
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	4013      	ands	r3, r2
 80048fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f003 0203 	and.w	r2, r3, #3
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	005b      	lsls	r3, r3, #1
 8004908:	fa02 f303 	lsl.w	r3, r2, r3
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	4313      	orrs	r3, r2
 8004910:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004920:	2b00      	cmp	r3, #0
 8004922:	f000 80b4 	beq.w	8004a8e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	4b60      	ldr	r3, [pc, #384]	; (8004aac <HAL_GPIO_Init+0x30c>)
 800492c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800492e:	4a5f      	ldr	r2, [pc, #380]	; (8004aac <HAL_GPIO_Init+0x30c>)
 8004930:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004934:	6453      	str	r3, [r2, #68]	; 0x44
 8004936:	4b5d      	ldr	r3, [pc, #372]	; (8004aac <HAL_GPIO_Init+0x30c>)
 8004938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800493a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004942:	4a5b      	ldr	r2, [pc, #364]	; (8004ab0 <HAL_GPIO_Init+0x310>)
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	089b      	lsrs	r3, r3, #2
 8004948:	3302      	adds	r3, #2
 800494a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800494e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	f003 0303 	and.w	r3, r3, #3
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	220f      	movs	r2, #15
 800495a:	fa02 f303 	lsl.w	r3, r2, r3
 800495e:	43db      	mvns	r3, r3
 8004960:	69ba      	ldr	r2, [r7, #24]
 8004962:	4013      	ands	r3, r2
 8004964:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a52      	ldr	r2, [pc, #328]	; (8004ab4 <HAL_GPIO_Init+0x314>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d02b      	beq.n	80049c6 <HAL_GPIO_Init+0x226>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a51      	ldr	r2, [pc, #324]	; (8004ab8 <HAL_GPIO_Init+0x318>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d025      	beq.n	80049c2 <HAL_GPIO_Init+0x222>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a50      	ldr	r2, [pc, #320]	; (8004abc <HAL_GPIO_Init+0x31c>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d01f      	beq.n	80049be <HAL_GPIO_Init+0x21e>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a4f      	ldr	r2, [pc, #316]	; (8004ac0 <HAL_GPIO_Init+0x320>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d019      	beq.n	80049ba <HAL_GPIO_Init+0x21a>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a4e      	ldr	r2, [pc, #312]	; (8004ac4 <HAL_GPIO_Init+0x324>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d013      	beq.n	80049b6 <HAL_GPIO_Init+0x216>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a4d      	ldr	r2, [pc, #308]	; (8004ac8 <HAL_GPIO_Init+0x328>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d00d      	beq.n	80049b2 <HAL_GPIO_Init+0x212>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a4c      	ldr	r2, [pc, #304]	; (8004acc <HAL_GPIO_Init+0x32c>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d007      	beq.n	80049ae <HAL_GPIO_Init+0x20e>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a4b      	ldr	r2, [pc, #300]	; (8004ad0 <HAL_GPIO_Init+0x330>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d101      	bne.n	80049aa <HAL_GPIO_Init+0x20a>
 80049a6:	2307      	movs	r3, #7
 80049a8:	e00e      	b.n	80049c8 <HAL_GPIO_Init+0x228>
 80049aa:	2308      	movs	r3, #8
 80049ac:	e00c      	b.n	80049c8 <HAL_GPIO_Init+0x228>
 80049ae:	2306      	movs	r3, #6
 80049b0:	e00a      	b.n	80049c8 <HAL_GPIO_Init+0x228>
 80049b2:	2305      	movs	r3, #5
 80049b4:	e008      	b.n	80049c8 <HAL_GPIO_Init+0x228>
 80049b6:	2304      	movs	r3, #4
 80049b8:	e006      	b.n	80049c8 <HAL_GPIO_Init+0x228>
 80049ba:	2303      	movs	r3, #3
 80049bc:	e004      	b.n	80049c8 <HAL_GPIO_Init+0x228>
 80049be:	2302      	movs	r3, #2
 80049c0:	e002      	b.n	80049c8 <HAL_GPIO_Init+0x228>
 80049c2:	2301      	movs	r3, #1
 80049c4:	e000      	b.n	80049c8 <HAL_GPIO_Init+0x228>
 80049c6:	2300      	movs	r3, #0
 80049c8:	69fa      	ldr	r2, [r7, #28]
 80049ca:	f002 0203 	and.w	r2, r2, #3
 80049ce:	0092      	lsls	r2, r2, #2
 80049d0:	4093      	lsls	r3, r2
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049d8:	4935      	ldr	r1, [pc, #212]	; (8004ab0 <HAL_GPIO_Init+0x310>)
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	089b      	lsrs	r3, r3, #2
 80049de:	3302      	adds	r3, #2
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049e6:	4b3b      	ldr	r3, [pc, #236]	; (8004ad4 <HAL_GPIO_Init+0x334>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	43db      	mvns	r3, r3
 80049f0:	69ba      	ldr	r2, [r7, #24]
 80049f2:	4013      	ands	r3, r2
 80049f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004a02:	69ba      	ldr	r2, [r7, #24]
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a0a:	4a32      	ldr	r2, [pc, #200]	; (8004ad4 <HAL_GPIO_Init+0x334>)
 8004a0c:	69bb      	ldr	r3, [r7, #24]
 8004a0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a10:	4b30      	ldr	r3, [pc, #192]	; (8004ad4 <HAL_GPIO_Init+0x334>)
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	43db      	mvns	r3, r3
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a34:	4a27      	ldr	r2, [pc, #156]	; (8004ad4 <HAL_GPIO_Init+0x334>)
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a3a:	4b26      	ldr	r3, [pc, #152]	; (8004ad4 <HAL_GPIO_Init+0x334>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	43db      	mvns	r3, r3
 8004a44:	69ba      	ldr	r2, [r7, #24]
 8004a46:	4013      	ands	r3, r2
 8004a48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d003      	beq.n	8004a5e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a5e:	4a1d      	ldr	r2, [pc, #116]	; (8004ad4 <HAL_GPIO_Init+0x334>)
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a64:	4b1b      	ldr	r3, [pc, #108]	; (8004ad4 <HAL_GPIO_Init+0x334>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	43db      	mvns	r3, r3
 8004a6e:	69ba      	ldr	r2, [r7, #24]
 8004a70:	4013      	ands	r3, r2
 8004a72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d003      	beq.n	8004a88 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a88:	4a12      	ldr	r2, [pc, #72]	; (8004ad4 <HAL_GPIO_Init+0x334>)
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	3301      	adds	r3, #1
 8004a92:	61fb      	str	r3, [r7, #28]
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	2b0f      	cmp	r3, #15
 8004a98:	f67f ae90 	bls.w	80047bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a9c:	bf00      	nop
 8004a9e:	bf00      	nop
 8004aa0:	3724      	adds	r7, #36	; 0x24
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	40023800 	.word	0x40023800
 8004ab0:	40013800 	.word	0x40013800
 8004ab4:	40020000 	.word	0x40020000
 8004ab8:	40020400 	.word	0x40020400
 8004abc:	40020800 	.word	0x40020800
 8004ac0:	40020c00 	.word	0x40020c00
 8004ac4:	40021000 	.word	0x40021000
 8004ac8:	40021400 	.word	0x40021400
 8004acc:	40021800 	.word	0x40021800
 8004ad0:	40021c00 	.word	0x40021c00
 8004ad4:	40013c00 	.word	0x40013c00

08004ad8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	691a      	ldr	r2, [r3, #16]
 8004ae8:	887b      	ldrh	r3, [r7, #2]
 8004aea:	4013      	ands	r3, r2
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004af0:	2301      	movs	r3, #1
 8004af2:	73fb      	strb	r3, [r7, #15]
 8004af4:	e001      	b.n	8004afa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004af6:	2300      	movs	r3, #0
 8004af8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3714      	adds	r7, #20
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	460b      	mov	r3, r1
 8004b12:	807b      	strh	r3, [r7, #2]
 8004b14:	4613      	mov	r3, r2
 8004b16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b18:	787b      	ldrb	r3, [r7, #1]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b1e:	887a      	ldrh	r2, [r7, #2]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b24:	e003      	b.n	8004b2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b26:	887b      	ldrh	r3, [r7, #2]
 8004b28:	041a      	lsls	r2, r3, #16
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	619a      	str	r2, [r3, #24]
}
 8004b2e:	bf00      	nop
 8004b30:	370c      	adds	r7, #12
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr

08004b3a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b085      	sub	sp, #20
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
 8004b42:	460b      	mov	r3, r1
 8004b44:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b4c:	887a      	ldrh	r2, [r7, #2]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	4013      	ands	r3, r2
 8004b52:	041a      	lsls	r2, r3, #16
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	43d9      	mvns	r1, r3
 8004b58:	887b      	ldrh	r3, [r7, #2]
 8004b5a:	400b      	ands	r3, r1
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	619a      	str	r2, [r3, #24]
}
 8004b62:	bf00      	nop
 8004b64:	3714      	adds	r7, #20
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
	...

08004b70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	4603      	mov	r3, r0
 8004b78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004b7a:	4b08      	ldr	r3, [pc, #32]	; (8004b9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b7c:	695a      	ldr	r2, [r3, #20]
 8004b7e:	88fb      	ldrh	r3, [r7, #6]
 8004b80:	4013      	ands	r3, r2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d006      	beq.n	8004b94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b86:	4a05      	ldr	r2, [pc, #20]	; (8004b9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b88:	88fb      	ldrh	r3, [r7, #6]
 8004b8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b8c:	88fb      	ldrh	r3, [r7, #6]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7fd f966 	bl	8001e60 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b94:	bf00      	nop
 8004b96:	3708      	adds	r7, #8
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	40013c00 	.word	0x40013c00

08004ba0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e267      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d075      	beq.n	8004caa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004bbe:	4b88      	ldr	r3, [pc, #544]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f003 030c 	and.w	r3, r3, #12
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d00c      	beq.n	8004be4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bca:	4b85      	ldr	r3, [pc, #532]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004bd2:	2b08      	cmp	r3, #8
 8004bd4:	d112      	bne.n	8004bfc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bd6:	4b82      	ldr	r3, [pc, #520]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004be2:	d10b      	bne.n	8004bfc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004be4:	4b7e      	ldr	r3, [pc, #504]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d05b      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x108>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d157      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e242      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c04:	d106      	bne.n	8004c14 <HAL_RCC_OscConfig+0x74>
 8004c06:	4b76      	ldr	r3, [pc, #472]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a75      	ldr	r2, [pc, #468]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c10:	6013      	str	r3, [r2, #0]
 8004c12:	e01d      	b.n	8004c50 <HAL_RCC_OscConfig+0xb0>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c1c:	d10c      	bne.n	8004c38 <HAL_RCC_OscConfig+0x98>
 8004c1e:	4b70      	ldr	r3, [pc, #448]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a6f      	ldr	r2, [pc, #444]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c28:	6013      	str	r3, [r2, #0]
 8004c2a:	4b6d      	ldr	r3, [pc, #436]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a6c      	ldr	r2, [pc, #432]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c34:	6013      	str	r3, [r2, #0]
 8004c36:	e00b      	b.n	8004c50 <HAL_RCC_OscConfig+0xb0>
 8004c38:	4b69      	ldr	r3, [pc, #420]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a68      	ldr	r2, [pc, #416]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c42:	6013      	str	r3, [r2, #0]
 8004c44:	4b66      	ldr	r3, [pc, #408]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a65      	ldr	r2, [pc, #404]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d013      	beq.n	8004c80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c58:	f7fe fc7c 	bl	8003554 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c60:	f7fe fc78 	bl	8003554 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b64      	cmp	r3, #100	; 0x64
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e207      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c72:	4b5b      	ldr	r3, [pc, #364]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0f0      	beq.n	8004c60 <HAL_RCC_OscConfig+0xc0>
 8004c7e:	e014      	b.n	8004caa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c80:	f7fe fc68 	bl	8003554 <HAL_GetTick>
 8004c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c86:	e008      	b.n	8004c9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c88:	f7fe fc64 	bl	8003554 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b64      	cmp	r3, #100	; 0x64
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e1f3      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c9a:	4b51      	ldr	r3, [pc, #324]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1f0      	bne.n	8004c88 <HAL_RCC_OscConfig+0xe8>
 8004ca6:	e000      	b.n	8004caa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d063      	beq.n	8004d7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004cb6:	4b4a      	ldr	r3, [pc, #296]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f003 030c 	and.w	r3, r3, #12
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00b      	beq.n	8004cda <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cc2:	4b47      	ldr	r3, [pc, #284]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004cca:	2b08      	cmp	r3, #8
 8004ccc:	d11c      	bne.n	8004d08 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cce:	4b44      	ldr	r3, [pc, #272]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d116      	bne.n	8004d08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cda:	4b41      	ldr	r3, [pc, #260]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d005      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x152>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d001      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e1c7      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cf2:	4b3b      	ldr	r3, [pc, #236]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	00db      	lsls	r3, r3, #3
 8004d00:	4937      	ldr	r1, [pc, #220]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d06:	e03a      	b.n	8004d7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d020      	beq.n	8004d52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d10:	4b34      	ldr	r3, [pc, #208]	; (8004de4 <HAL_RCC_OscConfig+0x244>)
 8004d12:	2201      	movs	r2, #1
 8004d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d16:	f7fe fc1d 	bl	8003554 <HAL_GetTick>
 8004d1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d1c:	e008      	b.n	8004d30 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d1e:	f7fe fc19 	bl	8003554 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d901      	bls.n	8004d30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e1a8      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d30:	4b2b      	ldr	r3, [pc, #172]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d0f0      	beq.n	8004d1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d3c:	4b28      	ldr	r3, [pc, #160]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	00db      	lsls	r3, r3, #3
 8004d4a:	4925      	ldr	r1, [pc, #148]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	600b      	str	r3, [r1, #0]
 8004d50:	e015      	b.n	8004d7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d52:	4b24      	ldr	r3, [pc, #144]	; (8004de4 <HAL_RCC_OscConfig+0x244>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d58:	f7fe fbfc 	bl	8003554 <HAL_GetTick>
 8004d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d60:	f7fe fbf8 	bl	8003554 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e187      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d72:	4b1b      	ldr	r3, [pc, #108]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0302 	and.w	r3, r3, #2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1f0      	bne.n	8004d60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d036      	beq.n	8004df8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d016      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d92:	4b15      	ldr	r3, [pc, #84]	; (8004de8 <HAL_RCC_OscConfig+0x248>)
 8004d94:	2201      	movs	r2, #1
 8004d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d98:	f7fe fbdc 	bl	8003554 <HAL_GetTick>
 8004d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004da0:	f7fe fbd8 	bl	8003554 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e167      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004db2:	4b0b      	ldr	r3, [pc, #44]	; (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004db4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d0f0      	beq.n	8004da0 <HAL_RCC_OscConfig+0x200>
 8004dbe:	e01b      	b.n	8004df8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dc0:	4b09      	ldr	r3, [pc, #36]	; (8004de8 <HAL_RCC_OscConfig+0x248>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dc6:	f7fe fbc5 	bl	8003554 <HAL_GetTick>
 8004dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dcc:	e00e      	b.n	8004dec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dce:	f7fe fbc1 	bl	8003554 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d907      	bls.n	8004dec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e150      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
 8004de0:	40023800 	.word	0x40023800
 8004de4:	42470000 	.word	0x42470000
 8004de8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dec:	4b88      	ldr	r3, [pc, #544]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004dee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d1ea      	bne.n	8004dce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0304 	and.w	r3, r3, #4
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 8097 	beq.w	8004f34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e06:	2300      	movs	r3, #0
 8004e08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e0a:	4b81      	ldr	r3, [pc, #516]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10f      	bne.n	8004e36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e16:	2300      	movs	r3, #0
 8004e18:	60bb      	str	r3, [r7, #8]
 8004e1a:	4b7d      	ldr	r3, [pc, #500]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1e:	4a7c      	ldr	r2, [pc, #496]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e24:	6413      	str	r3, [r2, #64]	; 0x40
 8004e26:	4b7a      	ldr	r3, [pc, #488]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e2e:	60bb      	str	r3, [r7, #8]
 8004e30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e32:	2301      	movs	r3, #1
 8004e34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e36:	4b77      	ldr	r3, [pc, #476]	; (8005014 <HAL_RCC_OscConfig+0x474>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d118      	bne.n	8004e74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e42:	4b74      	ldr	r3, [pc, #464]	; (8005014 <HAL_RCC_OscConfig+0x474>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a73      	ldr	r2, [pc, #460]	; (8005014 <HAL_RCC_OscConfig+0x474>)
 8004e48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e4e:	f7fe fb81 	bl	8003554 <HAL_GetTick>
 8004e52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e54:	e008      	b.n	8004e68 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e56:	f7fe fb7d 	bl	8003554 <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d901      	bls.n	8004e68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e10c      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e68:	4b6a      	ldr	r3, [pc, #424]	; (8005014 <HAL_RCC_OscConfig+0x474>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d0f0      	beq.n	8004e56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d106      	bne.n	8004e8a <HAL_RCC_OscConfig+0x2ea>
 8004e7c:	4b64      	ldr	r3, [pc, #400]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e80:	4a63      	ldr	r2, [pc, #396]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e82:	f043 0301 	orr.w	r3, r3, #1
 8004e86:	6713      	str	r3, [r2, #112]	; 0x70
 8004e88:	e01c      	b.n	8004ec4 <HAL_RCC_OscConfig+0x324>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	2b05      	cmp	r3, #5
 8004e90:	d10c      	bne.n	8004eac <HAL_RCC_OscConfig+0x30c>
 8004e92:	4b5f      	ldr	r3, [pc, #380]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e96:	4a5e      	ldr	r2, [pc, #376]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e98:	f043 0304 	orr.w	r3, r3, #4
 8004e9c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e9e:	4b5c      	ldr	r3, [pc, #368]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea2:	4a5b      	ldr	r2, [pc, #364]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004ea4:	f043 0301 	orr.w	r3, r3, #1
 8004ea8:	6713      	str	r3, [r2, #112]	; 0x70
 8004eaa:	e00b      	b.n	8004ec4 <HAL_RCC_OscConfig+0x324>
 8004eac:	4b58      	ldr	r3, [pc, #352]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eb0:	4a57      	ldr	r2, [pc, #348]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004eb2:	f023 0301 	bic.w	r3, r3, #1
 8004eb6:	6713      	str	r3, [r2, #112]	; 0x70
 8004eb8:	4b55      	ldr	r3, [pc, #340]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ebc:	4a54      	ldr	r2, [pc, #336]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004ebe:	f023 0304 	bic.w	r3, r3, #4
 8004ec2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d015      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ecc:	f7fe fb42 	bl	8003554 <HAL_GetTick>
 8004ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ed2:	e00a      	b.n	8004eea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ed4:	f7fe fb3e 	bl	8003554 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e0cb      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eea:	4b49      	ldr	r3, [pc, #292]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004eec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0ee      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x334>
 8004ef6:	e014      	b.n	8004f22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ef8:	f7fe fb2c 	bl	8003554 <HAL_GetTick>
 8004efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004efe:	e00a      	b.n	8004f16 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f00:	f7fe fb28 	bl	8003554 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d901      	bls.n	8004f16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e0b5      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f16:	4b3e      	ldr	r3, [pc, #248]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1ee      	bne.n	8004f00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f22:	7dfb      	ldrb	r3, [r7, #23]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d105      	bne.n	8004f34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f28:	4b39      	ldr	r3, [pc, #228]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2c:	4a38      	ldr	r2, [pc, #224]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004f2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f32:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 80a1 	beq.w	8005080 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f3e:	4b34      	ldr	r3, [pc, #208]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f003 030c 	and.w	r3, r3, #12
 8004f46:	2b08      	cmp	r3, #8
 8004f48:	d05c      	beq.n	8005004 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d141      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f52:	4b31      	ldr	r3, [pc, #196]	; (8005018 <HAL_RCC_OscConfig+0x478>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f58:	f7fe fafc 	bl	8003554 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f60:	f7fe faf8 	bl	8003554 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e087      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f72:	4b27      	ldr	r3, [pc, #156]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1f0      	bne.n	8004f60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	69da      	ldr	r2, [r3, #28]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	431a      	orrs	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8c:	019b      	lsls	r3, r3, #6
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f94:	085b      	lsrs	r3, r3, #1
 8004f96:	3b01      	subs	r3, #1
 8004f98:	041b      	lsls	r3, r3, #16
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fa0:	061b      	lsls	r3, r3, #24
 8004fa2:	491b      	ldr	r1, [pc, #108]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fa8:	4b1b      	ldr	r3, [pc, #108]	; (8005018 <HAL_RCC_OscConfig+0x478>)
 8004faa:	2201      	movs	r2, #1
 8004fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fae:	f7fe fad1 	bl	8003554 <HAL_GetTick>
 8004fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fb4:	e008      	b.n	8004fc8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fb6:	f7fe facd 	bl	8003554 <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d901      	bls.n	8004fc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e05c      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fc8:	4b11      	ldr	r3, [pc, #68]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d0f0      	beq.n	8004fb6 <HAL_RCC_OscConfig+0x416>
 8004fd4:	e054      	b.n	8005080 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fd6:	4b10      	ldr	r3, [pc, #64]	; (8005018 <HAL_RCC_OscConfig+0x478>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fdc:	f7fe faba 	bl	8003554 <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fe4:	f7fe fab6 	bl	8003554 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e045      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ff6:	4b06      	ldr	r3, [pc, #24]	; (8005010 <HAL_RCC_OscConfig+0x470>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1f0      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x444>
 8005002:	e03d      	b.n	8005080 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d107      	bne.n	800501c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e038      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
 8005010:	40023800 	.word	0x40023800
 8005014:	40007000 	.word	0x40007000
 8005018:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800501c:	4b1b      	ldr	r3, [pc, #108]	; (800508c <HAL_RCC_OscConfig+0x4ec>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	699b      	ldr	r3, [r3, #24]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d028      	beq.n	800507c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005034:	429a      	cmp	r2, r3
 8005036:	d121      	bne.n	800507c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005042:	429a      	cmp	r2, r3
 8005044:	d11a      	bne.n	800507c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800504c:	4013      	ands	r3, r2
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005052:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005054:	4293      	cmp	r3, r2
 8005056:	d111      	bne.n	800507c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005062:	085b      	lsrs	r3, r3, #1
 8005064:	3b01      	subs	r3, #1
 8005066:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005068:	429a      	cmp	r2, r3
 800506a:	d107      	bne.n	800507c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005076:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005078:	429a      	cmp	r2, r3
 800507a:	d001      	beq.n	8005080 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e000      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3718      	adds	r7, #24
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	40023800 	.word	0x40023800

08005090 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d101      	bne.n	80050a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e0cc      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050a4:	4b68      	ldr	r3, [pc, #416]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0307 	and.w	r3, r3, #7
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d90c      	bls.n	80050cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050b2:	4b65      	ldr	r3, [pc, #404]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ba:	4b63      	ldr	r3, [pc, #396]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0307 	and.w	r3, r3, #7
 80050c2:	683a      	ldr	r2, [r7, #0]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d001      	beq.n	80050cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e0b8      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0302 	and.w	r3, r3, #2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d020      	beq.n	800511a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0304 	and.w	r3, r3, #4
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d005      	beq.n	80050f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050e4:	4b59      	ldr	r3, [pc, #356]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	4a58      	ldr	r2, [pc, #352]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80050ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80050ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0308 	and.w	r3, r3, #8
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d005      	beq.n	8005108 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050fc:	4b53      	ldr	r3, [pc, #332]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	4a52      	ldr	r2, [pc, #328]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005102:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005106:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005108:	4b50      	ldr	r3, [pc, #320]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	494d      	ldr	r1, [pc, #308]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005116:	4313      	orrs	r3, r2
 8005118:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d044      	beq.n	80051b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d107      	bne.n	800513e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800512e:	4b47      	ldr	r3, [pc, #284]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d119      	bne.n	800516e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e07f      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2b02      	cmp	r3, #2
 8005144:	d003      	beq.n	800514e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800514a:	2b03      	cmp	r3, #3
 800514c:	d107      	bne.n	800515e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800514e:	4b3f      	ldr	r3, [pc, #252]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d109      	bne.n	800516e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e06f      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800515e:	4b3b      	ldr	r3, [pc, #236]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e067      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800516e:	4b37      	ldr	r3, [pc, #220]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f023 0203 	bic.w	r2, r3, #3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	4934      	ldr	r1, [pc, #208]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 800517c:	4313      	orrs	r3, r2
 800517e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005180:	f7fe f9e8 	bl	8003554 <HAL_GetTick>
 8005184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005186:	e00a      	b.n	800519e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005188:	f7fe f9e4 	bl	8003554 <HAL_GetTick>
 800518c:	4602      	mov	r2, r0
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	f241 3288 	movw	r2, #5000	; 0x1388
 8005196:	4293      	cmp	r3, r2
 8005198:	d901      	bls.n	800519e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e04f      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800519e:	4b2b      	ldr	r3, [pc, #172]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f003 020c 	and.w	r2, r3, #12
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d1eb      	bne.n	8005188 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051b0:	4b25      	ldr	r3, [pc, #148]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0307 	and.w	r3, r3, #7
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d20c      	bcs.n	80051d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051be:	4b22      	ldr	r3, [pc, #136]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	b2d2      	uxtb	r2, r2
 80051c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051c6:	4b20      	ldr	r3, [pc, #128]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0307 	and.w	r3, r3, #7
 80051ce:	683a      	ldr	r2, [r7, #0]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d001      	beq.n	80051d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e032      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0304 	and.w	r3, r3, #4
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d008      	beq.n	80051f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051e4:	4b19      	ldr	r3, [pc, #100]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	4916      	ldr	r1, [pc, #88]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0308 	and.w	r3, r3, #8
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d009      	beq.n	8005216 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005202:	4b12      	ldr	r3, [pc, #72]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	490e      	ldr	r1, [pc, #56]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005212:	4313      	orrs	r3, r2
 8005214:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005216:	f000 f821 	bl	800525c <HAL_RCC_GetSysClockFreq>
 800521a:	4602      	mov	r2, r0
 800521c:	4b0b      	ldr	r3, [pc, #44]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	091b      	lsrs	r3, r3, #4
 8005222:	f003 030f 	and.w	r3, r3, #15
 8005226:	490a      	ldr	r1, [pc, #40]	; (8005250 <HAL_RCC_ClockConfig+0x1c0>)
 8005228:	5ccb      	ldrb	r3, [r1, r3]
 800522a:	fa22 f303 	lsr.w	r3, r2, r3
 800522e:	4a09      	ldr	r2, [pc, #36]	; (8005254 <HAL_RCC_ClockConfig+0x1c4>)
 8005230:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005232:	4b09      	ldr	r3, [pc, #36]	; (8005258 <HAL_RCC_ClockConfig+0x1c8>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4618      	mov	r0, r3
 8005238:	f7fe f844 	bl	80032c4 <HAL_InitTick>

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	40023c00 	.word	0x40023c00
 800524c:	40023800 	.word	0x40023800
 8005250:	08008e20 	.word	0x08008e20
 8005254:	20000054 	.word	0x20000054
 8005258:	20000058 	.word	0x20000058

0800525c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800525c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005260:	b094      	sub	sp, #80	; 0x50
 8005262:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005264:	2300      	movs	r3, #0
 8005266:	647b      	str	r3, [r7, #68]	; 0x44
 8005268:	2300      	movs	r3, #0
 800526a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800526c:	2300      	movs	r3, #0
 800526e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005270:	2300      	movs	r3, #0
 8005272:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005274:	4b79      	ldr	r3, [pc, #484]	; (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f003 030c 	and.w	r3, r3, #12
 800527c:	2b08      	cmp	r3, #8
 800527e:	d00d      	beq.n	800529c <HAL_RCC_GetSysClockFreq+0x40>
 8005280:	2b08      	cmp	r3, #8
 8005282:	f200 80e1 	bhi.w	8005448 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005286:	2b00      	cmp	r3, #0
 8005288:	d002      	beq.n	8005290 <HAL_RCC_GetSysClockFreq+0x34>
 800528a:	2b04      	cmp	r3, #4
 800528c:	d003      	beq.n	8005296 <HAL_RCC_GetSysClockFreq+0x3a>
 800528e:	e0db      	b.n	8005448 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005290:	4b73      	ldr	r3, [pc, #460]	; (8005460 <HAL_RCC_GetSysClockFreq+0x204>)
 8005292:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005294:	e0db      	b.n	800544e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005296:	4b73      	ldr	r3, [pc, #460]	; (8005464 <HAL_RCC_GetSysClockFreq+0x208>)
 8005298:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800529a:	e0d8      	b.n	800544e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800529c:	4b6f      	ldr	r3, [pc, #444]	; (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052a4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052a6:	4b6d      	ldr	r3, [pc, #436]	; (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d063      	beq.n	800537a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052b2:	4b6a      	ldr	r3, [pc, #424]	; (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	099b      	lsrs	r3, r3, #6
 80052b8:	2200      	movs	r2, #0
 80052ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80052bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80052be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052c4:	633b      	str	r3, [r7, #48]	; 0x30
 80052c6:	2300      	movs	r3, #0
 80052c8:	637b      	str	r3, [r7, #52]	; 0x34
 80052ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80052ce:	4622      	mov	r2, r4
 80052d0:	462b      	mov	r3, r5
 80052d2:	f04f 0000 	mov.w	r0, #0
 80052d6:	f04f 0100 	mov.w	r1, #0
 80052da:	0159      	lsls	r1, r3, #5
 80052dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052e0:	0150      	lsls	r0, r2, #5
 80052e2:	4602      	mov	r2, r0
 80052e4:	460b      	mov	r3, r1
 80052e6:	4621      	mov	r1, r4
 80052e8:	1a51      	subs	r1, r2, r1
 80052ea:	6139      	str	r1, [r7, #16]
 80052ec:	4629      	mov	r1, r5
 80052ee:	eb63 0301 	sbc.w	r3, r3, r1
 80052f2:	617b      	str	r3, [r7, #20]
 80052f4:	f04f 0200 	mov.w	r2, #0
 80052f8:	f04f 0300 	mov.w	r3, #0
 80052fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005300:	4659      	mov	r1, fp
 8005302:	018b      	lsls	r3, r1, #6
 8005304:	4651      	mov	r1, sl
 8005306:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800530a:	4651      	mov	r1, sl
 800530c:	018a      	lsls	r2, r1, #6
 800530e:	4651      	mov	r1, sl
 8005310:	ebb2 0801 	subs.w	r8, r2, r1
 8005314:	4659      	mov	r1, fp
 8005316:	eb63 0901 	sbc.w	r9, r3, r1
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	f04f 0300 	mov.w	r3, #0
 8005322:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005326:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800532a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800532e:	4690      	mov	r8, r2
 8005330:	4699      	mov	r9, r3
 8005332:	4623      	mov	r3, r4
 8005334:	eb18 0303 	adds.w	r3, r8, r3
 8005338:	60bb      	str	r3, [r7, #8]
 800533a:	462b      	mov	r3, r5
 800533c:	eb49 0303 	adc.w	r3, r9, r3
 8005340:	60fb      	str	r3, [r7, #12]
 8005342:	f04f 0200 	mov.w	r2, #0
 8005346:	f04f 0300 	mov.w	r3, #0
 800534a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800534e:	4629      	mov	r1, r5
 8005350:	024b      	lsls	r3, r1, #9
 8005352:	4621      	mov	r1, r4
 8005354:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005358:	4621      	mov	r1, r4
 800535a:	024a      	lsls	r2, r1, #9
 800535c:	4610      	mov	r0, r2
 800535e:	4619      	mov	r1, r3
 8005360:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005362:	2200      	movs	r2, #0
 8005364:	62bb      	str	r3, [r7, #40]	; 0x28
 8005366:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005368:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800536c:	f7fb fbae 	bl	8000acc <__aeabi_uldivmod>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4613      	mov	r3, r2
 8005376:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005378:	e058      	b.n	800542c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800537a:	4b38      	ldr	r3, [pc, #224]	; (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	099b      	lsrs	r3, r3, #6
 8005380:	2200      	movs	r2, #0
 8005382:	4618      	mov	r0, r3
 8005384:	4611      	mov	r1, r2
 8005386:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800538a:	623b      	str	r3, [r7, #32]
 800538c:	2300      	movs	r3, #0
 800538e:	627b      	str	r3, [r7, #36]	; 0x24
 8005390:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005394:	4642      	mov	r2, r8
 8005396:	464b      	mov	r3, r9
 8005398:	f04f 0000 	mov.w	r0, #0
 800539c:	f04f 0100 	mov.w	r1, #0
 80053a0:	0159      	lsls	r1, r3, #5
 80053a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053a6:	0150      	lsls	r0, r2, #5
 80053a8:	4602      	mov	r2, r0
 80053aa:	460b      	mov	r3, r1
 80053ac:	4641      	mov	r1, r8
 80053ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80053b2:	4649      	mov	r1, r9
 80053b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80053b8:	f04f 0200 	mov.w	r2, #0
 80053bc:	f04f 0300 	mov.w	r3, #0
 80053c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80053c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80053c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80053cc:	ebb2 040a 	subs.w	r4, r2, sl
 80053d0:	eb63 050b 	sbc.w	r5, r3, fp
 80053d4:	f04f 0200 	mov.w	r2, #0
 80053d8:	f04f 0300 	mov.w	r3, #0
 80053dc:	00eb      	lsls	r3, r5, #3
 80053de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053e2:	00e2      	lsls	r2, r4, #3
 80053e4:	4614      	mov	r4, r2
 80053e6:	461d      	mov	r5, r3
 80053e8:	4643      	mov	r3, r8
 80053ea:	18e3      	adds	r3, r4, r3
 80053ec:	603b      	str	r3, [r7, #0]
 80053ee:	464b      	mov	r3, r9
 80053f0:	eb45 0303 	adc.w	r3, r5, r3
 80053f4:	607b      	str	r3, [r7, #4]
 80053f6:	f04f 0200 	mov.w	r2, #0
 80053fa:	f04f 0300 	mov.w	r3, #0
 80053fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005402:	4629      	mov	r1, r5
 8005404:	028b      	lsls	r3, r1, #10
 8005406:	4621      	mov	r1, r4
 8005408:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800540c:	4621      	mov	r1, r4
 800540e:	028a      	lsls	r2, r1, #10
 8005410:	4610      	mov	r0, r2
 8005412:	4619      	mov	r1, r3
 8005414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005416:	2200      	movs	r2, #0
 8005418:	61bb      	str	r3, [r7, #24]
 800541a:	61fa      	str	r2, [r7, #28]
 800541c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005420:	f7fb fb54 	bl	8000acc <__aeabi_uldivmod>
 8005424:	4602      	mov	r2, r0
 8005426:	460b      	mov	r3, r1
 8005428:	4613      	mov	r3, r2
 800542a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800542c:	4b0b      	ldr	r3, [pc, #44]	; (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	0c1b      	lsrs	r3, r3, #16
 8005432:	f003 0303 	and.w	r3, r3, #3
 8005436:	3301      	adds	r3, #1
 8005438:	005b      	lsls	r3, r3, #1
 800543a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800543c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800543e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005440:	fbb2 f3f3 	udiv	r3, r2, r3
 8005444:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005446:	e002      	b.n	800544e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005448:	4b05      	ldr	r3, [pc, #20]	; (8005460 <HAL_RCC_GetSysClockFreq+0x204>)
 800544a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800544c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800544e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005450:	4618      	mov	r0, r3
 8005452:	3750      	adds	r7, #80	; 0x50
 8005454:	46bd      	mov	sp, r7
 8005456:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800545a:	bf00      	nop
 800545c:	40023800 	.word	0x40023800
 8005460:	00f42400 	.word	0x00f42400
 8005464:	007a1200 	.word	0x007a1200

08005468 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800546c:	4b03      	ldr	r3, [pc, #12]	; (800547c <HAL_RCC_GetHCLKFreq+0x14>)
 800546e:	681b      	ldr	r3, [r3, #0]
}
 8005470:	4618      	mov	r0, r3
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	20000054 	.word	0x20000054

08005480 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005484:	f7ff fff0 	bl	8005468 <HAL_RCC_GetHCLKFreq>
 8005488:	4602      	mov	r2, r0
 800548a:	4b05      	ldr	r3, [pc, #20]	; (80054a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	0a9b      	lsrs	r3, r3, #10
 8005490:	f003 0307 	and.w	r3, r3, #7
 8005494:	4903      	ldr	r1, [pc, #12]	; (80054a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005496:	5ccb      	ldrb	r3, [r1, r3]
 8005498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800549c:	4618      	mov	r0, r3
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	40023800 	.word	0x40023800
 80054a4:	08008e30 	.word	0x08008e30

080054a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80054ac:	f7ff ffdc 	bl	8005468 <HAL_RCC_GetHCLKFreq>
 80054b0:	4602      	mov	r2, r0
 80054b2:	4b05      	ldr	r3, [pc, #20]	; (80054c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	0b5b      	lsrs	r3, r3, #13
 80054b8:	f003 0307 	and.w	r3, r3, #7
 80054bc:	4903      	ldr	r1, [pc, #12]	; (80054cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80054be:	5ccb      	ldrb	r3, [r1, r3]
 80054c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	40023800 	.word	0x40023800
 80054cc:	08008e30 	.word	0x08008e30

080054d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	220f      	movs	r2, #15
 80054de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80054e0:	4b12      	ldr	r3, [pc, #72]	; (800552c <HAL_RCC_GetClockConfig+0x5c>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f003 0203 	and.w	r2, r3, #3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80054ec:	4b0f      	ldr	r3, [pc, #60]	; (800552c <HAL_RCC_GetClockConfig+0x5c>)
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80054f8:	4b0c      	ldr	r3, [pc, #48]	; (800552c <HAL_RCC_GetClockConfig+0x5c>)
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005504:	4b09      	ldr	r3, [pc, #36]	; (800552c <HAL_RCC_GetClockConfig+0x5c>)
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	08db      	lsrs	r3, r3, #3
 800550a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005512:	4b07      	ldr	r3, [pc, #28]	; (8005530 <HAL_RCC_GetClockConfig+0x60>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0207 	and.w	r2, r3, #7
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	601a      	str	r2, [r3, #0]
}
 800551e:	bf00      	nop
 8005520:	370c      	adds	r7, #12
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40023800 	.word	0x40023800
 8005530:	40023c00 	.word	0x40023c00

08005534 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e041      	b.n	80055ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	d106      	bne.n	8005560 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f7fd fcd0 	bl	8002f00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2202      	movs	r2, #2
 8005564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	3304      	adds	r3, #4
 8005570:	4619      	mov	r1, r3
 8005572:	4610      	mov	r0, r2
 8005574:	f000 fc70 	bl	8005e58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
	...

080055d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d001      	beq.n	80055ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e04e      	b.n	800568a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2202      	movs	r2, #2
 80055f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68da      	ldr	r2, [r3, #12]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f042 0201 	orr.w	r2, r2, #1
 8005602:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a23      	ldr	r2, [pc, #140]	; (8005698 <HAL_TIM_Base_Start_IT+0xc4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d022      	beq.n	8005654 <HAL_TIM_Base_Start_IT+0x80>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005616:	d01d      	beq.n	8005654 <HAL_TIM_Base_Start_IT+0x80>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a1f      	ldr	r2, [pc, #124]	; (800569c <HAL_TIM_Base_Start_IT+0xc8>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d018      	beq.n	8005654 <HAL_TIM_Base_Start_IT+0x80>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a1e      	ldr	r2, [pc, #120]	; (80056a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d013      	beq.n	8005654 <HAL_TIM_Base_Start_IT+0x80>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a1c      	ldr	r2, [pc, #112]	; (80056a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d00e      	beq.n	8005654 <HAL_TIM_Base_Start_IT+0x80>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a1b      	ldr	r2, [pc, #108]	; (80056a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d009      	beq.n	8005654 <HAL_TIM_Base_Start_IT+0x80>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a19      	ldr	r2, [pc, #100]	; (80056ac <HAL_TIM_Base_Start_IT+0xd8>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d004      	beq.n	8005654 <HAL_TIM_Base_Start_IT+0x80>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a18      	ldr	r2, [pc, #96]	; (80056b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d111      	bne.n	8005678 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f003 0307 	and.w	r3, r3, #7
 800565e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2b06      	cmp	r3, #6
 8005664:	d010      	beq.n	8005688 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f042 0201 	orr.w	r2, r2, #1
 8005674:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005676:	e007      	b.n	8005688 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f042 0201 	orr.w	r2, r2, #1
 8005686:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005688:	2300      	movs	r3, #0
}
 800568a:	4618      	mov	r0, r3
 800568c:	3714      	adds	r7, #20
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	40010000 	.word	0x40010000
 800569c:	40000400 	.word	0x40000400
 80056a0:	40000800 	.word	0x40000800
 80056a4:	40000c00 	.word	0x40000c00
 80056a8:	40010400 	.word	0x40010400
 80056ac:	40014000 	.word	0x40014000
 80056b0:	40001800 	.word	0x40001800

080056b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e041      	b.n	800574a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d106      	bne.n	80056e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7fd fc4c 	bl	8002f78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2202      	movs	r2, #2
 80056e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	3304      	adds	r3, #4
 80056f0:	4619      	mov	r1, r3
 80056f2:	4610      	mov	r0, r2
 80056f4:	f000 fbb0 	bl	8005e58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3708      	adds	r7, #8
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
	...

08005754 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d109      	bne.n	8005778 <HAL_TIM_PWM_Start+0x24>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b01      	cmp	r3, #1
 800576e:	bf14      	ite	ne
 8005770:	2301      	movne	r3, #1
 8005772:	2300      	moveq	r3, #0
 8005774:	b2db      	uxtb	r3, r3
 8005776:	e022      	b.n	80057be <HAL_TIM_PWM_Start+0x6a>
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	2b04      	cmp	r3, #4
 800577c:	d109      	bne.n	8005792 <HAL_TIM_PWM_Start+0x3e>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b01      	cmp	r3, #1
 8005788:	bf14      	ite	ne
 800578a:	2301      	movne	r3, #1
 800578c:	2300      	moveq	r3, #0
 800578e:	b2db      	uxtb	r3, r3
 8005790:	e015      	b.n	80057be <HAL_TIM_PWM_Start+0x6a>
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	2b08      	cmp	r3, #8
 8005796:	d109      	bne.n	80057ac <HAL_TIM_PWM_Start+0x58>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	bf14      	ite	ne
 80057a4:	2301      	movne	r3, #1
 80057a6:	2300      	moveq	r3, #0
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	e008      	b.n	80057be <HAL_TIM_PWM_Start+0x6a>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	bf14      	ite	ne
 80057b8:	2301      	movne	r3, #1
 80057ba:	2300      	moveq	r3, #0
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e07c      	b.n	80058c0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d104      	bne.n	80057d6 <HAL_TIM_PWM_Start+0x82>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2202      	movs	r2, #2
 80057d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057d4:	e013      	b.n	80057fe <HAL_TIM_PWM_Start+0xaa>
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	2b04      	cmp	r3, #4
 80057da:	d104      	bne.n	80057e6 <HAL_TIM_PWM_Start+0x92>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2202      	movs	r2, #2
 80057e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057e4:	e00b      	b.n	80057fe <HAL_TIM_PWM_Start+0xaa>
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	2b08      	cmp	r3, #8
 80057ea:	d104      	bne.n	80057f6 <HAL_TIM_PWM_Start+0xa2>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2202      	movs	r2, #2
 80057f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057f4:	e003      	b.n	80057fe <HAL_TIM_PWM_Start+0xaa>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2202      	movs	r2, #2
 80057fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2201      	movs	r2, #1
 8005804:	6839      	ldr	r1, [r7, #0]
 8005806:	4618      	mov	r0, r3
 8005808:	f000 fe10 	bl	800642c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a2d      	ldr	r2, [pc, #180]	; (80058c8 <HAL_TIM_PWM_Start+0x174>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d004      	beq.n	8005820 <HAL_TIM_PWM_Start+0xcc>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a2c      	ldr	r2, [pc, #176]	; (80058cc <HAL_TIM_PWM_Start+0x178>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d101      	bne.n	8005824 <HAL_TIM_PWM_Start+0xd0>
 8005820:	2301      	movs	r3, #1
 8005822:	e000      	b.n	8005826 <HAL_TIM_PWM_Start+0xd2>
 8005824:	2300      	movs	r3, #0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d007      	beq.n	800583a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005838:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a22      	ldr	r2, [pc, #136]	; (80058c8 <HAL_TIM_PWM_Start+0x174>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d022      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800584c:	d01d      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a1f      	ldr	r2, [pc, #124]	; (80058d0 <HAL_TIM_PWM_Start+0x17c>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d018      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a1d      	ldr	r2, [pc, #116]	; (80058d4 <HAL_TIM_PWM_Start+0x180>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d013      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a1c      	ldr	r2, [pc, #112]	; (80058d8 <HAL_TIM_PWM_Start+0x184>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d00e      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a16      	ldr	r2, [pc, #88]	; (80058cc <HAL_TIM_PWM_Start+0x178>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d009      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a18      	ldr	r2, [pc, #96]	; (80058dc <HAL_TIM_PWM_Start+0x188>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d004      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a16      	ldr	r2, [pc, #88]	; (80058e0 <HAL_TIM_PWM_Start+0x18c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d111      	bne.n	80058ae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f003 0307 	and.w	r3, r3, #7
 8005894:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2b06      	cmp	r3, #6
 800589a:	d010      	beq.n	80058be <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 0201 	orr.w	r2, r2, #1
 80058aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ac:	e007      	b.n	80058be <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f042 0201 	orr.w	r2, r2, #1
 80058bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058be:	2300      	movs	r3, #0
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3710      	adds	r7, #16
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}
 80058c8:	40010000 	.word	0x40010000
 80058cc:	40010400 	.word	0x40010400
 80058d0:	40000400 	.word	0x40000400
 80058d4:	40000800 	.word	0x40000800
 80058d8:	40000c00 	.word	0x40000c00
 80058dc:	40014000 	.word	0x40014000
 80058e0:	40001800 	.word	0x40001800

080058e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	f003 0302 	and.w	r3, r3, #2
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d122      	bne.n	8005940 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f003 0302 	and.w	r3, r3, #2
 8005904:	2b02      	cmp	r3, #2
 8005906:	d11b      	bne.n	8005940 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f06f 0202 	mvn.w	r2, #2
 8005910:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2201      	movs	r2, #1
 8005916:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	f003 0303 	and.w	r3, r3, #3
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 fa77 	bl	8005e1a <HAL_TIM_IC_CaptureCallback>
 800592c:	e005      	b.n	800593a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 fa69 	bl	8005e06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 fa7a 	bl	8005e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	f003 0304 	and.w	r3, r3, #4
 800594a:	2b04      	cmp	r3, #4
 800594c:	d122      	bne.n	8005994 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	2b04      	cmp	r3, #4
 800595a:	d11b      	bne.n	8005994 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f06f 0204 	mvn.w	r2, #4
 8005964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2202      	movs	r2, #2
 800596a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699b      	ldr	r3, [r3, #24]
 8005972:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005976:	2b00      	cmp	r3, #0
 8005978:	d003      	beq.n	8005982 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 fa4d 	bl	8005e1a <HAL_TIM_IC_CaptureCallback>
 8005980:	e005      	b.n	800598e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 fa3f 	bl	8005e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f000 fa50 	bl	8005e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	f003 0308 	and.w	r3, r3, #8
 800599e:	2b08      	cmp	r3, #8
 80059a0:	d122      	bne.n	80059e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	f003 0308 	and.w	r3, r3, #8
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	d11b      	bne.n	80059e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f06f 0208 	mvn.w	r2, #8
 80059b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2204      	movs	r2, #4
 80059be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	69db      	ldr	r3, [r3, #28]
 80059c6:	f003 0303 	and.w	r3, r3, #3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d003      	beq.n	80059d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 fa23 	bl	8005e1a <HAL_TIM_IC_CaptureCallback>
 80059d4:	e005      	b.n	80059e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 fa15 	bl	8005e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 fa26 	bl	8005e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	f003 0310 	and.w	r3, r3, #16
 80059f2:	2b10      	cmp	r3, #16
 80059f4:	d122      	bne.n	8005a3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f003 0310 	and.w	r3, r3, #16
 8005a00:	2b10      	cmp	r3, #16
 8005a02:	d11b      	bne.n	8005a3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f06f 0210 	mvn.w	r2, #16
 8005a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2208      	movs	r2, #8
 8005a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	69db      	ldr	r3, [r3, #28]
 8005a1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f9f9 	bl	8005e1a <HAL_TIM_IC_CaptureCallback>
 8005a28:	e005      	b.n	8005a36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 f9eb 	bl	8005e06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 f9fc 	bl	8005e2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	691b      	ldr	r3, [r3, #16]
 8005a42:	f003 0301 	and.w	r3, r3, #1
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d10e      	bne.n	8005a68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	f003 0301 	and.w	r3, r3, #1
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d107      	bne.n	8005a68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f06f 0201 	mvn.w	r2, #1
 8005a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f7fd f97a 	bl	8002d5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	691b      	ldr	r3, [r3, #16]
 8005a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a72:	2b80      	cmp	r3, #128	; 0x80
 8005a74:	d10e      	bne.n	8005a94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a80:	2b80      	cmp	r3, #128	; 0x80
 8005a82:	d107      	bne.n	8005a94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 fd78 	bl	8006584 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a9e:	2b40      	cmp	r3, #64	; 0x40
 8005aa0:	d10e      	bne.n	8005ac0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aac:	2b40      	cmp	r3, #64	; 0x40
 8005aae:	d107      	bne.n	8005ac0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f9c1 	bl	8005e42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	f003 0320 	and.w	r3, r3, #32
 8005aca:	2b20      	cmp	r3, #32
 8005acc:	d10e      	bne.n	8005aec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	f003 0320 	and.w	r3, r3, #32
 8005ad8:	2b20      	cmp	r3, #32
 8005ada:	d107      	bne.n	8005aec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f06f 0220 	mvn.w	r2, #32
 8005ae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 fd42 	bl	8006570 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005aec:	bf00      	nop
 8005aee:	3708      	adds	r7, #8
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	60b9      	str	r1, [r7, #8]
 8005afe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b00:	2300      	movs	r3, #0
 8005b02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d101      	bne.n	8005b12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b0e:	2302      	movs	r3, #2
 8005b10:	e0ae      	b.n	8005c70 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2201      	movs	r2, #1
 8005b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2b0c      	cmp	r3, #12
 8005b1e:	f200 809f 	bhi.w	8005c60 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005b22:	a201      	add	r2, pc, #4	; (adr r2, 8005b28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b28:	08005b5d 	.word	0x08005b5d
 8005b2c:	08005c61 	.word	0x08005c61
 8005b30:	08005c61 	.word	0x08005c61
 8005b34:	08005c61 	.word	0x08005c61
 8005b38:	08005b9d 	.word	0x08005b9d
 8005b3c:	08005c61 	.word	0x08005c61
 8005b40:	08005c61 	.word	0x08005c61
 8005b44:	08005c61 	.word	0x08005c61
 8005b48:	08005bdf 	.word	0x08005bdf
 8005b4c:	08005c61 	.word	0x08005c61
 8005b50:	08005c61 	.word	0x08005c61
 8005b54:	08005c61 	.word	0x08005c61
 8005b58:	08005c1f 	.word	0x08005c1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68b9      	ldr	r1, [r7, #8]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 fa18 	bl	8005f98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	699a      	ldr	r2, [r3, #24]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f042 0208 	orr.w	r2, r2, #8
 8005b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699a      	ldr	r2, [r3, #24]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f022 0204 	bic.w	r2, r2, #4
 8005b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6999      	ldr	r1, [r3, #24]
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	691a      	ldr	r2, [r3, #16]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	430a      	orrs	r2, r1
 8005b98:	619a      	str	r2, [r3, #24]
      break;
 8005b9a:	e064      	b.n	8005c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68b9      	ldr	r1, [r7, #8]
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f000 fa68 	bl	8006078 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	699a      	ldr	r2, [r3, #24]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	699a      	ldr	r2, [r3, #24]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6999      	ldr	r1, [r3, #24]
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	021a      	lsls	r2, r3, #8
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	619a      	str	r2, [r3, #24]
      break;
 8005bdc:	e043      	b.n	8005c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	68b9      	ldr	r1, [r7, #8]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f000 fabd 	bl	8006164 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	69da      	ldr	r2, [r3, #28]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f042 0208 	orr.w	r2, r2, #8
 8005bf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	69da      	ldr	r2, [r3, #28]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f022 0204 	bic.w	r2, r2, #4
 8005c08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	69d9      	ldr	r1, [r3, #28]
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	691a      	ldr	r2, [r3, #16]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	61da      	str	r2, [r3, #28]
      break;
 8005c1c:	e023      	b.n	8005c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68b9      	ldr	r1, [r7, #8]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f000 fb11 	bl	800624c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	69da      	ldr	r2, [r3, #28]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	69da      	ldr	r2, [r3, #28]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	69d9      	ldr	r1, [r3, #28]
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	021a      	lsls	r2, r3, #8
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	61da      	str	r2, [r3, #28]
      break;
 8005c5e:	e002      	b.n	8005c66 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	75fb      	strb	r3, [r7, #23]
      break;
 8005c64:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3718      	adds	r7, #24
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c82:	2300      	movs	r3, #0
 8005c84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d101      	bne.n	8005c94 <HAL_TIM_ConfigClockSource+0x1c>
 8005c90:	2302      	movs	r3, #2
 8005c92:	e0b4      	b.n	8005dfe <HAL_TIM_ConfigClockSource+0x186>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005cb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	68ba      	ldr	r2, [r7, #8]
 8005cc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ccc:	d03e      	beq.n	8005d4c <HAL_TIM_ConfigClockSource+0xd4>
 8005cce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cd2:	f200 8087 	bhi.w	8005de4 <HAL_TIM_ConfigClockSource+0x16c>
 8005cd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cda:	f000 8086 	beq.w	8005dea <HAL_TIM_ConfigClockSource+0x172>
 8005cde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ce2:	d87f      	bhi.n	8005de4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ce4:	2b70      	cmp	r3, #112	; 0x70
 8005ce6:	d01a      	beq.n	8005d1e <HAL_TIM_ConfigClockSource+0xa6>
 8005ce8:	2b70      	cmp	r3, #112	; 0x70
 8005cea:	d87b      	bhi.n	8005de4 <HAL_TIM_ConfigClockSource+0x16c>
 8005cec:	2b60      	cmp	r3, #96	; 0x60
 8005cee:	d050      	beq.n	8005d92 <HAL_TIM_ConfigClockSource+0x11a>
 8005cf0:	2b60      	cmp	r3, #96	; 0x60
 8005cf2:	d877      	bhi.n	8005de4 <HAL_TIM_ConfigClockSource+0x16c>
 8005cf4:	2b50      	cmp	r3, #80	; 0x50
 8005cf6:	d03c      	beq.n	8005d72 <HAL_TIM_ConfigClockSource+0xfa>
 8005cf8:	2b50      	cmp	r3, #80	; 0x50
 8005cfa:	d873      	bhi.n	8005de4 <HAL_TIM_ConfigClockSource+0x16c>
 8005cfc:	2b40      	cmp	r3, #64	; 0x40
 8005cfe:	d058      	beq.n	8005db2 <HAL_TIM_ConfigClockSource+0x13a>
 8005d00:	2b40      	cmp	r3, #64	; 0x40
 8005d02:	d86f      	bhi.n	8005de4 <HAL_TIM_ConfigClockSource+0x16c>
 8005d04:	2b30      	cmp	r3, #48	; 0x30
 8005d06:	d064      	beq.n	8005dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8005d08:	2b30      	cmp	r3, #48	; 0x30
 8005d0a:	d86b      	bhi.n	8005de4 <HAL_TIM_ConfigClockSource+0x16c>
 8005d0c:	2b20      	cmp	r3, #32
 8005d0e:	d060      	beq.n	8005dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8005d10:	2b20      	cmp	r3, #32
 8005d12:	d867      	bhi.n	8005de4 <HAL_TIM_ConfigClockSource+0x16c>
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d05c      	beq.n	8005dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8005d18:	2b10      	cmp	r3, #16
 8005d1a:	d05a      	beq.n	8005dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8005d1c:	e062      	b.n	8005de4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6818      	ldr	r0, [r3, #0]
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	6899      	ldr	r1, [r3, #8]
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	685a      	ldr	r2, [r3, #4]
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	f000 fb5d 	bl	80063ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005d40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	609a      	str	r2, [r3, #8]
      break;
 8005d4a:	e04f      	b.n	8005dec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6818      	ldr	r0, [r3, #0]
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	6899      	ldr	r1, [r3, #8]
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	685a      	ldr	r2, [r3, #4]
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	f000 fb46 	bl	80063ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	689a      	ldr	r2, [r3, #8]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d6e:	609a      	str	r2, [r3, #8]
      break;
 8005d70:	e03c      	b.n	8005dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6818      	ldr	r0, [r3, #0]
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	6859      	ldr	r1, [r3, #4]
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	461a      	mov	r2, r3
 8005d80:	f000 faba 	bl	80062f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2150      	movs	r1, #80	; 0x50
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 fb13 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 8005d90:	e02c      	b.n	8005dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6818      	ldr	r0, [r3, #0]
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	6859      	ldr	r1, [r3, #4]
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	f000 fad9 	bl	8006356 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2160      	movs	r1, #96	; 0x60
 8005daa:	4618      	mov	r0, r3
 8005dac:	f000 fb03 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 8005db0:	e01c      	b.n	8005dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6818      	ldr	r0, [r3, #0]
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	6859      	ldr	r1, [r3, #4]
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	f000 fa9a 	bl	80062f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2140      	movs	r1, #64	; 0x40
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f000 faf3 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 8005dd0:	e00c      	b.n	8005dec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4619      	mov	r1, r3
 8005ddc:	4610      	mov	r0, r2
 8005dde:	f000 faea 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 8005de2:	e003      	b.n	8005dec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	73fb      	strb	r3, [r7, #15]
      break;
 8005de8:	e000      	b.n	8005dec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005dea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3710      	adds	r7, #16
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}

08005e06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e06:	b480      	push	{r7}
 8005e08:	b083      	sub	sp, #12
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e0e:	bf00      	nop
 8005e10:	370c      	adds	r7, #12
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b083      	sub	sp, #12
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e22:	bf00      	nop
 8005e24:	370c      	adds	r7, #12
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr

08005e2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e2e:	b480      	push	{r7}
 8005e30:	b083      	sub	sp, #12
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e36:	bf00      	nop
 8005e38:	370c      	adds	r7, #12
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr

08005e42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e42:	b480      	push	{r7}
 8005e44:	b083      	sub	sp, #12
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e4a:	bf00      	nop
 8005e4c:	370c      	adds	r7, #12
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr
	...

08005e58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a40      	ldr	r2, [pc, #256]	; (8005f6c <TIM_Base_SetConfig+0x114>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d013      	beq.n	8005e98 <TIM_Base_SetConfig+0x40>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e76:	d00f      	beq.n	8005e98 <TIM_Base_SetConfig+0x40>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a3d      	ldr	r2, [pc, #244]	; (8005f70 <TIM_Base_SetConfig+0x118>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d00b      	beq.n	8005e98 <TIM_Base_SetConfig+0x40>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a3c      	ldr	r2, [pc, #240]	; (8005f74 <TIM_Base_SetConfig+0x11c>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d007      	beq.n	8005e98 <TIM_Base_SetConfig+0x40>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a3b      	ldr	r2, [pc, #236]	; (8005f78 <TIM_Base_SetConfig+0x120>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d003      	beq.n	8005e98 <TIM_Base_SetConfig+0x40>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a3a      	ldr	r2, [pc, #232]	; (8005f7c <TIM_Base_SetConfig+0x124>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d108      	bne.n	8005eaa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	68fa      	ldr	r2, [r7, #12]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a2f      	ldr	r2, [pc, #188]	; (8005f6c <TIM_Base_SetConfig+0x114>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d02b      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eb8:	d027      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a2c      	ldr	r2, [pc, #176]	; (8005f70 <TIM_Base_SetConfig+0x118>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d023      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a2b      	ldr	r2, [pc, #172]	; (8005f74 <TIM_Base_SetConfig+0x11c>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d01f      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a2a      	ldr	r2, [pc, #168]	; (8005f78 <TIM_Base_SetConfig+0x120>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d01b      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a29      	ldr	r2, [pc, #164]	; (8005f7c <TIM_Base_SetConfig+0x124>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d017      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a28      	ldr	r2, [pc, #160]	; (8005f80 <TIM_Base_SetConfig+0x128>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d013      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a27      	ldr	r2, [pc, #156]	; (8005f84 <TIM_Base_SetConfig+0x12c>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d00f      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a26      	ldr	r2, [pc, #152]	; (8005f88 <TIM_Base_SetConfig+0x130>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d00b      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a25      	ldr	r2, [pc, #148]	; (8005f8c <TIM_Base_SetConfig+0x134>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d007      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a24      	ldr	r2, [pc, #144]	; (8005f90 <TIM_Base_SetConfig+0x138>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d003      	beq.n	8005f0a <TIM_Base_SetConfig+0xb2>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a23      	ldr	r2, [pc, #140]	; (8005f94 <TIM_Base_SetConfig+0x13c>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d108      	bne.n	8005f1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	695b      	ldr	r3, [r3, #20]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	689a      	ldr	r2, [r3, #8]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a0a      	ldr	r2, [pc, #40]	; (8005f6c <TIM_Base_SetConfig+0x114>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d003      	beq.n	8005f50 <TIM_Base_SetConfig+0xf8>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a0c      	ldr	r2, [pc, #48]	; (8005f7c <TIM_Base_SetConfig+0x124>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d103      	bne.n	8005f58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	691a      	ldr	r2, [r3, #16]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	615a      	str	r2, [r3, #20]
}
 8005f5e:	bf00      	nop
 8005f60:	3714      	adds	r7, #20
 8005f62:	46bd      	mov	sp, r7
 8005f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	40010000 	.word	0x40010000
 8005f70:	40000400 	.word	0x40000400
 8005f74:	40000800 	.word	0x40000800
 8005f78:	40000c00 	.word	0x40000c00
 8005f7c:	40010400 	.word	0x40010400
 8005f80:	40014000 	.word	0x40014000
 8005f84:	40014400 	.word	0x40014400
 8005f88:	40014800 	.word	0x40014800
 8005f8c:	40001800 	.word	0x40001800
 8005f90:	40001c00 	.word	0x40001c00
 8005f94:	40002000 	.word	0x40002000

08005f98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b087      	sub	sp, #28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
 8005fa6:	f023 0201 	bic.w	r2, r3, #1
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f023 0303 	bic.w	r3, r3, #3
 8005fce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	f023 0302 	bic.w	r3, r3, #2
 8005fe0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	697a      	ldr	r2, [r7, #20]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a20      	ldr	r2, [pc, #128]	; (8006070 <TIM_OC1_SetConfig+0xd8>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d003      	beq.n	8005ffc <TIM_OC1_SetConfig+0x64>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a1f      	ldr	r2, [pc, #124]	; (8006074 <TIM_OC1_SetConfig+0xdc>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d10c      	bne.n	8006016 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	f023 0308 	bic.w	r3, r3, #8
 8006002:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	697a      	ldr	r2, [r7, #20]
 800600a:	4313      	orrs	r3, r2
 800600c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	f023 0304 	bic.w	r3, r3, #4
 8006014:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a15      	ldr	r2, [pc, #84]	; (8006070 <TIM_OC1_SetConfig+0xd8>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d003      	beq.n	8006026 <TIM_OC1_SetConfig+0x8e>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a14      	ldr	r2, [pc, #80]	; (8006074 <TIM_OC1_SetConfig+0xdc>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d111      	bne.n	800604a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800602c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006034:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	4313      	orrs	r3, r2
 800603e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	685a      	ldr	r2, [r3, #4]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	621a      	str	r2, [r3, #32]
}
 8006064:	bf00      	nop
 8006066:	371c      	adds	r7, #28
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	40010000 	.word	0x40010000
 8006074:	40010400 	.word	0x40010400

08006078 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006078:	b480      	push	{r7}
 800607a:	b087      	sub	sp, #28
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6a1b      	ldr	r3, [r3, #32]
 8006086:	f023 0210 	bic.w	r2, r3, #16
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a1b      	ldr	r3, [r3, #32]
 8006092:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	021b      	lsls	r3, r3, #8
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	f023 0320 	bic.w	r3, r3, #32
 80060c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	011b      	lsls	r3, r3, #4
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	4a22      	ldr	r2, [pc, #136]	; (800615c <TIM_OC2_SetConfig+0xe4>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d003      	beq.n	80060e0 <TIM_OC2_SetConfig+0x68>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	4a21      	ldr	r2, [pc, #132]	; (8006160 <TIM_OC2_SetConfig+0xe8>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d10d      	bne.n	80060fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	011b      	lsls	r3, r3, #4
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a17      	ldr	r2, [pc, #92]	; (800615c <TIM_OC2_SetConfig+0xe4>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d003      	beq.n	800610c <TIM_OC2_SetConfig+0x94>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	4a16      	ldr	r2, [pc, #88]	; (8006160 <TIM_OC2_SetConfig+0xe8>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d113      	bne.n	8006134 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006112:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800611a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	695b      	ldr	r3, [r3, #20]
 8006120:	009b      	lsls	r3, r3, #2
 8006122:	693a      	ldr	r2, [r7, #16]
 8006124:	4313      	orrs	r3, r2
 8006126:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	699b      	ldr	r3, [r3, #24]
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	621a      	str	r2, [r3, #32]
}
 800614e:	bf00      	nop
 8006150:	371c      	adds	r7, #28
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	40010000 	.word	0x40010000
 8006160:	40010400 	.word	0x40010400

08006164 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006164:	b480      	push	{r7}
 8006166:	b087      	sub	sp, #28
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	69db      	ldr	r3, [r3, #28]
 800618a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006192:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f023 0303 	bic.w	r3, r3, #3
 800619a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80061ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	021b      	lsls	r3, r3, #8
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a21      	ldr	r2, [pc, #132]	; (8006244 <TIM_OC3_SetConfig+0xe0>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d003      	beq.n	80061ca <TIM_OC3_SetConfig+0x66>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a20      	ldr	r2, [pc, #128]	; (8006248 <TIM_OC3_SetConfig+0xe4>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d10d      	bne.n	80061e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	021b      	lsls	r3, r3, #8
 80061d8:	697a      	ldr	r2, [r7, #20]
 80061da:	4313      	orrs	r3, r2
 80061dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a16      	ldr	r2, [pc, #88]	; (8006244 <TIM_OC3_SetConfig+0xe0>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d003      	beq.n	80061f6 <TIM_OC3_SetConfig+0x92>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4a15      	ldr	r2, [pc, #84]	; (8006248 <TIM_OC3_SetConfig+0xe4>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d113      	bne.n	800621e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006204:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	011b      	lsls	r3, r3, #4
 800620c:	693a      	ldr	r2, [r7, #16]
 800620e:	4313      	orrs	r3, r2
 8006210:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	699b      	ldr	r3, [r3, #24]
 8006216:	011b      	lsls	r3, r3, #4
 8006218:	693a      	ldr	r2, [r7, #16]
 800621a:	4313      	orrs	r3, r2
 800621c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	693a      	ldr	r2, [r7, #16]
 8006222:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	685a      	ldr	r2, [r3, #4]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	697a      	ldr	r2, [r7, #20]
 8006236:	621a      	str	r2, [r3, #32]
}
 8006238:	bf00      	nop
 800623a:	371c      	adds	r7, #28
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr
 8006244:	40010000 	.word	0x40010000
 8006248:	40010400 	.word	0x40010400

0800624c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800624c:	b480      	push	{r7}
 800624e:	b087      	sub	sp, #28
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	69db      	ldr	r3, [r3, #28]
 8006272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800627a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006282:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	021b      	lsls	r3, r3, #8
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	4313      	orrs	r3, r2
 800628e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006296:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	031b      	lsls	r3, r3, #12
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a12      	ldr	r2, [pc, #72]	; (80062f0 <TIM_OC4_SetConfig+0xa4>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d003      	beq.n	80062b4 <TIM_OC4_SetConfig+0x68>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a11      	ldr	r2, [pc, #68]	; (80062f4 <TIM_OC4_SetConfig+0xa8>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d109      	bne.n	80062c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	695b      	ldr	r3, [r3, #20]
 80062c0:	019b      	lsls	r3, r3, #6
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	685a      	ldr	r2, [r3, #4]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	693a      	ldr	r2, [r7, #16]
 80062e0:	621a      	str	r2, [r3, #32]
}
 80062e2:	bf00      	nop
 80062e4:	371c      	adds	r7, #28
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	40010000 	.word	0x40010000
 80062f4:	40010400 	.word	0x40010400

080062f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b087      	sub	sp, #28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6a1b      	ldr	r3, [r3, #32]
 8006308:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	f023 0201 	bic.w	r2, r3, #1
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006322:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	011b      	lsls	r3, r3, #4
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	4313      	orrs	r3, r2
 800632c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f023 030a 	bic.w	r3, r3, #10
 8006334:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	4313      	orrs	r3, r2
 800633c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	621a      	str	r2, [r3, #32]
}
 800634a:	bf00      	nop
 800634c:	371c      	adds	r7, #28
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006356:	b480      	push	{r7}
 8006358:	b087      	sub	sp, #28
 800635a:	af00      	add	r7, sp, #0
 800635c:	60f8      	str	r0, [r7, #12]
 800635e:	60b9      	str	r1, [r7, #8]
 8006360:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	f023 0210 	bic.w	r2, r3, #16
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6a1b      	ldr	r3, [r3, #32]
 8006378:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006380:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	031b      	lsls	r3, r3, #12
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	4313      	orrs	r3, r2
 800638a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006392:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	011b      	lsls	r3, r3, #4
 8006398:	693a      	ldr	r2, [r7, #16]
 800639a:	4313      	orrs	r3, r2
 800639c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	621a      	str	r2, [r3, #32]
}
 80063aa:	bf00      	nop
 80063ac:	371c      	adds	r7, #28
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b085      	sub	sp, #20
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
 80063be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063ce:	683a      	ldr	r2, [r7, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	f043 0307 	orr.w	r3, r3, #7
 80063d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	609a      	str	r2, [r3, #8]
}
 80063e0:	bf00      	nop
 80063e2:	3714      	adds	r7, #20
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b087      	sub	sp, #28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]
 80063f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006406:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	021a      	lsls	r2, r3, #8
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	431a      	orrs	r2, r3
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	4313      	orrs	r3, r2
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	4313      	orrs	r3, r2
 8006418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	609a      	str	r2, [r3, #8]
}
 8006420:	bf00      	nop
 8006422:	371c      	adds	r7, #28
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	f003 031f 	and.w	r3, r3, #31
 800643e:	2201      	movs	r2, #1
 8006440:	fa02 f303 	lsl.w	r3, r2, r3
 8006444:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6a1a      	ldr	r2, [r3, #32]
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	43db      	mvns	r3, r3
 800644e:	401a      	ands	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6a1a      	ldr	r2, [r3, #32]
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	f003 031f 	and.w	r3, r3, #31
 800645e:	6879      	ldr	r1, [r7, #4]
 8006460:	fa01 f303 	lsl.w	r3, r1, r3
 8006464:	431a      	orrs	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	621a      	str	r2, [r3, #32]
}
 800646a:	bf00      	nop
 800646c:	371c      	adds	r7, #28
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
	...

08006478 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006478:	b480      	push	{r7}
 800647a:	b085      	sub	sp, #20
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006488:	2b01      	cmp	r3, #1
 800648a:	d101      	bne.n	8006490 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800648c:	2302      	movs	r3, #2
 800648e:	e05a      	b.n	8006546 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	4313      	orrs	r3, r2
 80064c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a21      	ldr	r2, [pc, #132]	; (8006554 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d022      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064dc:	d01d      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a1d      	ldr	r2, [pc, #116]	; (8006558 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d018      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a1b      	ldr	r2, [pc, #108]	; (800655c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d013      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a1a      	ldr	r2, [pc, #104]	; (8006560 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00e      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a18      	ldr	r2, [pc, #96]	; (8006564 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d009      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a17      	ldr	r2, [pc, #92]	; (8006568 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d004      	beq.n	800651a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a15      	ldr	r2, [pc, #84]	; (800656c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d10c      	bne.n	8006534 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006520:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	68ba      	ldr	r2, [r7, #8]
 8006528:	4313      	orrs	r3, r2
 800652a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68ba      	ldr	r2, [r7, #8]
 8006532:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3714      	adds	r7, #20
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	40010000 	.word	0x40010000
 8006558:	40000400 	.word	0x40000400
 800655c:	40000800 	.word	0x40000800
 8006560:	40000c00 	.word	0x40000c00
 8006564:	40010400 	.word	0x40010400
 8006568:	40014000 	.word	0x40014000
 800656c:	40001800 	.word	0x40001800

08006570 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr

08006584 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d101      	bne.n	80065aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e03f      	b.n	800662a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d106      	bne.n	80065c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f7fc fd60 	bl	8003084 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2224      	movs	r2, #36	; 0x24
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	68da      	ldr	r2, [r3, #12]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 fddf 	bl	80071a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	691a      	ldr	r2, [r3, #16]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80065f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	695a      	ldr	r2, [r3, #20]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006600:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68da      	ldr	r2, [r3, #12]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006610:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2220      	movs	r2, #32
 800661c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2220      	movs	r2, #32
 8006624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	3708      	adds	r7, #8
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}

08006632 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b08a      	sub	sp, #40	; 0x28
 8006636:	af02      	add	r7, sp, #8
 8006638:	60f8      	str	r0, [r7, #12]
 800663a:	60b9      	str	r1, [r7, #8]
 800663c:	603b      	str	r3, [r7, #0]
 800663e:	4613      	mov	r3, r2
 8006640:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800664c:	b2db      	uxtb	r3, r3
 800664e:	2b20      	cmp	r3, #32
 8006650:	d17c      	bne.n	800674c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d002      	beq.n	800665e <HAL_UART_Transmit+0x2c>
 8006658:	88fb      	ldrh	r3, [r7, #6]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d101      	bne.n	8006662 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e075      	b.n	800674e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006668:	2b01      	cmp	r3, #1
 800666a:	d101      	bne.n	8006670 <HAL_UART_Transmit+0x3e>
 800666c:	2302      	movs	r3, #2
 800666e:	e06e      	b.n	800674e <HAL_UART_Transmit+0x11c>
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2221      	movs	r2, #33	; 0x21
 8006682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006686:	f7fc ff65 	bl	8003554 <HAL_GetTick>
 800668a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	88fa      	ldrh	r2, [r7, #6]
 8006690:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	88fa      	ldrh	r2, [r7, #6]
 8006696:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066a0:	d108      	bne.n	80066b4 <HAL_UART_Transmit+0x82>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d104      	bne.n	80066b4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	61bb      	str	r3, [r7, #24]
 80066b2:	e003      	b.n	80066bc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066b8:	2300      	movs	r3, #0
 80066ba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80066c4:	e02a      	b.n	800671c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	2200      	movs	r2, #0
 80066ce:	2180      	movs	r1, #128	; 0x80
 80066d0:	68f8      	ldr	r0, [r7, #12]
 80066d2:	f000 fb1f 	bl	8006d14 <UART_WaitOnFlagUntilTimeout>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d001      	beq.n	80066e0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80066dc:	2303      	movs	r3, #3
 80066de:	e036      	b.n	800674e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80066e0:	69fb      	ldr	r3, [r7, #28]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10b      	bne.n	80066fe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	881b      	ldrh	r3, [r3, #0]
 80066ea:	461a      	mov	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	3302      	adds	r3, #2
 80066fa:	61bb      	str	r3, [r7, #24]
 80066fc:	e007      	b.n	800670e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	781a      	ldrb	r2, [r3, #0]
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	3301      	adds	r3, #1
 800670c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006712:	b29b      	uxth	r3, r3
 8006714:	3b01      	subs	r3, #1
 8006716:	b29a      	uxth	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006720:	b29b      	uxth	r3, r3
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1cf      	bne.n	80066c6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	2200      	movs	r2, #0
 800672e:	2140      	movs	r1, #64	; 0x40
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f000 faef 	bl	8006d14 <UART_WaitOnFlagUntilTimeout>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d001      	beq.n	8006740 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e006      	b.n	800674e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2220      	movs	r2, #32
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006748:	2300      	movs	r3, #0
 800674a:	e000      	b.n	800674e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800674c:	2302      	movs	r3, #2
  }
}
 800674e:	4618      	mov	r0, r3
 8006750:	3720      	adds	r7, #32
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b084      	sub	sp, #16
 800675a:	af00      	add	r7, sp, #0
 800675c:	60f8      	str	r0, [r7, #12]
 800675e:	60b9      	str	r1, [r7, #8]
 8006760:	4613      	mov	r3, r2
 8006762:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800676a:	b2db      	uxtb	r3, r3
 800676c:	2b20      	cmp	r3, #32
 800676e:	d11d      	bne.n	80067ac <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d002      	beq.n	800677c <HAL_UART_Receive_IT+0x26>
 8006776:	88fb      	ldrh	r3, [r7, #6]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d101      	bne.n	8006780 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	e016      	b.n	80067ae <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006786:	2b01      	cmp	r3, #1
 8006788:	d101      	bne.n	800678e <HAL_UART_Receive_IT+0x38>
 800678a:	2302      	movs	r3, #2
 800678c:	e00f      	b.n	80067ae <HAL_UART_Receive_IT+0x58>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2200      	movs	r2, #0
 800679a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800679c:	88fb      	ldrh	r3, [r7, #6]
 800679e:	461a      	mov	r2, r3
 80067a0:	68b9      	ldr	r1, [r7, #8]
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	f000 fb24 	bl	8006df0 <UART_Start_Receive_IT>
 80067a8:	4603      	mov	r3, r0
 80067aa:	e000      	b.n	80067ae <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80067ac:	2302      	movs	r3, #2
  }
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3710      	adds	r7, #16
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
	...

080067b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b0ba      	sub	sp, #232	; 0xe8
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	695b      	ldr	r3, [r3, #20]
 80067da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80067de:	2300      	movs	r3, #0
 80067e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80067e4:	2300      	movs	r3, #0
 80067e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80067ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ee:	f003 030f 	and.w	r3, r3, #15
 80067f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80067f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10f      	bne.n	800681e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006802:	f003 0320 	and.w	r3, r3, #32
 8006806:	2b00      	cmp	r3, #0
 8006808:	d009      	beq.n	800681e <HAL_UART_IRQHandler+0x66>
 800680a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800680e:	f003 0320 	and.w	r3, r3, #32
 8006812:	2b00      	cmp	r3, #0
 8006814:	d003      	beq.n	800681e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 fc07 	bl	800702a <UART_Receive_IT>
      return;
 800681c:	e256      	b.n	8006ccc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800681e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006822:	2b00      	cmp	r3, #0
 8006824:	f000 80de 	beq.w	80069e4 <HAL_UART_IRQHandler+0x22c>
 8006828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800682c:	f003 0301 	and.w	r3, r3, #1
 8006830:	2b00      	cmp	r3, #0
 8006832:	d106      	bne.n	8006842 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006838:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 80d1 	beq.w	80069e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00b      	beq.n	8006866 <HAL_UART_IRQHandler+0xae>
 800684e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006856:	2b00      	cmp	r3, #0
 8006858:	d005      	beq.n	8006866 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800685e:	f043 0201 	orr.w	r2, r3, #1
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800686a:	f003 0304 	and.w	r3, r3, #4
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00b      	beq.n	800688a <HAL_UART_IRQHandler+0xd2>
 8006872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b00      	cmp	r3, #0
 800687c:	d005      	beq.n	800688a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006882:	f043 0202 	orr.w	r2, r3, #2
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800688a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800688e:	f003 0302 	and.w	r3, r3, #2
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00b      	beq.n	80068ae <HAL_UART_IRQHandler+0xf6>
 8006896:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800689a:	f003 0301 	and.w	r3, r3, #1
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d005      	beq.n	80068ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a6:	f043 0204 	orr.w	r2, r3, #4
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80068ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068b2:	f003 0308 	and.w	r3, r3, #8
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d011      	beq.n	80068de <HAL_UART_IRQHandler+0x126>
 80068ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068be:	f003 0320 	and.w	r3, r3, #32
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d105      	bne.n	80068d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80068c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068ca:	f003 0301 	and.w	r3, r3, #1
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d005      	beq.n	80068de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d6:	f043 0208 	orr.w	r2, r3, #8
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	f000 81ed 	beq.w	8006cc2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ec:	f003 0320 	and.w	r3, r3, #32
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d008      	beq.n	8006906 <HAL_UART_IRQHandler+0x14e>
 80068f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068f8:	f003 0320 	and.w	r3, r3, #32
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d002      	beq.n	8006906 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 fb92 	bl	800702a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	695b      	ldr	r3, [r3, #20]
 800690c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006910:	2b40      	cmp	r3, #64	; 0x40
 8006912:	bf0c      	ite	eq
 8006914:	2301      	moveq	r3, #1
 8006916:	2300      	movne	r3, #0
 8006918:	b2db      	uxtb	r3, r3
 800691a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006922:	f003 0308 	and.w	r3, r3, #8
 8006926:	2b00      	cmp	r3, #0
 8006928:	d103      	bne.n	8006932 <HAL_UART_IRQHandler+0x17a>
 800692a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800692e:	2b00      	cmp	r3, #0
 8006930:	d04f      	beq.n	80069d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 fa9a 	bl	8006e6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006942:	2b40      	cmp	r3, #64	; 0x40
 8006944:	d141      	bne.n	80069ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	3314      	adds	r3, #20
 800694c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006950:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006954:	e853 3f00 	ldrex	r3, [r3]
 8006958:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800695c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006960:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006964:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3314      	adds	r3, #20
 800696e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006972:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006976:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800697e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006982:	e841 2300 	strex	r3, r2, [r1]
 8006986:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800698a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d1d9      	bne.n	8006946 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006996:	2b00      	cmp	r3, #0
 8006998:	d013      	beq.n	80069c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800699e:	4a7d      	ldr	r2, [pc, #500]	; (8006b94 <HAL_UART_IRQHandler+0x3dc>)
 80069a0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069a6:	4618      	mov	r0, r3
 80069a8:	f7fd fc6e 	bl	8004288 <HAL_DMA_Abort_IT>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d016      	beq.n	80069e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80069bc:	4610      	mov	r0, r2
 80069be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c0:	e00e      	b.n	80069e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f990 	bl	8006ce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c8:	e00a      	b.n	80069e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f98c 	bl	8006ce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069d0:	e006      	b.n	80069e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 f988 	bl	8006ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80069de:	e170      	b.n	8006cc2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069e0:	bf00      	nop
    return;
 80069e2:	e16e      	b.n	8006cc2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	f040 814a 	bne.w	8006c82 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80069ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069f2:	f003 0310 	and.w	r3, r3, #16
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	f000 8143 	beq.w	8006c82 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80069fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a00:	f003 0310 	and.w	r3, r3, #16
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f000 813c 	beq.w	8006c82 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	60bb      	str	r3, [r7, #8]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	60bb      	str	r3, [r7, #8]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	60bb      	str	r3, [r7, #8]
 8006a1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a2a:	2b40      	cmp	r3, #64	; 0x40
 8006a2c:	f040 80b4 	bne.w	8006b98 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	f000 8140 	beq.w	8006cc6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006a4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	f080 8139 	bcs.w	8006cc6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a5a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a60:	69db      	ldr	r3, [r3, #28]
 8006a62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a66:	f000 8088 	beq.w	8006b7a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	330c      	adds	r3, #12
 8006a70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006a78:	e853 3f00 	ldrex	r3, [r3]
 8006a7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006a80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	330c      	adds	r3, #12
 8006a92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006a96:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006aa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006aa6:	e841 2300 	strex	r3, r2, [r1]
 8006aaa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006aae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1d9      	bne.n	8006a6a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	3314      	adds	r3, #20
 8006abc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006abe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ac0:	e853 3f00 	ldrex	r3, [r3]
 8006ac4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006ac6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006ac8:	f023 0301 	bic.w	r3, r3, #1
 8006acc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	3314      	adds	r3, #20
 8006ad6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006ada:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006ade:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006ae2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006ae6:	e841 2300 	strex	r3, r2, [r1]
 8006aea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006aec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1e1      	bne.n	8006ab6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	3314      	adds	r3, #20
 8006af8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006afc:	e853 3f00 	ldrex	r3, [r3]
 8006b00:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	3314      	adds	r3, #20
 8006b12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006b16:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006b18:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006b1c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006b1e:	e841 2300 	strex	r3, r2, [r1]
 8006b22:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d1e3      	bne.n	8006af2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2220      	movs	r2, #32
 8006b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	330c      	adds	r3, #12
 8006b3e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b42:	e853 3f00 	ldrex	r3, [r3]
 8006b46:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b4a:	f023 0310 	bic.w	r3, r3, #16
 8006b4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	330c      	adds	r3, #12
 8006b58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006b5c:	65ba      	str	r2, [r7, #88]	; 0x58
 8006b5e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b62:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b64:	e841 2300 	strex	r3, r2, [r1]
 8006b68:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006b6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d1e3      	bne.n	8006b38 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7fd fb17 	bl	80041a8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	4619      	mov	r1, r3
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 f8b6 	bl	8006cfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b90:	e099      	b.n	8006cc6 <HAL_UART_IRQHandler+0x50e>
 8006b92:	bf00      	nop
 8006b94:	08006f33 	.word	0x08006f33
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	1ad3      	subs	r3, r2, r3
 8006ba4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	f000 808b 	beq.w	8006cca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006bb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	f000 8086 	beq.w	8006cca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	330c      	adds	r3, #12
 8006bc4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bc8:	e853 3f00 	ldrex	r3, [r3]
 8006bcc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006bce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bd0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006bd4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	330c      	adds	r3, #12
 8006bde:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006be2:	647a      	str	r2, [r7, #68]	; 0x44
 8006be4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006be8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006bea:	e841 2300 	strex	r3, r2, [r1]
 8006bee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1e3      	bne.n	8006bbe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	3314      	adds	r3, #20
 8006bfc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c00:	e853 3f00 	ldrex	r3, [r3]
 8006c04:	623b      	str	r3, [r7, #32]
   return(result);
 8006c06:	6a3b      	ldr	r3, [r7, #32]
 8006c08:	f023 0301 	bic.w	r3, r3, #1
 8006c0c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	3314      	adds	r3, #20
 8006c16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006c1a:	633a      	str	r2, [r7, #48]	; 0x30
 8006c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c22:	e841 2300 	strex	r3, r2, [r1]
 8006c26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d1e3      	bne.n	8006bf6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2220      	movs	r2, #32
 8006c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	330c      	adds	r3, #12
 8006c42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	e853 3f00 	ldrex	r3, [r3]
 8006c4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f023 0310 	bic.w	r3, r3, #16
 8006c52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	330c      	adds	r3, #12
 8006c5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006c60:	61fa      	str	r2, [r7, #28]
 8006c62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c64:	69b9      	ldr	r1, [r7, #24]
 8006c66:	69fa      	ldr	r2, [r7, #28]
 8006c68:	e841 2300 	strex	r3, r2, [r1]
 8006c6c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1e3      	bne.n	8006c3c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c78:	4619      	mov	r1, r3
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f000 f83e 	bl	8006cfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c80:	e023      	b.n	8006cca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d009      	beq.n	8006ca2 <HAL_UART_IRQHandler+0x4ea>
 8006c8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d003      	beq.n	8006ca2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 f95d 	bl	8006f5a <UART_Transmit_IT>
    return;
 8006ca0:	e014      	b.n	8006ccc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d00e      	beq.n	8006ccc <HAL_UART_IRQHandler+0x514>
 8006cae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d008      	beq.n	8006ccc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 f99d 	bl	8006ffa <UART_EndTransmit_IT>
    return;
 8006cc0:	e004      	b.n	8006ccc <HAL_UART_IRQHandler+0x514>
    return;
 8006cc2:	bf00      	nop
 8006cc4:	e002      	b.n	8006ccc <HAL_UART_IRQHandler+0x514>
      return;
 8006cc6:	bf00      	nop
 8006cc8:	e000      	b.n	8006ccc <HAL_UART_IRQHandler+0x514>
      return;
 8006cca:	bf00      	nop
  }
}
 8006ccc:	37e8      	adds	r7, #232	; 0xe8
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop

08006cd4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006cdc:	bf00      	nop
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006cf0:	bf00      	nop
 8006cf2:	370c      	adds	r7, #12
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	460b      	mov	r3, r1
 8006d06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b090      	sub	sp, #64	; 0x40
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	603b      	str	r3, [r7, #0]
 8006d20:	4613      	mov	r3, r2
 8006d22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d24:	e050      	b.n	8006dc8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d2c:	d04c      	beq.n	8006dc8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006d2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d007      	beq.n	8006d44 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d34:	f7fc fc0e 	bl	8003554 <HAL_GetTick>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d241      	bcs.n	8006dc8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	330c      	adds	r3, #12
 8006d4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4e:	e853 3f00 	ldrex	r3, [r3]
 8006d52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d56:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	330c      	adds	r3, #12
 8006d62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006d64:	637a      	str	r2, [r7, #52]	; 0x34
 8006d66:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d6c:	e841 2300 	strex	r3, r2, [r1]
 8006d70:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1e5      	bne.n	8006d44 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	3314      	adds	r3, #20
 8006d7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	e853 3f00 	ldrex	r3, [r3]
 8006d86:	613b      	str	r3, [r7, #16]
   return(result);
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	f023 0301 	bic.w	r3, r3, #1
 8006d8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	3314      	adds	r3, #20
 8006d96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d98:	623a      	str	r2, [r7, #32]
 8006d9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9c:	69f9      	ldr	r1, [r7, #28]
 8006d9e:	6a3a      	ldr	r2, [r7, #32]
 8006da0:	e841 2300 	strex	r3, r2, [r1]
 8006da4:	61bb      	str	r3, [r7, #24]
   return(result);
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d1e5      	bne.n	8006d78 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2220      	movs	r2, #32
 8006db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2220      	movs	r2, #32
 8006db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e00f      	b.n	8006de8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	681a      	ldr	r2, [r3, #0]
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	bf0c      	ite	eq
 8006dd8:	2301      	moveq	r3, #1
 8006dda:	2300      	movne	r3, #0
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	461a      	mov	r2, r3
 8006de0:	79fb      	ldrb	r3, [r7, #7]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d09f      	beq.n	8006d26 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3740      	adds	r7, #64	; 0x40
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b085      	sub	sp, #20
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	60b9      	str	r1, [r7, #8]
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	68ba      	ldr	r2, [r7, #8]
 8006e02:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	88fa      	ldrh	r2, [r7, #6]
 8006e08:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	88fa      	ldrh	r2, [r7, #6]
 8006e0e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2222      	movs	r2, #34	; 0x22
 8006e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d007      	beq.n	8006e3e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	68da      	ldr	r2, [r3, #12]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e3c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	695a      	ldr	r2, [r3, #20]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f042 0201 	orr.w	r2, r2, #1
 8006e4c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68da      	ldr	r2, [r3, #12]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f042 0220 	orr.w	r2, r2, #32
 8006e5c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3714      	adds	r7, #20
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b095      	sub	sp, #84	; 0x54
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	330c      	adds	r3, #12
 8006e7a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e7e:	e853 3f00 	ldrex	r3, [r3]
 8006e82:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	330c      	adds	r3, #12
 8006e92:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e94:	643a      	str	r2, [r7, #64]	; 0x40
 8006e96:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e98:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e9c:	e841 2300 	strex	r3, r2, [r1]
 8006ea0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d1e5      	bne.n	8006e74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	3314      	adds	r3, #20
 8006eae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb0:	6a3b      	ldr	r3, [r7, #32]
 8006eb2:	e853 3f00 	ldrex	r3, [r3]
 8006eb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006eb8:	69fb      	ldr	r3, [r7, #28]
 8006eba:	f023 0301 	bic.w	r3, r3, #1
 8006ebe:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	3314      	adds	r3, #20
 8006ec6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ec8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006eca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ecc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ece:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ed0:	e841 2300 	strex	r3, r2, [r1]
 8006ed4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d1e5      	bne.n	8006ea8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d119      	bne.n	8006f18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	330c      	adds	r3, #12
 8006eea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	e853 3f00 	ldrex	r3, [r3]
 8006ef2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	f023 0310 	bic.w	r3, r3, #16
 8006efa:	647b      	str	r3, [r7, #68]	; 0x44
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	330c      	adds	r3, #12
 8006f02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f04:	61ba      	str	r2, [r7, #24]
 8006f06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f08:	6979      	ldr	r1, [r7, #20]
 8006f0a:	69ba      	ldr	r2, [r7, #24]
 8006f0c:	e841 2300 	strex	r3, r2, [r1]
 8006f10:	613b      	str	r3, [r7, #16]
   return(result);
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d1e5      	bne.n	8006ee4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2220      	movs	r2, #32
 8006f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006f26:	bf00      	nop
 8006f28:	3754      	adds	r7, #84	; 0x54
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr

08006f32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f32:	b580      	push	{r7, lr}
 8006f34:	b084      	sub	sp, #16
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2200      	movs	r2, #0
 8006f44:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f7ff fecb 	bl	8006ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f52:	bf00      	nop
 8006f54:	3710      	adds	r7, #16
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b085      	sub	sp, #20
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	2b21      	cmp	r3, #33	; 0x21
 8006f6c:	d13e      	bne.n	8006fec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f76:	d114      	bne.n	8006fa2 <UART_Transmit_IT+0x48>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	691b      	ldr	r3, [r3, #16]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d110      	bne.n	8006fa2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6a1b      	ldr	r3, [r3, #32]
 8006f84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	881b      	ldrh	r3, [r3, #0]
 8006f8a:	461a      	mov	r2, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6a1b      	ldr	r3, [r3, #32]
 8006f9a:	1c9a      	adds	r2, r3, #2
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	621a      	str	r2, [r3, #32]
 8006fa0:	e008      	b.n	8006fb4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6a1b      	ldr	r3, [r3, #32]
 8006fa6:	1c59      	adds	r1, r3, #1
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	6211      	str	r1, [r2, #32]
 8006fac:	781a      	ldrb	r2, [r3, #0]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10f      	bne.n	8006fe8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68da      	ldr	r2, [r3, #12]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006fd6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68da      	ldr	r2, [r3, #12]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fe6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	e000      	b.n	8006fee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006fec:	2302      	movs	r3, #2
  }
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3714      	adds	r7, #20
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff8:	4770      	bx	lr

08006ffa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ffa:	b580      	push	{r7, lr}
 8006ffc:	b082      	sub	sp, #8
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68da      	ldr	r2, [r3, #12]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007010:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2220      	movs	r2, #32
 8007016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7ff fe5a 	bl	8006cd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007020:	2300      	movs	r3, #0
}
 8007022:	4618      	mov	r0, r3
 8007024:	3708      	adds	r7, #8
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}

0800702a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800702a:	b580      	push	{r7, lr}
 800702c:	b08c      	sub	sp, #48	; 0x30
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007038:	b2db      	uxtb	r3, r3
 800703a:	2b22      	cmp	r3, #34	; 0x22
 800703c:	f040 80ab 	bne.w	8007196 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007048:	d117      	bne.n	800707a <UART_Receive_IT+0x50>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d113      	bne.n	800707a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007052:	2300      	movs	r3, #0
 8007054:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800705a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	b29b      	uxth	r3, r3
 8007064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007068:	b29a      	uxth	r2, r3
 800706a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800706c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007072:	1c9a      	adds	r2, r3, #2
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	629a      	str	r2, [r3, #40]	; 0x28
 8007078:	e026      	b.n	80070c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800707e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007080:	2300      	movs	r3, #0
 8007082:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800708c:	d007      	beq.n	800709e <UART_Receive_IT+0x74>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10a      	bne.n	80070ac <UART_Receive_IT+0x82>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	691b      	ldr	r3, [r3, #16]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d106      	bne.n	80070ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	b2da      	uxtb	r2, r3
 80070a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a8:	701a      	strb	r2, [r3, #0]
 80070aa:	e008      	b.n	80070be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80070b8:	b2da      	uxtb	r2, r3
 80070ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070c2:	1c5a      	adds	r2, r3, #1
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	3b01      	subs	r3, #1
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	687a      	ldr	r2, [r7, #4]
 80070d4:	4619      	mov	r1, r3
 80070d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d15a      	bne.n	8007192 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68da      	ldr	r2, [r3, #12]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f022 0220 	bic.w	r2, r2, #32
 80070ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68da      	ldr	r2, [r3, #12]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80070fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	695a      	ldr	r2, [r3, #20]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f022 0201 	bic.w	r2, r2, #1
 800710a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2220      	movs	r2, #32
 8007110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007118:	2b01      	cmp	r3, #1
 800711a:	d135      	bne.n	8007188 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	330c      	adds	r3, #12
 8007128:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	e853 3f00 	ldrex	r3, [r3]
 8007130:	613b      	str	r3, [r7, #16]
   return(result);
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	f023 0310 	bic.w	r3, r3, #16
 8007138:	627b      	str	r3, [r7, #36]	; 0x24
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	330c      	adds	r3, #12
 8007140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007142:	623a      	str	r2, [r7, #32]
 8007144:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007146:	69f9      	ldr	r1, [r7, #28]
 8007148:	6a3a      	ldr	r2, [r7, #32]
 800714a:	e841 2300 	strex	r3, r2, [r1]
 800714e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1e5      	bne.n	8007122 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 0310 	and.w	r3, r3, #16
 8007160:	2b10      	cmp	r3, #16
 8007162:	d10a      	bne.n	800717a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007164:	2300      	movs	r3, #0
 8007166:	60fb      	str	r3, [r7, #12]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	60fb      	str	r3, [r7, #12]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	60fb      	str	r3, [r7, #12]
 8007178:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800717e:	4619      	mov	r1, r3
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f7ff fdbb 	bl	8006cfc <HAL_UARTEx_RxEventCallback>
 8007186:	e002      	b.n	800718e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f7f9 ffd3 	bl	8001134 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800718e:	2300      	movs	r3, #0
 8007190:	e002      	b.n	8007198 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007192:	2300      	movs	r3, #0
 8007194:	e000      	b.n	8007198 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007196:	2302      	movs	r3, #2
  }
}
 8007198:	4618      	mov	r0, r3
 800719a:	3730      	adds	r7, #48	; 0x30
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071a4:	b0c0      	sub	sp, #256	; 0x100
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	691b      	ldr	r3, [r3, #16]
 80071b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80071b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071bc:	68d9      	ldr	r1, [r3, #12]
 80071be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	ea40 0301 	orr.w	r3, r0, r1
 80071c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80071ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ce:	689a      	ldr	r2, [r3, #8]
 80071d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	431a      	orrs	r2, r3
 80071d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	431a      	orrs	r2, r3
 80071e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071e4:	69db      	ldr	r3, [r3, #28]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80071ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80071f8:	f021 010c 	bic.w	r1, r1, #12
 80071fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007206:	430b      	orrs	r3, r1
 8007208:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800720a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800721a:	6999      	ldr	r1, [r3, #24]
 800721c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	ea40 0301 	orr.w	r3, r0, r1
 8007226:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	4b8f      	ldr	r3, [pc, #572]	; (800746c <UART_SetConfig+0x2cc>)
 8007230:	429a      	cmp	r2, r3
 8007232:	d005      	beq.n	8007240 <UART_SetConfig+0xa0>
 8007234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007238:	681a      	ldr	r2, [r3, #0]
 800723a:	4b8d      	ldr	r3, [pc, #564]	; (8007470 <UART_SetConfig+0x2d0>)
 800723c:	429a      	cmp	r2, r3
 800723e:	d104      	bne.n	800724a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007240:	f7fe f932 	bl	80054a8 <HAL_RCC_GetPCLK2Freq>
 8007244:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007248:	e003      	b.n	8007252 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800724a:	f7fe f919 	bl	8005480 <HAL_RCC_GetPCLK1Freq>
 800724e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007256:	69db      	ldr	r3, [r3, #28]
 8007258:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800725c:	f040 810c 	bne.w	8007478 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007260:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007264:	2200      	movs	r2, #0
 8007266:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800726a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800726e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007272:	4622      	mov	r2, r4
 8007274:	462b      	mov	r3, r5
 8007276:	1891      	adds	r1, r2, r2
 8007278:	65b9      	str	r1, [r7, #88]	; 0x58
 800727a:	415b      	adcs	r3, r3
 800727c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800727e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007282:	4621      	mov	r1, r4
 8007284:	eb12 0801 	adds.w	r8, r2, r1
 8007288:	4629      	mov	r1, r5
 800728a:	eb43 0901 	adc.w	r9, r3, r1
 800728e:	f04f 0200 	mov.w	r2, #0
 8007292:	f04f 0300 	mov.w	r3, #0
 8007296:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800729a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800729e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80072a2:	4690      	mov	r8, r2
 80072a4:	4699      	mov	r9, r3
 80072a6:	4623      	mov	r3, r4
 80072a8:	eb18 0303 	adds.w	r3, r8, r3
 80072ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80072b0:	462b      	mov	r3, r5
 80072b2:	eb49 0303 	adc.w	r3, r9, r3
 80072b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80072ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80072c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80072ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80072ce:	460b      	mov	r3, r1
 80072d0:	18db      	adds	r3, r3, r3
 80072d2:	653b      	str	r3, [r7, #80]	; 0x50
 80072d4:	4613      	mov	r3, r2
 80072d6:	eb42 0303 	adc.w	r3, r2, r3
 80072da:	657b      	str	r3, [r7, #84]	; 0x54
 80072dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80072e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80072e4:	f7f9 fbf2 	bl	8000acc <__aeabi_uldivmod>
 80072e8:	4602      	mov	r2, r0
 80072ea:	460b      	mov	r3, r1
 80072ec:	4b61      	ldr	r3, [pc, #388]	; (8007474 <UART_SetConfig+0x2d4>)
 80072ee:	fba3 2302 	umull	r2, r3, r3, r2
 80072f2:	095b      	lsrs	r3, r3, #5
 80072f4:	011c      	lsls	r4, r3, #4
 80072f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072fa:	2200      	movs	r2, #0
 80072fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007300:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007304:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007308:	4642      	mov	r2, r8
 800730a:	464b      	mov	r3, r9
 800730c:	1891      	adds	r1, r2, r2
 800730e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007310:	415b      	adcs	r3, r3
 8007312:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007314:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007318:	4641      	mov	r1, r8
 800731a:	eb12 0a01 	adds.w	sl, r2, r1
 800731e:	4649      	mov	r1, r9
 8007320:	eb43 0b01 	adc.w	fp, r3, r1
 8007324:	f04f 0200 	mov.w	r2, #0
 8007328:	f04f 0300 	mov.w	r3, #0
 800732c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007330:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007334:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007338:	4692      	mov	sl, r2
 800733a:	469b      	mov	fp, r3
 800733c:	4643      	mov	r3, r8
 800733e:	eb1a 0303 	adds.w	r3, sl, r3
 8007342:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007346:	464b      	mov	r3, r9
 8007348:	eb4b 0303 	adc.w	r3, fp, r3
 800734c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800735c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007360:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007364:	460b      	mov	r3, r1
 8007366:	18db      	adds	r3, r3, r3
 8007368:	643b      	str	r3, [r7, #64]	; 0x40
 800736a:	4613      	mov	r3, r2
 800736c:	eb42 0303 	adc.w	r3, r2, r3
 8007370:	647b      	str	r3, [r7, #68]	; 0x44
 8007372:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007376:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800737a:	f7f9 fba7 	bl	8000acc <__aeabi_uldivmod>
 800737e:	4602      	mov	r2, r0
 8007380:	460b      	mov	r3, r1
 8007382:	4611      	mov	r1, r2
 8007384:	4b3b      	ldr	r3, [pc, #236]	; (8007474 <UART_SetConfig+0x2d4>)
 8007386:	fba3 2301 	umull	r2, r3, r3, r1
 800738a:	095b      	lsrs	r3, r3, #5
 800738c:	2264      	movs	r2, #100	; 0x64
 800738e:	fb02 f303 	mul.w	r3, r2, r3
 8007392:	1acb      	subs	r3, r1, r3
 8007394:	00db      	lsls	r3, r3, #3
 8007396:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800739a:	4b36      	ldr	r3, [pc, #216]	; (8007474 <UART_SetConfig+0x2d4>)
 800739c:	fba3 2302 	umull	r2, r3, r3, r2
 80073a0:	095b      	lsrs	r3, r3, #5
 80073a2:	005b      	lsls	r3, r3, #1
 80073a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80073a8:	441c      	add	r4, r3
 80073aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073ae:	2200      	movs	r2, #0
 80073b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80073b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80073b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80073bc:	4642      	mov	r2, r8
 80073be:	464b      	mov	r3, r9
 80073c0:	1891      	adds	r1, r2, r2
 80073c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80073c4:	415b      	adcs	r3, r3
 80073c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80073cc:	4641      	mov	r1, r8
 80073ce:	1851      	adds	r1, r2, r1
 80073d0:	6339      	str	r1, [r7, #48]	; 0x30
 80073d2:	4649      	mov	r1, r9
 80073d4:	414b      	adcs	r3, r1
 80073d6:	637b      	str	r3, [r7, #52]	; 0x34
 80073d8:	f04f 0200 	mov.w	r2, #0
 80073dc:	f04f 0300 	mov.w	r3, #0
 80073e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80073e4:	4659      	mov	r1, fp
 80073e6:	00cb      	lsls	r3, r1, #3
 80073e8:	4651      	mov	r1, sl
 80073ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073ee:	4651      	mov	r1, sl
 80073f0:	00ca      	lsls	r2, r1, #3
 80073f2:	4610      	mov	r0, r2
 80073f4:	4619      	mov	r1, r3
 80073f6:	4603      	mov	r3, r0
 80073f8:	4642      	mov	r2, r8
 80073fa:	189b      	adds	r3, r3, r2
 80073fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007400:	464b      	mov	r3, r9
 8007402:	460a      	mov	r2, r1
 8007404:	eb42 0303 	adc.w	r3, r2, r3
 8007408:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800740c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007418:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800741c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007420:	460b      	mov	r3, r1
 8007422:	18db      	adds	r3, r3, r3
 8007424:	62bb      	str	r3, [r7, #40]	; 0x28
 8007426:	4613      	mov	r3, r2
 8007428:	eb42 0303 	adc.w	r3, r2, r3
 800742c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800742e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007432:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007436:	f7f9 fb49 	bl	8000acc <__aeabi_uldivmod>
 800743a:	4602      	mov	r2, r0
 800743c:	460b      	mov	r3, r1
 800743e:	4b0d      	ldr	r3, [pc, #52]	; (8007474 <UART_SetConfig+0x2d4>)
 8007440:	fba3 1302 	umull	r1, r3, r3, r2
 8007444:	095b      	lsrs	r3, r3, #5
 8007446:	2164      	movs	r1, #100	; 0x64
 8007448:	fb01 f303 	mul.w	r3, r1, r3
 800744c:	1ad3      	subs	r3, r2, r3
 800744e:	00db      	lsls	r3, r3, #3
 8007450:	3332      	adds	r3, #50	; 0x32
 8007452:	4a08      	ldr	r2, [pc, #32]	; (8007474 <UART_SetConfig+0x2d4>)
 8007454:	fba2 2303 	umull	r2, r3, r2, r3
 8007458:	095b      	lsrs	r3, r3, #5
 800745a:	f003 0207 	and.w	r2, r3, #7
 800745e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4422      	add	r2, r4
 8007466:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007468:	e105      	b.n	8007676 <UART_SetConfig+0x4d6>
 800746a:	bf00      	nop
 800746c:	40011000 	.word	0x40011000
 8007470:	40011400 	.word	0x40011400
 8007474:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800747c:	2200      	movs	r2, #0
 800747e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007482:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007486:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800748a:	4642      	mov	r2, r8
 800748c:	464b      	mov	r3, r9
 800748e:	1891      	adds	r1, r2, r2
 8007490:	6239      	str	r1, [r7, #32]
 8007492:	415b      	adcs	r3, r3
 8007494:	627b      	str	r3, [r7, #36]	; 0x24
 8007496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800749a:	4641      	mov	r1, r8
 800749c:	1854      	adds	r4, r2, r1
 800749e:	4649      	mov	r1, r9
 80074a0:	eb43 0501 	adc.w	r5, r3, r1
 80074a4:	f04f 0200 	mov.w	r2, #0
 80074a8:	f04f 0300 	mov.w	r3, #0
 80074ac:	00eb      	lsls	r3, r5, #3
 80074ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074b2:	00e2      	lsls	r2, r4, #3
 80074b4:	4614      	mov	r4, r2
 80074b6:	461d      	mov	r5, r3
 80074b8:	4643      	mov	r3, r8
 80074ba:	18e3      	adds	r3, r4, r3
 80074bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80074c0:	464b      	mov	r3, r9
 80074c2:	eb45 0303 	adc.w	r3, r5, r3
 80074c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80074ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80074d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80074da:	f04f 0200 	mov.w	r2, #0
 80074de:	f04f 0300 	mov.w	r3, #0
 80074e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80074e6:	4629      	mov	r1, r5
 80074e8:	008b      	lsls	r3, r1, #2
 80074ea:	4621      	mov	r1, r4
 80074ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074f0:	4621      	mov	r1, r4
 80074f2:	008a      	lsls	r2, r1, #2
 80074f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80074f8:	f7f9 fae8 	bl	8000acc <__aeabi_uldivmod>
 80074fc:	4602      	mov	r2, r0
 80074fe:	460b      	mov	r3, r1
 8007500:	4b60      	ldr	r3, [pc, #384]	; (8007684 <UART_SetConfig+0x4e4>)
 8007502:	fba3 2302 	umull	r2, r3, r3, r2
 8007506:	095b      	lsrs	r3, r3, #5
 8007508:	011c      	lsls	r4, r3, #4
 800750a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800750e:	2200      	movs	r2, #0
 8007510:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007514:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007518:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800751c:	4642      	mov	r2, r8
 800751e:	464b      	mov	r3, r9
 8007520:	1891      	adds	r1, r2, r2
 8007522:	61b9      	str	r1, [r7, #24]
 8007524:	415b      	adcs	r3, r3
 8007526:	61fb      	str	r3, [r7, #28]
 8007528:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800752c:	4641      	mov	r1, r8
 800752e:	1851      	adds	r1, r2, r1
 8007530:	6139      	str	r1, [r7, #16]
 8007532:	4649      	mov	r1, r9
 8007534:	414b      	adcs	r3, r1
 8007536:	617b      	str	r3, [r7, #20]
 8007538:	f04f 0200 	mov.w	r2, #0
 800753c:	f04f 0300 	mov.w	r3, #0
 8007540:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007544:	4659      	mov	r1, fp
 8007546:	00cb      	lsls	r3, r1, #3
 8007548:	4651      	mov	r1, sl
 800754a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800754e:	4651      	mov	r1, sl
 8007550:	00ca      	lsls	r2, r1, #3
 8007552:	4610      	mov	r0, r2
 8007554:	4619      	mov	r1, r3
 8007556:	4603      	mov	r3, r0
 8007558:	4642      	mov	r2, r8
 800755a:	189b      	adds	r3, r3, r2
 800755c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007560:	464b      	mov	r3, r9
 8007562:	460a      	mov	r2, r1
 8007564:	eb42 0303 	adc.w	r3, r2, r3
 8007568:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800756c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	67bb      	str	r3, [r7, #120]	; 0x78
 8007576:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007578:	f04f 0200 	mov.w	r2, #0
 800757c:	f04f 0300 	mov.w	r3, #0
 8007580:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007584:	4649      	mov	r1, r9
 8007586:	008b      	lsls	r3, r1, #2
 8007588:	4641      	mov	r1, r8
 800758a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800758e:	4641      	mov	r1, r8
 8007590:	008a      	lsls	r2, r1, #2
 8007592:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007596:	f7f9 fa99 	bl	8000acc <__aeabi_uldivmod>
 800759a:	4602      	mov	r2, r0
 800759c:	460b      	mov	r3, r1
 800759e:	4b39      	ldr	r3, [pc, #228]	; (8007684 <UART_SetConfig+0x4e4>)
 80075a0:	fba3 1302 	umull	r1, r3, r3, r2
 80075a4:	095b      	lsrs	r3, r3, #5
 80075a6:	2164      	movs	r1, #100	; 0x64
 80075a8:	fb01 f303 	mul.w	r3, r1, r3
 80075ac:	1ad3      	subs	r3, r2, r3
 80075ae:	011b      	lsls	r3, r3, #4
 80075b0:	3332      	adds	r3, #50	; 0x32
 80075b2:	4a34      	ldr	r2, [pc, #208]	; (8007684 <UART_SetConfig+0x4e4>)
 80075b4:	fba2 2303 	umull	r2, r3, r2, r3
 80075b8:	095b      	lsrs	r3, r3, #5
 80075ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80075be:	441c      	add	r4, r3
 80075c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075c4:	2200      	movs	r2, #0
 80075c6:	673b      	str	r3, [r7, #112]	; 0x70
 80075c8:	677a      	str	r2, [r7, #116]	; 0x74
 80075ca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80075ce:	4642      	mov	r2, r8
 80075d0:	464b      	mov	r3, r9
 80075d2:	1891      	adds	r1, r2, r2
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	415b      	adcs	r3, r3
 80075d8:	60fb      	str	r3, [r7, #12]
 80075da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80075de:	4641      	mov	r1, r8
 80075e0:	1851      	adds	r1, r2, r1
 80075e2:	6039      	str	r1, [r7, #0]
 80075e4:	4649      	mov	r1, r9
 80075e6:	414b      	adcs	r3, r1
 80075e8:	607b      	str	r3, [r7, #4]
 80075ea:	f04f 0200 	mov.w	r2, #0
 80075ee:	f04f 0300 	mov.w	r3, #0
 80075f2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80075f6:	4659      	mov	r1, fp
 80075f8:	00cb      	lsls	r3, r1, #3
 80075fa:	4651      	mov	r1, sl
 80075fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007600:	4651      	mov	r1, sl
 8007602:	00ca      	lsls	r2, r1, #3
 8007604:	4610      	mov	r0, r2
 8007606:	4619      	mov	r1, r3
 8007608:	4603      	mov	r3, r0
 800760a:	4642      	mov	r2, r8
 800760c:	189b      	adds	r3, r3, r2
 800760e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007610:	464b      	mov	r3, r9
 8007612:	460a      	mov	r2, r1
 8007614:	eb42 0303 	adc.w	r3, r2, r3
 8007618:	66fb      	str	r3, [r7, #108]	; 0x6c
 800761a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	663b      	str	r3, [r7, #96]	; 0x60
 8007624:	667a      	str	r2, [r7, #100]	; 0x64
 8007626:	f04f 0200 	mov.w	r2, #0
 800762a:	f04f 0300 	mov.w	r3, #0
 800762e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007632:	4649      	mov	r1, r9
 8007634:	008b      	lsls	r3, r1, #2
 8007636:	4641      	mov	r1, r8
 8007638:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800763c:	4641      	mov	r1, r8
 800763e:	008a      	lsls	r2, r1, #2
 8007640:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007644:	f7f9 fa42 	bl	8000acc <__aeabi_uldivmod>
 8007648:	4602      	mov	r2, r0
 800764a:	460b      	mov	r3, r1
 800764c:	4b0d      	ldr	r3, [pc, #52]	; (8007684 <UART_SetConfig+0x4e4>)
 800764e:	fba3 1302 	umull	r1, r3, r3, r2
 8007652:	095b      	lsrs	r3, r3, #5
 8007654:	2164      	movs	r1, #100	; 0x64
 8007656:	fb01 f303 	mul.w	r3, r1, r3
 800765a:	1ad3      	subs	r3, r2, r3
 800765c:	011b      	lsls	r3, r3, #4
 800765e:	3332      	adds	r3, #50	; 0x32
 8007660:	4a08      	ldr	r2, [pc, #32]	; (8007684 <UART_SetConfig+0x4e4>)
 8007662:	fba2 2303 	umull	r2, r3, r2, r3
 8007666:	095b      	lsrs	r3, r3, #5
 8007668:	f003 020f 	and.w	r2, r3, #15
 800766c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4422      	add	r2, r4
 8007674:	609a      	str	r2, [r3, #8]
}
 8007676:	bf00      	nop
 8007678:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800767c:	46bd      	mov	sp, r7
 800767e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007682:	bf00      	nop
 8007684:	51eb851f 	.word	0x51eb851f

08007688 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007688:	b480      	push	{r7}
 800768a:	b085      	sub	sp, #20
 800768c:	af00      	add	r7, sp, #0
 800768e:	4603      	mov	r3, r0
 8007690:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007692:	2300      	movs	r3, #0
 8007694:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007696:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800769a:	2b84      	cmp	r3, #132	; 0x84
 800769c:	d005      	beq.n	80076aa <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800769e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	4413      	add	r3, r2
 80076a6:	3303      	adds	r3, #3
 80076a8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80076aa:	68fb      	ldr	r3, [r7, #12]
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3714      	adds	r7, #20
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80076bc:	f000 faf6 	bl	8007cac <vTaskStartScheduler>
  
  return osOK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80076c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076c8:	b089      	sub	sp, #36	; 0x24
 80076ca:	af04      	add	r7, sp, #16
 80076cc:	6078      	str	r0, [r7, #4]
 80076ce:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	695b      	ldr	r3, [r3, #20]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d020      	beq.n	800771a <osThreadCreate+0x54>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	699b      	ldr	r3, [r3, #24]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d01c      	beq.n	800771a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	685c      	ldr	r4, [r3, #4]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681d      	ldr	r5, [r3, #0]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	691e      	ldr	r6, [r3, #16]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7ff ffc8 	bl	8007688 <makeFreeRtosPriority>
 80076f8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	695b      	ldr	r3, [r3, #20]
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007702:	9202      	str	r2, [sp, #8]
 8007704:	9301      	str	r3, [sp, #4]
 8007706:	9100      	str	r1, [sp, #0]
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	4632      	mov	r2, r6
 800770c:	4629      	mov	r1, r5
 800770e:	4620      	mov	r0, r4
 8007710:	f000 f8ed 	bl	80078ee <xTaskCreateStatic>
 8007714:	4603      	mov	r3, r0
 8007716:	60fb      	str	r3, [r7, #12]
 8007718:	e01c      	b.n	8007754 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	685c      	ldr	r4, [r3, #4]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007726:	b29e      	uxth	r6, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800772e:	4618      	mov	r0, r3
 8007730:	f7ff ffaa 	bl	8007688 <makeFreeRtosPriority>
 8007734:	4602      	mov	r2, r0
 8007736:	f107 030c 	add.w	r3, r7, #12
 800773a:	9301      	str	r3, [sp, #4]
 800773c:	9200      	str	r2, [sp, #0]
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	4632      	mov	r2, r6
 8007742:	4629      	mov	r1, r5
 8007744:	4620      	mov	r0, r4
 8007746:	f000 f92f 	bl	80079a8 <xTaskCreate>
 800774a:	4603      	mov	r3, r0
 800774c:	2b01      	cmp	r3, #1
 800774e:	d001      	beq.n	8007754 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007750:	2300      	movs	r3, #0
 8007752:	e000      	b.n	8007756 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007754:	68fb      	ldr	r3, [r7, #12]
}
 8007756:	4618      	mov	r0, r3
 8007758:	3714      	adds	r7, #20
 800775a:	46bd      	mov	sp, r7
 800775c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800775e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800775e:	b580      	push	{r7, lr}
 8007760:	b084      	sub	sp, #16
 8007762:	af00      	add	r7, sp, #0
 8007764:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d001      	beq.n	8007774 <osDelay+0x16>
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	e000      	b.n	8007776 <osDelay+0x18>
 8007774:	2301      	movs	r3, #1
 8007776:	4618      	mov	r0, r3
 8007778:	f000 fa64 	bl	8007c44 <vTaskDelay>
  
  return osOK;
 800777c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800777e:	4618      	mov	r0, r3
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}

08007786 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007786:	b480      	push	{r7}
 8007788:	b083      	sub	sp, #12
 800778a:	af00      	add	r7, sp, #0
 800778c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f103 0208 	add.w	r2, r3, #8
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f04f 32ff 	mov.w	r2, #4294967295
 800779e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f103 0208 	add.w	r2, r3, #8
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f103 0208 	add.w	r2, r3, #8
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80077ba:	bf00      	nop
 80077bc:	370c      	adds	r7, #12
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr

080077c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80077c6:	b480      	push	{r7}
 80077c8:	b083      	sub	sp, #12
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80077d4:	bf00      	nop
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80077e0:	b480      	push	{r7}
 80077e2:	b085      	sub	sp, #20
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	689a      	ldr	r2, [r3, #8]
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	683a      	ldr	r2, [r7, #0]
 8007804:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	683a      	ldr	r2, [r7, #0]
 800780a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	1c5a      	adds	r2, r3, #1
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	601a      	str	r2, [r3, #0]
}
 800781c:	bf00      	nop
 800781e:	3714      	adds	r7, #20
 8007820:	46bd      	mov	sp, r7
 8007822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007826:	4770      	bx	lr

08007828 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007828:	b480      	push	{r7}
 800782a:	b085      	sub	sp, #20
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800783e:	d103      	bne.n	8007848 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	60fb      	str	r3, [r7, #12]
 8007846:	e00c      	b.n	8007862 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	3308      	adds	r3, #8
 800784c:	60fb      	str	r3, [r7, #12]
 800784e:	e002      	b.n	8007856 <vListInsert+0x2e>
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	60fb      	str	r3, [r7, #12]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	68ba      	ldr	r2, [r7, #8]
 800785e:	429a      	cmp	r2, r3
 8007860:	d2f6      	bcs.n	8007850 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	685a      	ldr	r2, [r3, #4]
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	683a      	ldr	r2, [r7, #0]
 8007870:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	68fa      	ldr	r2, [r7, #12]
 8007876:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	683a      	ldr	r2, [r7, #0]
 800787c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	1c5a      	adds	r2, r3, #1
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	601a      	str	r2, [r3, #0]
}
 800788e:	bf00      	nop
 8007890:	3714      	adds	r7, #20
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr

0800789a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800789a:	b480      	push	{r7}
 800789c:	b085      	sub	sp, #20
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	6892      	ldr	r2, [r2, #8]
 80078b0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	6852      	ldr	r2, [r2, #4]
 80078ba:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d103      	bne.n	80078ce <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	689a      	ldr	r2, [r3, #8]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2200      	movs	r2, #0
 80078d2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	1e5a      	subs	r2, r3, #1
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	3714      	adds	r7, #20
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr

080078ee <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b08e      	sub	sp, #56	; 0x38
 80078f2:	af04      	add	r7, sp, #16
 80078f4:	60f8      	str	r0, [r7, #12]
 80078f6:	60b9      	str	r1, [r7, #8]
 80078f8:	607a      	str	r2, [r7, #4]
 80078fa:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80078fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d10a      	bne.n	8007918 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007906:	f383 8811 	msr	BASEPRI, r3
 800790a:	f3bf 8f6f 	isb	sy
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007914:	bf00      	nop
 8007916:	e7fe      	b.n	8007916 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800791a:	2b00      	cmp	r3, #0
 800791c:	d10a      	bne.n	8007934 <xTaskCreateStatic+0x46>
	__asm volatile
 800791e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007922:	f383 8811 	msr	BASEPRI, r3
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	f3bf 8f4f 	dsb	sy
 800792e:	61fb      	str	r3, [r7, #28]
}
 8007930:	bf00      	nop
 8007932:	e7fe      	b.n	8007932 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007934:	23b4      	movs	r3, #180	; 0xb4
 8007936:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	2bb4      	cmp	r3, #180	; 0xb4
 800793c:	d00a      	beq.n	8007954 <xTaskCreateStatic+0x66>
	__asm volatile
 800793e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007942:	f383 8811 	msr	BASEPRI, r3
 8007946:	f3bf 8f6f 	isb	sy
 800794a:	f3bf 8f4f 	dsb	sy
 800794e:	61bb      	str	r3, [r7, #24]
}
 8007950:	bf00      	nop
 8007952:	e7fe      	b.n	8007952 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007954:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007958:	2b00      	cmp	r3, #0
 800795a:	d01e      	beq.n	800799a <xTaskCreateStatic+0xac>
 800795c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800795e:	2b00      	cmp	r3, #0
 8007960:	d01b      	beq.n	800799a <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007964:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007968:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800796a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800796c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796e:	2202      	movs	r2, #2
 8007970:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007974:	2300      	movs	r3, #0
 8007976:	9303      	str	r3, [sp, #12]
 8007978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797a:	9302      	str	r3, [sp, #8]
 800797c:	f107 0314 	add.w	r3, r7, #20
 8007980:	9301      	str	r3, [sp, #4]
 8007982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	68b9      	ldr	r1, [r7, #8]
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f000 f851 	bl	8007a34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007992:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007994:	f000 f8ec 	bl	8007b70 <prvAddNewTaskToReadyList>
 8007998:	e001      	b.n	800799e <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800799a:	2300      	movs	r3, #0
 800799c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800799e:	697b      	ldr	r3, [r7, #20]
	}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3728      	adds	r7, #40	; 0x28
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b08c      	sub	sp, #48	; 0x30
 80079ac:	af04      	add	r7, sp, #16
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	603b      	str	r3, [r7, #0]
 80079b4:	4613      	mov	r3, r2
 80079b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80079b8:	88fb      	ldrh	r3, [r7, #6]
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	4618      	mov	r0, r3
 80079be:	f000 fef3 	bl	80087a8 <pvPortMalloc>
 80079c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00e      	beq.n	80079e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80079ca:	20b4      	movs	r0, #180	; 0xb4
 80079cc:	f000 feec 	bl	80087a8 <pvPortMalloc>
 80079d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80079d2:	69fb      	ldr	r3, [r7, #28]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d003      	beq.n	80079e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	697a      	ldr	r2, [r7, #20]
 80079dc:	631a      	str	r2, [r3, #48]	; 0x30
 80079de:	e005      	b.n	80079ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80079e0:	6978      	ldr	r0, [r7, #20]
 80079e2:	f000 ffad 	bl	8008940 <vPortFree>
 80079e6:	e001      	b.n	80079ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80079e8:	2300      	movs	r3, #0
 80079ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80079ec:	69fb      	ldr	r3, [r7, #28]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d017      	beq.n	8007a22 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80079f2:	69fb      	ldr	r3, [r7, #28]
 80079f4:	2200      	movs	r2, #0
 80079f6:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80079fa:	88fa      	ldrh	r2, [r7, #6]
 80079fc:	2300      	movs	r3, #0
 80079fe:	9303      	str	r3, [sp, #12]
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	9302      	str	r3, [sp, #8]
 8007a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a06:	9301      	str	r3, [sp, #4]
 8007a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a0a:	9300      	str	r3, [sp, #0]
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	68b9      	ldr	r1, [r7, #8]
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 f80f 	bl	8007a34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a16:	69f8      	ldr	r0, [r7, #28]
 8007a18:	f000 f8aa 	bl	8007b70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	61bb      	str	r3, [r7, #24]
 8007a20:	e002      	b.n	8007a28 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a22:	f04f 33ff 	mov.w	r3, #4294967295
 8007a26:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a28:	69bb      	ldr	r3, [r7, #24]
	}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3720      	adds	r7, #32
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}
	...

08007a34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b088      	sub	sp, #32
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	607a      	str	r2, [r7, #4]
 8007a40:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007a4c:	3b01      	subs	r3, #1
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	4413      	add	r3, r2
 8007a52:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	f023 0307 	bic.w	r3, r3, #7
 8007a5a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007a5c:	69bb      	ldr	r3, [r7, #24]
 8007a5e:	f003 0307 	and.w	r3, r3, #7
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d00a      	beq.n	8007a7c <prvInitialiseNewTask+0x48>
	__asm volatile
 8007a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a6a:	f383 8811 	msr	BASEPRI, r3
 8007a6e:	f3bf 8f6f 	isb	sy
 8007a72:	f3bf 8f4f 	dsb	sy
 8007a76:	617b      	str	r3, [r7, #20]
}
 8007a78:	bf00      	nop
 8007a7a:	e7fe      	b.n	8007a7a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d01f      	beq.n	8007ac2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a82:	2300      	movs	r3, #0
 8007a84:	61fb      	str	r3, [r7, #28]
 8007a86:	e012      	b.n	8007aae <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007a88:	68ba      	ldr	r2, [r7, #8]
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	7819      	ldrb	r1, [r3, #0]
 8007a90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a92:	69fb      	ldr	r3, [r7, #28]
 8007a94:	4413      	add	r3, r2
 8007a96:	3334      	adds	r3, #52	; 0x34
 8007a98:	460a      	mov	r2, r1
 8007a9a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d006      	beq.n	8007ab6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	3301      	adds	r3, #1
 8007aac:	61fb      	str	r3, [r7, #28]
 8007aae:	69fb      	ldr	r3, [r7, #28]
 8007ab0:	2b0f      	cmp	r3, #15
 8007ab2:	d9e9      	bls.n	8007a88 <prvInitialiseNewTask+0x54>
 8007ab4:	e000      	b.n	8007ab8 <prvInitialiseNewTask+0x84>
			{
				break;
 8007ab6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007ac0:	e003      	b.n	8007aca <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007acc:	2b06      	cmp	r3, #6
 8007ace:	d901      	bls.n	8007ad4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007ad0:	2306      	movs	r3, #6
 8007ad2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ad8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007adc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ade:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ae8:	3304      	adds	r3, #4
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7ff fe6b 	bl	80077c6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007af2:	3318      	adds	r3, #24
 8007af4:	4618      	mov	r0, r3
 8007af6:	f7ff fe66 	bl	80077c6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007afc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007afe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b02:	f1c3 0207 	rsb	r2, r3, #7
 8007b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b08:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b0e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b12:	2200      	movs	r2, #0
 8007b14:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b22:	334c      	adds	r3, #76	; 0x4c
 8007b24:	2260      	movs	r2, #96	; 0x60
 8007b26:	2100      	movs	r1, #0
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f001 f84d 	bl	8008bc8 <memset>
 8007b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b30:	4a0c      	ldr	r2, [pc, #48]	; (8007b64 <prvInitialiseNewTask+0x130>)
 8007b32:	651a      	str	r2, [r3, #80]	; 0x50
 8007b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b36:	4a0c      	ldr	r2, [pc, #48]	; (8007b68 <prvInitialiseNewTask+0x134>)
 8007b38:	655a      	str	r2, [r3, #84]	; 0x54
 8007b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b3c:	4a0b      	ldr	r2, [pc, #44]	; (8007b6c <prvInitialiseNewTask+0x138>)
 8007b3e:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b40:	683a      	ldr	r2, [r7, #0]
 8007b42:	68f9      	ldr	r1, [r7, #12]
 8007b44:	69b8      	ldr	r0, [r7, #24]
 8007b46:	f000 fc1f 	bl	8008388 <pxPortInitialiseStack>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b4e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d002      	beq.n	8007b5c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b5a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b5c:	bf00      	nop
 8007b5e:	3720      	adds	r7, #32
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}
 8007b64:	08008e60 	.word	0x08008e60
 8007b68:	08008e80 	.word	0x08008e80
 8007b6c:	08008e40 	.word	0x08008e40

08007b70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b78:	f000 fd34 	bl	80085e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b7c:	4b2a      	ldr	r3, [pc, #168]	; (8007c28 <prvAddNewTaskToReadyList+0xb8>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	3301      	adds	r3, #1
 8007b82:	4a29      	ldr	r2, [pc, #164]	; (8007c28 <prvAddNewTaskToReadyList+0xb8>)
 8007b84:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007b86:	4b29      	ldr	r3, [pc, #164]	; (8007c2c <prvAddNewTaskToReadyList+0xbc>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d109      	bne.n	8007ba2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b8e:	4a27      	ldr	r2, [pc, #156]	; (8007c2c <prvAddNewTaskToReadyList+0xbc>)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007b94:	4b24      	ldr	r3, [pc, #144]	; (8007c28 <prvAddNewTaskToReadyList+0xb8>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d110      	bne.n	8007bbe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007b9c:	f000 facc 	bl	8008138 <prvInitialiseTaskLists>
 8007ba0:	e00d      	b.n	8007bbe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007ba2:	4b23      	ldr	r3, [pc, #140]	; (8007c30 <prvAddNewTaskToReadyList+0xc0>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d109      	bne.n	8007bbe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007baa:	4b20      	ldr	r3, [pc, #128]	; (8007c2c <prvAddNewTaskToReadyList+0xbc>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d802      	bhi.n	8007bbe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007bb8:	4a1c      	ldr	r2, [pc, #112]	; (8007c2c <prvAddNewTaskToReadyList+0xbc>)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007bbe:	4b1d      	ldr	r3, [pc, #116]	; (8007c34 <prvAddNewTaskToReadyList+0xc4>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	4a1b      	ldr	r2, [pc, #108]	; (8007c34 <prvAddNewTaskToReadyList+0xc4>)
 8007bc6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bcc:	2201      	movs	r2, #1
 8007bce:	409a      	lsls	r2, r3
 8007bd0:	4b19      	ldr	r3, [pc, #100]	; (8007c38 <prvAddNewTaskToReadyList+0xc8>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	4a18      	ldr	r2, [pc, #96]	; (8007c38 <prvAddNewTaskToReadyList+0xc8>)
 8007bd8:	6013      	str	r3, [r2, #0]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bde:	4613      	mov	r3, r2
 8007be0:	009b      	lsls	r3, r3, #2
 8007be2:	4413      	add	r3, r2
 8007be4:	009b      	lsls	r3, r3, #2
 8007be6:	4a15      	ldr	r2, [pc, #84]	; (8007c3c <prvAddNewTaskToReadyList+0xcc>)
 8007be8:	441a      	add	r2, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	3304      	adds	r3, #4
 8007bee:	4619      	mov	r1, r3
 8007bf0:	4610      	mov	r0, r2
 8007bf2:	f7ff fdf5 	bl	80077e0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007bf6:	f000 fd25 	bl	8008644 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007bfa:	4b0d      	ldr	r3, [pc, #52]	; (8007c30 <prvAddNewTaskToReadyList+0xc0>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d00e      	beq.n	8007c20 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c02:	4b0a      	ldr	r3, [pc, #40]	; (8007c2c <prvAddNewTaskToReadyList+0xbc>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d207      	bcs.n	8007c20 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c10:	4b0b      	ldr	r3, [pc, #44]	; (8007c40 <prvAddNewTaskToReadyList+0xd0>)
 8007c12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c16:	601a      	str	r2, [r3, #0]
 8007c18:	f3bf 8f4f 	dsb	sy
 8007c1c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c20:	bf00      	nop
 8007c22:	3708      	adds	r7, #8
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	200008c4 	.word	0x200008c4
 8007c2c:	200007c4 	.word	0x200007c4
 8007c30:	200008d0 	.word	0x200008d0
 8007c34:	200008e0 	.word	0x200008e0
 8007c38:	200008cc 	.word	0x200008cc
 8007c3c:	200007c8 	.word	0x200007c8
 8007c40:	e000ed04 	.word	0xe000ed04

08007c44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d017      	beq.n	8007c86 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007c56:	4b13      	ldr	r3, [pc, #76]	; (8007ca4 <vTaskDelay+0x60>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00a      	beq.n	8007c74 <vTaskDelay+0x30>
	__asm volatile
 8007c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c62:	f383 8811 	msr	BASEPRI, r3
 8007c66:	f3bf 8f6f 	isb	sy
 8007c6a:	f3bf 8f4f 	dsb	sy
 8007c6e:	60bb      	str	r3, [r7, #8]
}
 8007c70:	bf00      	nop
 8007c72:	e7fe      	b.n	8007c72 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007c74:	f000 f884 	bl	8007d80 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007c78:	2100      	movs	r1, #0
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 fb1e 	bl	80082bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007c80:	f000 f88c 	bl	8007d9c <xTaskResumeAll>
 8007c84:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d107      	bne.n	8007c9c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007c8c:	4b06      	ldr	r3, [pc, #24]	; (8007ca8 <vTaskDelay+0x64>)
 8007c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c92:	601a      	str	r2, [r3, #0]
 8007c94:	f3bf 8f4f 	dsb	sy
 8007c98:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c9c:	bf00      	nop
 8007c9e:	3710      	adds	r7, #16
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	200008ec 	.word	0x200008ec
 8007ca8:	e000ed04 	.word	0xe000ed04

08007cac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b08a      	sub	sp, #40	; 0x28
 8007cb0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007cba:	463a      	mov	r2, r7
 8007cbc:	1d39      	adds	r1, r7, #4
 8007cbe:	f107 0308 	add.w	r3, r7, #8
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7f9 f884 	bl	8000dd0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007cc8:	6839      	ldr	r1, [r7, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	9202      	str	r2, [sp, #8]
 8007cd0:	9301      	str	r3, [sp, #4]
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	9300      	str	r3, [sp, #0]
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	460a      	mov	r2, r1
 8007cda:	4921      	ldr	r1, [pc, #132]	; (8007d60 <vTaskStartScheduler+0xb4>)
 8007cdc:	4821      	ldr	r0, [pc, #132]	; (8007d64 <vTaskStartScheduler+0xb8>)
 8007cde:	f7ff fe06 	bl	80078ee <xTaskCreateStatic>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	4a20      	ldr	r2, [pc, #128]	; (8007d68 <vTaskStartScheduler+0xbc>)
 8007ce6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007ce8:	4b1f      	ldr	r3, [pc, #124]	; (8007d68 <vTaskStartScheduler+0xbc>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d002      	beq.n	8007cf6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	617b      	str	r3, [r7, #20]
 8007cf4:	e001      	b.n	8007cfa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d11b      	bne.n	8007d38 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d04:	f383 8811 	msr	BASEPRI, r3
 8007d08:	f3bf 8f6f 	isb	sy
 8007d0c:	f3bf 8f4f 	dsb	sy
 8007d10:	613b      	str	r3, [r7, #16]
}
 8007d12:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007d14:	4b15      	ldr	r3, [pc, #84]	; (8007d6c <vTaskStartScheduler+0xc0>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	334c      	adds	r3, #76	; 0x4c
 8007d1a:	4a15      	ldr	r2, [pc, #84]	; (8007d70 <vTaskStartScheduler+0xc4>)
 8007d1c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007d1e:	4b15      	ldr	r3, [pc, #84]	; (8007d74 <vTaskStartScheduler+0xc8>)
 8007d20:	f04f 32ff 	mov.w	r2, #4294967295
 8007d24:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007d26:	4b14      	ldr	r3, [pc, #80]	; (8007d78 <vTaskStartScheduler+0xcc>)
 8007d28:	2201      	movs	r2, #1
 8007d2a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007d2c:	4b13      	ldr	r3, [pc, #76]	; (8007d7c <vTaskStartScheduler+0xd0>)
 8007d2e:	2200      	movs	r2, #0
 8007d30:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007d32:	f000 fbb5 	bl	80084a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007d36:	e00e      	b.n	8007d56 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d3e:	d10a      	bne.n	8007d56 <vTaskStartScheduler+0xaa>
	__asm volatile
 8007d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d44:	f383 8811 	msr	BASEPRI, r3
 8007d48:	f3bf 8f6f 	isb	sy
 8007d4c:	f3bf 8f4f 	dsb	sy
 8007d50:	60fb      	str	r3, [r7, #12]
}
 8007d52:	bf00      	nop
 8007d54:	e7fe      	b.n	8007d54 <vTaskStartScheduler+0xa8>
}
 8007d56:	bf00      	nop
 8007d58:	3718      	adds	r7, #24
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	08008e18 	.word	0x08008e18
 8007d64:	08008109 	.word	0x08008109
 8007d68:	200008e8 	.word	0x200008e8
 8007d6c:	200007c4 	.word	0x200007c4
 8007d70:	20000064 	.word	0x20000064
 8007d74:	200008e4 	.word	0x200008e4
 8007d78:	200008d0 	.word	0x200008d0
 8007d7c:	200008c8 	.word	0x200008c8

08007d80 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007d80:	b480      	push	{r7}
 8007d82:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007d84:	4b04      	ldr	r3, [pc, #16]	; (8007d98 <vTaskSuspendAll+0x18>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	4a03      	ldr	r2, [pc, #12]	; (8007d98 <vTaskSuspendAll+0x18>)
 8007d8c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007d8e:	bf00      	nop
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr
 8007d98:	200008ec 	.word	0x200008ec

08007d9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007da2:	2300      	movs	r3, #0
 8007da4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007da6:	2300      	movs	r3, #0
 8007da8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007daa:	4b41      	ldr	r3, [pc, #260]	; (8007eb0 <xTaskResumeAll+0x114>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d10a      	bne.n	8007dc8 <xTaskResumeAll+0x2c>
	__asm volatile
 8007db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db6:	f383 8811 	msr	BASEPRI, r3
 8007dba:	f3bf 8f6f 	isb	sy
 8007dbe:	f3bf 8f4f 	dsb	sy
 8007dc2:	603b      	str	r3, [r7, #0]
}
 8007dc4:	bf00      	nop
 8007dc6:	e7fe      	b.n	8007dc6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007dc8:	f000 fc0c 	bl	80085e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007dcc:	4b38      	ldr	r3, [pc, #224]	; (8007eb0 <xTaskResumeAll+0x114>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	3b01      	subs	r3, #1
 8007dd2:	4a37      	ldr	r2, [pc, #220]	; (8007eb0 <xTaskResumeAll+0x114>)
 8007dd4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007dd6:	4b36      	ldr	r3, [pc, #216]	; (8007eb0 <xTaskResumeAll+0x114>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d161      	bne.n	8007ea2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007dde:	4b35      	ldr	r3, [pc, #212]	; (8007eb4 <xTaskResumeAll+0x118>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d05d      	beq.n	8007ea2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007de6:	e02e      	b.n	8007e46 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007de8:	4b33      	ldr	r3, [pc, #204]	; (8007eb8 <xTaskResumeAll+0x11c>)
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	68db      	ldr	r3, [r3, #12]
 8007dee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	3318      	adds	r3, #24
 8007df4:	4618      	mov	r0, r3
 8007df6:	f7ff fd50 	bl	800789a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	3304      	adds	r3, #4
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7ff fd4b 	bl	800789a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e08:	2201      	movs	r2, #1
 8007e0a:	409a      	lsls	r2, r3
 8007e0c:	4b2b      	ldr	r3, [pc, #172]	; (8007ebc <xTaskResumeAll+0x120>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4313      	orrs	r3, r2
 8007e12:	4a2a      	ldr	r2, [pc, #168]	; (8007ebc <xTaskResumeAll+0x120>)
 8007e14:	6013      	str	r3, [r2, #0]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e1a:	4613      	mov	r3, r2
 8007e1c:	009b      	lsls	r3, r3, #2
 8007e1e:	4413      	add	r3, r2
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	4a27      	ldr	r2, [pc, #156]	; (8007ec0 <xTaskResumeAll+0x124>)
 8007e24:	441a      	add	r2, r3
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	3304      	adds	r3, #4
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	4610      	mov	r0, r2
 8007e2e:	f7ff fcd7 	bl	80077e0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e36:	4b23      	ldr	r3, [pc, #140]	; (8007ec4 <xTaskResumeAll+0x128>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d302      	bcc.n	8007e46 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007e40:	4b21      	ldr	r3, [pc, #132]	; (8007ec8 <xTaskResumeAll+0x12c>)
 8007e42:	2201      	movs	r2, #1
 8007e44:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e46:	4b1c      	ldr	r3, [pc, #112]	; (8007eb8 <xTaskResumeAll+0x11c>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d1cc      	bne.n	8007de8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d001      	beq.n	8007e58 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007e54:	f000 fa12 	bl	800827c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007e58:	4b1c      	ldr	r3, [pc, #112]	; (8007ecc <xTaskResumeAll+0x130>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d010      	beq.n	8007e86 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007e64:	f000 f836 	bl	8007ed4 <xTaskIncrementTick>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d002      	beq.n	8007e74 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007e6e:	4b16      	ldr	r3, [pc, #88]	; (8007ec8 <xTaskResumeAll+0x12c>)
 8007e70:	2201      	movs	r2, #1
 8007e72:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	3b01      	subs	r3, #1
 8007e78:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d1f1      	bne.n	8007e64 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007e80:	4b12      	ldr	r3, [pc, #72]	; (8007ecc <xTaskResumeAll+0x130>)
 8007e82:	2200      	movs	r2, #0
 8007e84:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007e86:	4b10      	ldr	r3, [pc, #64]	; (8007ec8 <xTaskResumeAll+0x12c>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d009      	beq.n	8007ea2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007e92:	4b0f      	ldr	r3, [pc, #60]	; (8007ed0 <xTaskResumeAll+0x134>)
 8007e94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e98:	601a      	str	r2, [r3, #0]
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ea2:	f000 fbcf 	bl	8008644 <vPortExitCritical>

	return xAlreadyYielded;
 8007ea6:	68bb      	ldr	r3, [r7, #8]
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3710      	adds	r7, #16
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}
 8007eb0:	200008ec 	.word	0x200008ec
 8007eb4:	200008c4 	.word	0x200008c4
 8007eb8:	20000884 	.word	0x20000884
 8007ebc:	200008cc 	.word	0x200008cc
 8007ec0:	200007c8 	.word	0x200007c8
 8007ec4:	200007c4 	.word	0x200007c4
 8007ec8:	200008d8 	.word	0x200008d8
 8007ecc:	200008d4 	.word	0x200008d4
 8007ed0:	e000ed04 	.word	0xe000ed04

08007ed4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b086      	sub	sp, #24
 8007ed8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007eda:	2300      	movs	r3, #0
 8007edc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ede:	4b4e      	ldr	r3, [pc, #312]	; (8008018 <xTaskIncrementTick+0x144>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f040 808e 	bne.w	8008004 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ee8:	4b4c      	ldr	r3, [pc, #304]	; (800801c <xTaskIncrementTick+0x148>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	3301      	adds	r3, #1
 8007eee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007ef0:	4a4a      	ldr	r2, [pc, #296]	; (800801c <xTaskIncrementTick+0x148>)
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d120      	bne.n	8007f3e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007efc:	4b48      	ldr	r3, [pc, #288]	; (8008020 <xTaskIncrementTick+0x14c>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d00a      	beq.n	8007f1c <xTaskIncrementTick+0x48>
	__asm volatile
 8007f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f0a:	f383 8811 	msr	BASEPRI, r3
 8007f0e:	f3bf 8f6f 	isb	sy
 8007f12:	f3bf 8f4f 	dsb	sy
 8007f16:	603b      	str	r3, [r7, #0]
}
 8007f18:	bf00      	nop
 8007f1a:	e7fe      	b.n	8007f1a <xTaskIncrementTick+0x46>
 8007f1c:	4b40      	ldr	r3, [pc, #256]	; (8008020 <xTaskIncrementTick+0x14c>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	60fb      	str	r3, [r7, #12]
 8007f22:	4b40      	ldr	r3, [pc, #256]	; (8008024 <xTaskIncrementTick+0x150>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a3e      	ldr	r2, [pc, #248]	; (8008020 <xTaskIncrementTick+0x14c>)
 8007f28:	6013      	str	r3, [r2, #0]
 8007f2a:	4a3e      	ldr	r2, [pc, #248]	; (8008024 <xTaskIncrementTick+0x150>)
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6013      	str	r3, [r2, #0]
 8007f30:	4b3d      	ldr	r3, [pc, #244]	; (8008028 <xTaskIncrementTick+0x154>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	3301      	adds	r3, #1
 8007f36:	4a3c      	ldr	r2, [pc, #240]	; (8008028 <xTaskIncrementTick+0x154>)
 8007f38:	6013      	str	r3, [r2, #0]
 8007f3a:	f000 f99f 	bl	800827c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007f3e:	4b3b      	ldr	r3, [pc, #236]	; (800802c <xTaskIncrementTick+0x158>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	693a      	ldr	r2, [r7, #16]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d348      	bcc.n	8007fda <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f48:	4b35      	ldr	r3, [pc, #212]	; (8008020 <xTaskIncrementTick+0x14c>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d104      	bne.n	8007f5c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f52:	4b36      	ldr	r3, [pc, #216]	; (800802c <xTaskIncrementTick+0x158>)
 8007f54:	f04f 32ff 	mov.w	r2, #4294967295
 8007f58:	601a      	str	r2, [r3, #0]
					break;
 8007f5a:	e03e      	b.n	8007fda <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f5c:	4b30      	ldr	r3, [pc, #192]	; (8008020 <xTaskIncrementTick+0x14c>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007f6c:	693a      	ldr	r2, [r7, #16]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d203      	bcs.n	8007f7c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007f74:	4a2d      	ldr	r2, [pc, #180]	; (800802c <xTaskIncrementTick+0x158>)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f7a:	e02e      	b.n	8007fda <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	3304      	adds	r3, #4
 8007f80:	4618      	mov	r0, r3
 8007f82:	f7ff fc8a 	bl	800789a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d004      	beq.n	8007f98 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	3318      	adds	r3, #24
 8007f92:	4618      	mov	r0, r3
 8007f94:	f7ff fc81 	bl	800789a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	409a      	lsls	r2, r3
 8007fa0:	4b23      	ldr	r3, [pc, #140]	; (8008030 <xTaskIncrementTick+0x15c>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	4a22      	ldr	r2, [pc, #136]	; (8008030 <xTaskIncrementTick+0x15c>)
 8007fa8:	6013      	str	r3, [r2, #0]
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fae:	4613      	mov	r3, r2
 8007fb0:	009b      	lsls	r3, r3, #2
 8007fb2:	4413      	add	r3, r2
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	4a1f      	ldr	r2, [pc, #124]	; (8008034 <xTaskIncrementTick+0x160>)
 8007fb8:	441a      	add	r2, r3
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	3304      	adds	r3, #4
 8007fbe:	4619      	mov	r1, r3
 8007fc0:	4610      	mov	r0, r2
 8007fc2:	f7ff fc0d 	bl	80077e0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fca:	4b1b      	ldr	r3, [pc, #108]	; (8008038 <xTaskIncrementTick+0x164>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d3b9      	bcc.n	8007f48 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fd8:	e7b6      	b.n	8007f48 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007fda:	4b17      	ldr	r3, [pc, #92]	; (8008038 <xTaskIncrementTick+0x164>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fe0:	4914      	ldr	r1, [pc, #80]	; (8008034 <xTaskIncrementTick+0x160>)
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4413      	add	r3, r2
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	440b      	add	r3, r1
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d901      	bls.n	8007ff6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007ff6:	4b11      	ldr	r3, [pc, #68]	; (800803c <xTaskIncrementTick+0x168>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d007      	beq.n	800800e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007ffe:	2301      	movs	r3, #1
 8008000:	617b      	str	r3, [r7, #20]
 8008002:	e004      	b.n	800800e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008004:	4b0e      	ldr	r3, [pc, #56]	; (8008040 <xTaskIncrementTick+0x16c>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	3301      	adds	r3, #1
 800800a:	4a0d      	ldr	r2, [pc, #52]	; (8008040 <xTaskIncrementTick+0x16c>)
 800800c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800800e:	697b      	ldr	r3, [r7, #20]
}
 8008010:	4618      	mov	r0, r3
 8008012:	3718      	adds	r7, #24
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}
 8008018:	200008ec 	.word	0x200008ec
 800801c:	200008c8 	.word	0x200008c8
 8008020:	2000087c 	.word	0x2000087c
 8008024:	20000880 	.word	0x20000880
 8008028:	200008dc 	.word	0x200008dc
 800802c:	200008e4 	.word	0x200008e4
 8008030:	200008cc 	.word	0x200008cc
 8008034:	200007c8 	.word	0x200007c8
 8008038:	200007c4 	.word	0x200007c4
 800803c:	200008d8 	.word	0x200008d8
 8008040:	200008d4 	.word	0x200008d4

08008044 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008044:	b480      	push	{r7}
 8008046:	b087      	sub	sp, #28
 8008048:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800804a:	4b29      	ldr	r3, [pc, #164]	; (80080f0 <vTaskSwitchContext+0xac>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d003      	beq.n	800805a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008052:	4b28      	ldr	r3, [pc, #160]	; (80080f4 <vTaskSwitchContext+0xb0>)
 8008054:	2201      	movs	r2, #1
 8008056:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008058:	e044      	b.n	80080e4 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800805a:	4b26      	ldr	r3, [pc, #152]	; (80080f4 <vTaskSwitchContext+0xb0>)
 800805c:	2200      	movs	r2, #0
 800805e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008060:	4b25      	ldr	r3, [pc, #148]	; (80080f8 <vTaskSwitchContext+0xb4>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	fab3 f383 	clz	r3, r3
 800806c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800806e:	7afb      	ldrb	r3, [r7, #11]
 8008070:	f1c3 031f 	rsb	r3, r3, #31
 8008074:	617b      	str	r3, [r7, #20]
 8008076:	4921      	ldr	r1, [pc, #132]	; (80080fc <vTaskSwitchContext+0xb8>)
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	4613      	mov	r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	4413      	add	r3, r2
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	440b      	add	r3, r1
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d10a      	bne.n	80080a0 <vTaskSwitchContext+0x5c>
	__asm volatile
 800808a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800808e:	f383 8811 	msr	BASEPRI, r3
 8008092:	f3bf 8f6f 	isb	sy
 8008096:	f3bf 8f4f 	dsb	sy
 800809a:	607b      	str	r3, [r7, #4]
}
 800809c:	bf00      	nop
 800809e:	e7fe      	b.n	800809e <vTaskSwitchContext+0x5a>
 80080a0:	697a      	ldr	r2, [r7, #20]
 80080a2:	4613      	mov	r3, r2
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	4413      	add	r3, r2
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	4a14      	ldr	r2, [pc, #80]	; (80080fc <vTaskSwitchContext+0xb8>)
 80080ac:	4413      	add	r3, r2
 80080ae:	613b      	str	r3, [r7, #16]
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	685a      	ldr	r2, [r3, #4]
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	605a      	str	r2, [r3, #4]
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	685a      	ldr	r2, [r3, #4]
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	3308      	adds	r3, #8
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d104      	bne.n	80080d0 <vTaskSwitchContext+0x8c>
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	685a      	ldr	r2, [r3, #4]
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	605a      	str	r2, [r3, #4]
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	4a0a      	ldr	r2, [pc, #40]	; (8008100 <vTaskSwitchContext+0xbc>)
 80080d8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80080da:	4b09      	ldr	r3, [pc, #36]	; (8008100 <vTaskSwitchContext+0xbc>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	334c      	adds	r3, #76	; 0x4c
 80080e0:	4a08      	ldr	r2, [pc, #32]	; (8008104 <vTaskSwitchContext+0xc0>)
 80080e2:	6013      	str	r3, [r2, #0]
}
 80080e4:	bf00      	nop
 80080e6:	371c      	adds	r7, #28
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr
 80080f0:	200008ec 	.word	0x200008ec
 80080f4:	200008d8 	.word	0x200008d8
 80080f8:	200008cc 	.word	0x200008cc
 80080fc:	200007c8 	.word	0x200007c8
 8008100:	200007c4 	.word	0x200007c4
 8008104:	20000064 	.word	0x20000064

08008108 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b082      	sub	sp, #8
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008110:	f000 f852 	bl	80081b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008114:	4b06      	ldr	r3, [pc, #24]	; (8008130 <prvIdleTask+0x28>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2b01      	cmp	r3, #1
 800811a:	d9f9      	bls.n	8008110 <prvIdleTask+0x8>
			{
				taskYIELD();
 800811c:	4b05      	ldr	r3, [pc, #20]	; (8008134 <prvIdleTask+0x2c>)
 800811e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008122:	601a      	str	r2, [r3, #0]
 8008124:	f3bf 8f4f 	dsb	sy
 8008128:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800812c:	e7f0      	b.n	8008110 <prvIdleTask+0x8>
 800812e:	bf00      	nop
 8008130:	200007c8 	.word	0x200007c8
 8008134:	e000ed04 	.word	0xe000ed04

08008138 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b082      	sub	sp, #8
 800813c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800813e:	2300      	movs	r3, #0
 8008140:	607b      	str	r3, [r7, #4]
 8008142:	e00c      	b.n	800815e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	4613      	mov	r3, r2
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	4413      	add	r3, r2
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	4a12      	ldr	r2, [pc, #72]	; (8008198 <prvInitialiseTaskLists+0x60>)
 8008150:	4413      	add	r3, r2
 8008152:	4618      	mov	r0, r3
 8008154:	f7ff fb17 	bl	8007786 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	3301      	adds	r3, #1
 800815c:	607b      	str	r3, [r7, #4]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2b06      	cmp	r3, #6
 8008162:	d9ef      	bls.n	8008144 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008164:	480d      	ldr	r0, [pc, #52]	; (800819c <prvInitialiseTaskLists+0x64>)
 8008166:	f7ff fb0e 	bl	8007786 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800816a:	480d      	ldr	r0, [pc, #52]	; (80081a0 <prvInitialiseTaskLists+0x68>)
 800816c:	f7ff fb0b 	bl	8007786 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008170:	480c      	ldr	r0, [pc, #48]	; (80081a4 <prvInitialiseTaskLists+0x6c>)
 8008172:	f7ff fb08 	bl	8007786 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008176:	480c      	ldr	r0, [pc, #48]	; (80081a8 <prvInitialiseTaskLists+0x70>)
 8008178:	f7ff fb05 	bl	8007786 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800817c:	480b      	ldr	r0, [pc, #44]	; (80081ac <prvInitialiseTaskLists+0x74>)
 800817e:	f7ff fb02 	bl	8007786 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008182:	4b0b      	ldr	r3, [pc, #44]	; (80081b0 <prvInitialiseTaskLists+0x78>)
 8008184:	4a05      	ldr	r2, [pc, #20]	; (800819c <prvInitialiseTaskLists+0x64>)
 8008186:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008188:	4b0a      	ldr	r3, [pc, #40]	; (80081b4 <prvInitialiseTaskLists+0x7c>)
 800818a:	4a05      	ldr	r2, [pc, #20]	; (80081a0 <prvInitialiseTaskLists+0x68>)
 800818c:	601a      	str	r2, [r3, #0]
}
 800818e:	bf00      	nop
 8008190:	3708      	adds	r7, #8
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
 8008196:	bf00      	nop
 8008198:	200007c8 	.word	0x200007c8
 800819c:	20000854 	.word	0x20000854
 80081a0:	20000868 	.word	0x20000868
 80081a4:	20000884 	.word	0x20000884
 80081a8:	20000898 	.word	0x20000898
 80081ac:	200008b0 	.word	0x200008b0
 80081b0:	2000087c 	.word	0x2000087c
 80081b4:	20000880 	.word	0x20000880

080081b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b082      	sub	sp, #8
 80081bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80081be:	e019      	b.n	80081f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80081c0:	f000 fa10 	bl	80085e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081c4:	4b10      	ldr	r3, [pc, #64]	; (8008208 <prvCheckTasksWaitingTermination+0x50>)
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	68db      	ldr	r3, [r3, #12]
 80081ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	3304      	adds	r3, #4
 80081d0:	4618      	mov	r0, r3
 80081d2:	f7ff fb62 	bl	800789a <uxListRemove>
				--uxCurrentNumberOfTasks;
 80081d6:	4b0d      	ldr	r3, [pc, #52]	; (800820c <prvCheckTasksWaitingTermination+0x54>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	3b01      	subs	r3, #1
 80081dc:	4a0b      	ldr	r2, [pc, #44]	; (800820c <prvCheckTasksWaitingTermination+0x54>)
 80081de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80081e0:	4b0b      	ldr	r3, [pc, #44]	; (8008210 <prvCheckTasksWaitingTermination+0x58>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	3b01      	subs	r3, #1
 80081e6:	4a0a      	ldr	r2, [pc, #40]	; (8008210 <prvCheckTasksWaitingTermination+0x58>)
 80081e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80081ea:	f000 fa2b 	bl	8008644 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f000 f810 	bl	8008214 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80081f4:	4b06      	ldr	r3, [pc, #24]	; (8008210 <prvCheckTasksWaitingTermination+0x58>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1e1      	bne.n	80081c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80081fc:	bf00      	nop
 80081fe:	bf00      	nop
 8008200:	3708      	adds	r7, #8
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	20000898 	.word	0x20000898
 800820c:	200008c4 	.word	0x200008c4
 8008210:	200008ac 	.word	0x200008ac

08008214 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	334c      	adds	r3, #76	; 0x4c
 8008220:	4618      	mov	r0, r3
 8008222:	f000 fce7 	bl	8008bf4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800822c:	2b00      	cmp	r3, #0
 800822e:	d108      	bne.n	8008242 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008234:	4618      	mov	r0, r3
 8008236:	f000 fb83 	bl	8008940 <vPortFree>
				vPortFree( pxTCB );
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 fb80 	bl	8008940 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008240:	e018      	b.n	8008274 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008248:	2b01      	cmp	r3, #1
 800824a:	d103      	bne.n	8008254 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f000 fb77 	bl	8008940 <vPortFree>
	}
 8008252:	e00f      	b.n	8008274 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800825a:	2b02      	cmp	r3, #2
 800825c:	d00a      	beq.n	8008274 <prvDeleteTCB+0x60>
	__asm volatile
 800825e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	60fb      	str	r3, [r7, #12]
}
 8008270:	bf00      	nop
 8008272:	e7fe      	b.n	8008272 <prvDeleteTCB+0x5e>
	}
 8008274:	bf00      	nop
 8008276:	3710      	adds	r7, #16
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800827c:	b480      	push	{r7}
 800827e:	b083      	sub	sp, #12
 8008280:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008282:	4b0c      	ldr	r3, [pc, #48]	; (80082b4 <prvResetNextTaskUnblockTime+0x38>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d104      	bne.n	8008296 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800828c:	4b0a      	ldr	r3, [pc, #40]	; (80082b8 <prvResetNextTaskUnblockTime+0x3c>)
 800828e:	f04f 32ff 	mov.w	r2, #4294967295
 8008292:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008294:	e008      	b.n	80082a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008296:	4b07      	ldr	r3, [pc, #28]	; (80082b4 <prvResetNextTaskUnblockTime+0x38>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	4a04      	ldr	r2, [pc, #16]	; (80082b8 <prvResetNextTaskUnblockTime+0x3c>)
 80082a6:	6013      	str	r3, [r2, #0]
}
 80082a8:	bf00      	nop
 80082aa:	370c      	adds	r7, #12
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr
 80082b4:	2000087c 	.word	0x2000087c
 80082b8:	200008e4 	.word	0x200008e4

080082bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80082c6:	4b29      	ldr	r3, [pc, #164]	; (800836c <prvAddCurrentTaskToDelayedList+0xb0>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082cc:	4b28      	ldr	r3, [pc, #160]	; (8008370 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	3304      	adds	r3, #4
 80082d2:	4618      	mov	r0, r3
 80082d4:	f7ff fae1 	bl	800789a <uxListRemove>
 80082d8:	4603      	mov	r3, r0
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d10b      	bne.n	80082f6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80082de:	4b24      	ldr	r3, [pc, #144]	; (8008370 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082e4:	2201      	movs	r2, #1
 80082e6:	fa02 f303 	lsl.w	r3, r2, r3
 80082ea:	43da      	mvns	r2, r3
 80082ec:	4b21      	ldr	r3, [pc, #132]	; (8008374 <prvAddCurrentTaskToDelayedList+0xb8>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4013      	ands	r3, r2
 80082f2:	4a20      	ldr	r2, [pc, #128]	; (8008374 <prvAddCurrentTaskToDelayedList+0xb8>)
 80082f4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082fc:	d10a      	bne.n	8008314 <prvAddCurrentTaskToDelayedList+0x58>
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d007      	beq.n	8008314 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008304:	4b1a      	ldr	r3, [pc, #104]	; (8008370 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	3304      	adds	r3, #4
 800830a:	4619      	mov	r1, r3
 800830c:	481a      	ldr	r0, [pc, #104]	; (8008378 <prvAddCurrentTaskToDelayedList+0xbc>)
 800830e:	f7ff fa67 	bl	80077e0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008312:	e026      	b.n	8008362 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	4413      	add	r3, r2
 800831a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800831c:	4b14      	ldr	r3, [pc, #80]	; (8008370 <prvAddCurrentTaskToDelayedList+0xb4>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	68ba      	ldr	r2, [r7, #8]
 8008322:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008324:	68ba      	ldr	r2, [r7, #8]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	429a      	cmp	r2, r3
 800832a:	d209      	bcs.n	8008340 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800832c:	4b13      	ldr	r3, [pc, #76]	; (800837c <prvAddCurrentTaskToDelayedList+0xc0>)
 800832e:	681a      	ldr	r2, [r3, #0]
 8008330:	4b0f      	ldr	r3, [pc, #60]	; (8008370 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	3304      	adds	r3, #4
 8008336:	4619      	mov	r1, r3
 8008338:	4610      	mov	r0, r2
 800833a:	f7ff fa75 	bl	8007828 <vListInsert>
}
 800833e:	e010      	b.n	8008362 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008340:	4b0f      	ldr	r3, [pc, #60]	; (8008380 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	4b0a      	ldr	r3, [pc, #40]	; (8008370 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	3304      	adds	r3, #4
 800834a:	4619      	mov	r1, r3
 800834c:	4610      	mov	r0, r2
 800834e:	f7ff fa6b 	bl	8007828 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008352:	4b0c      	ldr	r3, [pc, #48]	; (8008384 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	68ba      	ldr	r2, [r7, #8]
 8008358:	429a      	cmp	r2, r3
 800835a:	d202      	bcs.n	8008362 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800835c:	4a09      	ldr	r2, [pc, #36]	; (8008384 <prvAddCurrentTaskToDelayedList+0xc8>)
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	6013      	str	r3, [r2, #0]
}
 8008362:	bf00      	nop
 8008364:	3710      	adds	r7, #16
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}
 800836a:	bf00      	nop
 800836c:	200008c8 	.word	0x200008c8
 8008370:	200007c4 	.word	0x200007c4
 8008374:	200008cc 	.word	0x200008cc
 8008378:	200008b0 	.word	0x200008b0
 800837c:	20000880 	.word	0x20000880
 8008380:	2000087c 	.word	0x2000087c
 8008384:	200008e4 	.word	0x200008e4

08008388 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
 800838e:	60f8      	str	r0, [r7, #12]
 8008390:	60b9      	str	r1, [r7, #8]
 8008392:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	3b04      	subs	r3, #4
 8008398:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80083a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	3b04      	subs	r3, #4
 80083a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	f023 0201 	bic.w	r2, r3, #1
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	3b04      	subs	r3, #4
 80083b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80083b8:	4a0c      	ldr	r2, [pc, #48]	; (80083ec <pxPortInitialiseStack+0x64>)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	3b14      	subs	r3, #20
 80083c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	3b04      	subs	r3, #4
 80083ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f06f 0202 	mvn.w	r2, #2
 80083d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	3b20      	subs	r3, #32
 80083dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80083de:	68fb      	ldr	r3, [r7, #12]
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3714      	adds	r7, #20
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr
 80083ec:	080083f1 	.word	0x080083f1

080083f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80083f0:	b480      	push	{r7}
 80083f2:	b085      	sub	sp, #20
 80083f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80083f6:	2300      	movs	r3, #0
 80083f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80083fa:	4b12      	ldr	r3, [pc, #72]	; (8008444 <prvTaskExitError+0x54>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008402:	d00a      	beq.n	800841a <prvTaskExitError+0x2a>
	__asm volatile
 8008404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008408:	f383 8811 	msr	BASEPRI, r3
 800840c:	f3bf 8f6f 	isb	sy
 8008410:	f3bf 8f4f 	dsb	sy
 8008414:	60fb      	str	r3, [r7, #12]
}
 8008416:	bf00      	nop
 8008418:	e7fe      	b.n	8008418 <prvTaskExitError+0x28>
	__asm volatile
 800841a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841e:	f383 8811 	msr	BASEPRI, r3
 8008422:	f3bf 8f6f 	isb	sy
 8008426:	f3bf 8f4f 	dsb	sy
 800842a:	60bb      	str	r3, [r7, #8]
}
 800842c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800842e:	bf00      	nop
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d0fc      	beq.n	8008430 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008436:	bf00      	nop
 8008438:	bf00      	nop
 800843a:	3714      	adds	r7, #20
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr
 8008444:	20000060 	.word	0x20000060
	...

08008450 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008450:	4b07      	ldr	r3, [pc, #28]	; (8008470 <pxCurrentTCBConst2>)
 8008452:	6819      	ldr	r1, [r3, #0]
 8008454:	6808      	ldr	r0, [r1, #0]
 8008456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800845a:	f380 8809 	msr	PSP, r0
 800845e:	f3bf 8f6f 	isb	sy
 8008462:	f04f 0000 	mov.w	r0, #0
 8008466:	f380 8811 	msr	BASEPRI, r0
 800846a:	4770      	bx	lr
 800846c:	f3af 8000 	nop.w

08008470 <pxCurrentTCBConst2>:
 8008470:	200007c4 	.word	0x200007c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008474:	bf00      	nop
 8008476:	bf00      	nop

08008478 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008478:	4808      	ldr	r0, [pc, #32]	; (800849c <prvPortStartFirstTask+0x24>)
 800847a:	6800      	ldr	r0, [r0, #0]
 800847c:	6800      	ldr	r0, [r0, #0]
 800847e:	f380 8808 	msr	MSP, r0
 8008482:	f04f 0000 	mov.w	r0, #0
 8008486:	f380 8814 	msr	CONTROL, r0
 800848a:	b662      	cpsie	i
 800848c:	b661      	cpsie	f
 800848e:	f3bf 8f4f 	dsb	sy
 8008492:	f3bf 8f6f 	isb	sy
 8008496:	df00      	svc	0
 8008498:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800849a:	bf00      	nop
 800849c:	e000ed08 	.word	0xe000ed08

080084a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b086      	sub	sp, #24
 80084a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80084a6:	4b46      	ldr	r3, [pc, #280]	; (80085c0 <xPortStartScheduler+0x120>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a46      	ldr	r2, [pc, #280]	; (80085c4 <xPortStartScheduler+0x124>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d10a      	bne.n	80084c6 <xPortStartScheduler+0x26>
	__asm volatile
 80084b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b4:	f383 8811 	msr	BASEPRI, r3
 80084b8:	f3bf 8f6f 	isb	sy
 80084bc:	f3bf 8f4f 	dsb	sy
 80084c0:	613b      	str	r3, [r7, #16]
}
 80084c2:	bf00      	nop
 80084c4:	e7fe      	b.n	80084c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80084c6:	4b3e      	ldr	r3, [pc, #248]	; (80085c0 <xPortStartScheduler+0x120>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a3f      	ldr	r2, [pc, #252]	; (80085c8 <xPortStartScheduler+0x128>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d10a      	bne.n	80084e6 <xPortStartScheduler+0x46>
	__asm volatile
 80084d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084d4:	f383 8811 	msr	BASEPRI, r3
 80084d8:	f3bf 8f6f 	isb	sy
 80084dc:	f3bf 8f4f 	dsb	sy
 80084e0:	60fb      	str	r3, [r7, #12]
}
 80084e2:	bf00      	nop
 80084e4:	e7fe      	b.n	80084e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80084e6:	4b39      	ldr	r3, [pc, #228]	; (80085cc <xPortStartScheduler+0x12c>)
 80084e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	781b      	ldrb	r3, [r3, #0]
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	22ff      	movs	r2, #255	; 0xff
 80084f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008500:	78fb      	ldrb	r3, [r7, #3]
 8008502:	b2db      	uxtb	r3, r3
 8008504:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008508:	b2da      	uxtb	r2, r3
 800850a:	4b31      	ldr	r3, [pc, #196]	; (80085d0 <xPortStartScheduler+0x130>)
 800850c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800850e:	4b31      	ldr	r3, [pc, #196]	; (80085d4 <xPortStartScheduler+0x134>)
 8008510:	2207      	movs	r2, #7
 8008512:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008514:	e009      	b.n	800852a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008516:	4b2f      	ldr	r3, [pc, #188]	; (80085d4 <xPortStartScheduler+0x134>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	3b01      	subs	r3, #1
 800851c:	4a2d      	ldr	r2, [pc, #180]	; (80085d4 <xPortStartScheduler+0x134>)
 800851e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008520:	78fb      	ldrb	r3, [r7, #3]
 8008522:	b2db      	uxtb	r3, r3
 8008524:	005b      	lsls	r3, r3, #1
 8008526:	b2db      	uxtb	r3, r3
 8008528:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800852a:	78fb      	ldrb	r3, [r7, #3]
 800852c:	b2db      	uxtb	r3, r3
 800852e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008532:	2b80      	cmp	r3, #128	; 0x80
 8008534:	d0ef      	beq.n	8008516 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008536:	4b27      	ldr	r3, [pc, #156]	; (80085d4 <xPortStartScheduler+0x134>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f1c3 0307 	rsb	r3, r3, #7
 800853e:	2b04      	cmp	r3, #4
 8008540:	d00a      	beq.n	8008558 <xPortStartScheduler+0xb8>
	__asm volatile
 8008542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008546:	f383 8811 	msr	BASEPRI, r3
 800854a:	f3bf 8f6f 	isb	sy
 800854e:	f3bf 8f4f 	dsb	sy
 8008552:	60bb      	str	r3, [r7, #8]
}
 8008554:	bf00      	nop
 8008556:	e7fe      	b.n	8008556 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008558:	4b1e      	ldr	r3, [pc, #120]	; (80085d4 <xPortStartScheduler+0x134>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	021b      	lsls	r3, r3, #8
 800855e:	4a1d      	ldr	r2, [pc, #116]	; (80085d4 <xPortStartScheduler+0x134>)
 8008560:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008562:	4b1c      	ldr	r3, [pc, #112]	; (80085d4 <xPortStartScheduler+0x134>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800856a:	4a1a      	ldr	r2, [pc, #104]	; (80085d4 <xPortStartScheduler+0x134>)
 800856c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	b2da      	uxtb	r2, r3
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008576:	4b18      	ldr	r3, [pc, #96]	; (80085d8 <xPortStartScheduler+0x138>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a17      	ldr	r2, [pc, #92]	; (80085d8 <xPortStartScheduler+0x138>)
 800857c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008580:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008582:	4b15      	ldr	r3, [pc, #84]	; (80085d8 <xPortStartScheduler+0x138>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a14      	ldr	r2, [pc, #80]	; (80085d8 <xPortStartScheduler+0x138>)
 8008588:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800858c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800858e:	f000 f8dd 	bl	800874c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008592:	4b12      	ldr	r3, [pc, #72]	; (80085dc <xPortStartScheduler+0x13c>)
 8008594:	2200      	movs	r2, #0
 8008596:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008598:	f000 f8fc 	bl	8008794 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800859c:	4b10      	ldr	r3, [pc, #64]	; (80085e0 <xPortStartScheduler+0x140>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a0f      	ldr	r2, [pc, #60]	; (80085e0 <xPortStartScheduler+0x140>)
 80085a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80085a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80085a8:	f7ff ff66 	bl	8008478 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80085ac:	f7ff fd4a 	bl	8008044 <vTaskSwitchContext>
	prvTaskExitError();
 80085b0:	f7ff ff1e 	bl	80083f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3718      	adds	r7, #24
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
 80085be:	bf00      	nop
 80085c0:	e000ed00 	.word	0xe000ed00
 80085c4:	410fc271 	.word	0x410fc271
 80085c8:	410fc270 	.word	0x410fc270
 80085cc:	e000e400 	.word	0xe000e400
 80085d0:	200008f0 	.word	0x200008f0
 80085d4:	200008f4 	.word	0x200008f4
 80085d8:	e000ed20 	.word	0xe000ed20
 80085dc:	20000060 	.word	0x20000060
 80085e0:	e000ef34 	.word	0xe000ef34

080085e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
	__asm volatile
 80085ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ee:	f383 8811 	msr	BASEPRI, r3
 80085f2:	f3bf 8f6f 	isb	sy
 80085f6:	f3bf 8f4f 	dsb	sy
 80085fa:	607b      	str	r3, [r7, #4]
}
 80085fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80085fe:	4b0f      	ldr	r3, [pc, #60]	; (800863c <vPortEnterCritical+0x58>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	3301      	adds	r3, #1
 8008604:	4a0d      	ldr	r2, [pc, #52]	; (800863c <vPortEnterCritical+0x58>)
 8008606:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008608:	4b0c      	ldr	r3, [pc, #48]	; (800863c <vPortEnterCritical+0x58>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	2b01      	cmp	r3, #1
 800860e:	d10f      	bne.n	8008630 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008610:	4b0b      	ldr	r3, [pc, #44]	; (8008640 <vPortEnterCritical+0x5c>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	b2db      	uxtb	r3, r3
 8008616:	2b00      	cmp	r3, #0
 8008618:	d00a      	beq.n	8008630 <vPortEnterCritical+0x4c>
	__asm volatile
 800861a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800861e:	f383 8811 	msr	BASEPRI, r3
 8008622:	f3bf 8f6f 	isb	sy
 8008626:	f3bf 8f4f 	dsb	sy
 800862a:	603b      	str	r3, [r7, #0]
}
 800862c:	bf00      	nop
 800862e:	e7fe      	b.n	800862e <vPortEnterCritical+0x4a>
	}
}
 8008630:	bf00      	nop
 8008632:	370c      	adds	r7, #12
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr
 800863c:	20000060 	.word	0x20000060
 8008640:	e000ed04 	.word	0xe000ed04

08008644 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008644:	b480      	push	{r7}
 8008646:	b083      	sub	sp, #12
 8008648:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800864a:	4b12      	ldr	r3, [pc, #72]	; (8008694 <vPortExitCritical+0x50>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d10a      	bne.n	8008668 <vPortExitCritical+0x24>
	__asm volatile
 8008652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008656:	f383 8811 	msr	BASEPRI, r3
 800865a:	f3bf 8f6f 	isb	sy
 800865e:	f3bf 8f4f 	dsb	sy
 8008662:	607b      	str	r3, [r7, #4]
}
 8008664:	bf00      	nop
 8008666:	e7fe      	b.n	8008666 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008668:	4b0a      	ldr	r3, [pc, #40]	; (8008694 <vPortExitCritical+0x50>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	3b01      	subs	r3, #1
 800866e:	4a09      	ldr	r2, [pc, #36]	; (8008694 <vPortExitCritical+0x50>)
 8008670:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008672:	4b08      	ldr	r3, [pc, #32]	; (8008694 <vPortExitCritical+0x50>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d105      	bne.n	8008686 <vPortExitCritical+0x42>
 800867a:	2300      	movs	r3, #0
 800867c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008684:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008686:	bf00      	nop
 8008688:	370c      	adds	r7, #12
 800868a:	46bd      	mov	sp, r7
 800868c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008690:	4770      	bx	lr
 8008692:	bf00      	nop
 8008694:	20000060 	.word	0x20000060
	...

080086a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80086a0:	f3ef 8009 	mrs	r0, PSP
 80086a4:	f3bf 8f6f 	isb	sy
 80086a8:	4b15      	ldr	r3, [pc, #84]	; (8008700 <pxCurrentTCBConst>)
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	f01e 0f10 	tst.w	lr, #16
 80086b0:	bf08      	it	eq
 80086b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80086b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ba:	6010      	str	r0, [r2, #0]
 80086bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80086c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80086c4:	f380 8811 	msr	BASEPRI, r0
 80086c8:	f3bf 8f4f 	dsb	sy
 80086cc:	f3bf 8f6f 	isb	sy
 80086d0:	f7ff fcb8 	bl	8008044 <vTaskSwitchContext>
 80086d4:	f04f 0000 	mov.w	r0, #0
 80086d8:	f380 8811 	msr	BASEPRI, r0
 80086dc:	bc09      	pop	{r0, r3}
 80086de:	6819      	ldr	r1, [r3, #0]
 80086e0:	6808      	ldr	r0, [r1, #0]
 80086e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e6:	f01e 0f10 	tst.w	lr, #16
 80086ea:	bf08      	it	eq
 80086ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80086f0:	f380 8809 	msr	PSP, r0
 80086f4:	f3bf 8f6f 	isb	sy
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	f3af 8000 	nop.w

08008700 <pxCurrentTCBConst>:
 8008700:	200007c4 	.word	0x200007c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008704:	bf00      	nop
 8008706:	bf00      	nop

08008708 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b082      	sub	sp, #8
 800870c:	af00      	add	r7, sp, #0
	__asm volatile
 800870e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008712:	f383 8811 	msr	BASEPRI, r3
 8008716:	f3bf 8f6f 	isb	sy
 800871a:	f3bf 8f4f 	dsb	sy
 800871e:	607b      	str	r3, [r7, #4]
}
 8008720:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008722:	f7ff fbd7 	bl	8007ed4 <xTaskIncrementTick>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d003      	beq.n	8008734 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800872c:	4b06      	ldr	r3, [pc, #24]	; (8008748 <SysTick_Handler+0x40>)
 800872e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008732:	601a      	str	r2, [r3, #0]
 8008734:	2300      	movs	r3, #0
 8008736:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	f383 8811 	msr	BASEPRI, r3
}
 800873e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008740:	bf00      	nop
 8008742:	3708      	adds	r7, #8
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}
 8008748:	e000ed04 	.word	0xe000ed04

0800874c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800874c:	b480      	push	{r7}
 800874e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008750:	4b0b      	ldr	r3, [pc, #44]	; (8008780 <vPortSetupTimerInterrupt+0x34>)
 8008752:	2200      	movs	r2, #0
 8008754:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008756:	4b0b      	ldr	r3, [pc, #44]	; (8008784 <vPortSetupTimerInterrupt+0x38>)
 8008758:	2200      	movs	r2, #0
 800875a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800875c:	4b0a      	ldr	r3, [pc, #40]	; (8008788 <vPortSetupTimerInterrupt+0x3c>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a0a      	ldr	r2, [pc, #40]	; (800878c <vPortSetupTimerInterrupt+0x40>)
 8008762:	fba2 2303 	umull	r2, r3, r2, r3
 8008766:	099b      	lsrs	r3, r3, #6
 8008768:	4a09      	ldr	r2, [pc, #36]	; (8008790 <vPortSetupTimerInterrupt+0x44>)
 800876a:	3b01      	subs	r3, #1
 800876c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800876e:	4b04      	ldr	r3, [pc, #16]	; (8008780 <vPortSetupTimerInterrupt+0x34>)
 8008770:	2207      	movs	r2, #7
 8008772:	601a      	str	r2, [r3, #0]
}
 8008774:	bf00      	nop
 8008776:	46bd      	mov	sp, r7
 8008778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877c:	4770      	bx	lr
 800877e:	bf00      	nop
 8008780:	e000e010 	.word	0xe000e010
 8008784:	e000e018 	.word	0xe000e018
 8008788:	20000054 	.word	0x20000054
 800878c:	10624dd3 	.word	0x10624dd3
 8008790:	e000e014 	.word	0xe000e014

08008794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008794:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80087a4 <vPortEnableVFP+0x10>
 8008798:	6801      	ldr	r1, [r0, #0]
 800879a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800879e:	6001      	str	r1, [r0, #0]
 80087a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80087a2:	bf00      	nop
 80087a4:	e000ed88 	.word	0xe000ed88

080087a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b08a      	sub	sp, #40	; 0x28
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80087b0:	2300      	movs	r3, #0
 80087b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80087b4:	f7ff fae4 	bl	8007d80 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80087b8:	4b5b      	ldr	r3, [pc, #364]	; (8008928 <pvPortMalloc+0x180>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d101      	bne.n	80087c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80087c0:	f000 f920 	bl	8008a04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80087c4:	4b59      	ldr	r3, [pc, #356]	; (800892c <pvPortMalloc+0x184>)
 80087c6:	681a      	ldr	r2, [r3, #0]
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4013      	ands	r3, r2
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	f040 8093 	bne.w	80088f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d01d      	beq.n	8008814 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80087d8:	2208      	movs	r2, #8
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	4413      	add	r3, r2
 80087de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f003 0307 	and.w	r3, r3, #7
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d014      	beq.n	8008814 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f023 0307 	bic.w	r3, r3, #7
 80087f0:	3308      	adds	r3, #8
 80087f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f003 0307 	and.w	r3, r3, #7
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d00a      	beq.n	8008814 <pvPortMalloc+0x6c>
	__asm volatile
 80087fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008802:	f383 8811 	msr	BASEPRI, r3
 8008806:	f3bf 8f6f 	isb	sy
 800880a:	f3bf 8f4f 	dsb	sy
 800880e:	617b      	str	r3, [r7, #20]
}
 8008810:	bf00      	nop
 8008812:	e7fe      	b.n	8008812 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d06e      	beq.n	80088f8 <pvPortMalloc+0x150>
 800881a:	4b45      	ldr	r3, [pc, #276]	; (8008930 <pvPortMalloc+0x188>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	687a      	ldr	r2, [r7, #4]
 8008820:	429a      	cmp	r2, r3
 8008822:	d869      	bhi.n	80088f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008824:	4b43      	ldr	r3, [pc, #268]	; (8008934 <pvPortMalloc+0x18c>)
 8008826:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008828:	4b42      	ldr	r3, [pc, #264]	; (8008934 <pvPortMalloc+0x18c>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800882e:	e004      	b.n	800883a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008832:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800883a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	429a      	cmp	r2, r3
 8008842:	d903      	bls.n	800884c <pvPortMalloc+0xa4>
 8008844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d1f1      	bne.n	8008830 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800884c:	4b36      	ldr	r3, [pc, #216]	; (8008928 <pvPortMalloc+0x180>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008852:	429a      	cmp	r2, r3
 8008854:	d050      	beq.n	80088f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008856:	6a3b      	ldr	r3, [r7, #32]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2208      	movs	r2, #8
 800885c:	4413      	add	r3, r2
 800885e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	6a3b      	ldr	r3, [r7, #32]
 8008866:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886a:	685a      	ldr	r2, [r3, #4]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	1ad2      	subs	r2, r2, r3
 8008870:	2308      	movs	r3, #8
 8008872:	005b      	lsls	r3, r3, #1
 8008874:	429a      	cmp	r2, r3
 8008876:	d91f      	bls.n	80088b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	4413      	add	r3, r2
 800887e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008880:	69bb      	ldr	r3, [r7, #24]
 8008882:	f003 0307 	and.w	r3, r3, #7
 8008886:	2b00      	cmp	r3, #0
 8008888:	d00a      	beq.n	80088a0 <pvPortMalloc+0xf8>
	__asm volatile
 800888a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800888e:	f383 8811 	msr	BASEPRI, r3
 8008892:	f3bf 8f6f 	isb	sy
 8008896:	f3bf 8f4f 	dsb	sy
 800889a:	613b      	str	r3, [r7, #16]
}
 800889c:	bf00      	nop
 800889e:	e7fe      	b.n	800889e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80088a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a2:	685a      	ldr	r2, [r3, #4]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	1ad2      	subs	r2, r2, r3
 80088a8:	69bb      	ldr	r3, [r7, #24]
 80088aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80088ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80088b2:	69b8      	ldr	r0, [r7, #24]
 80088b4:	f000 f908 	bl	8008ac8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80088b8:	4b1d      	ldr	r3, [pc, #116]	; (8008930 <pvPortMalloc+0x188>)
 80088ba:	681a      	ldr	r2, [r3, #0]
 80088bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	1ad3      	subs	r3, r2, r3
 80088c2:	4a1b      	ldr	r2, [pc, #108]	; (8008930 <pvPortMalloc+0x188>)
 80088c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80088c6:	4b1a      	ldr	r3, [pc, #104]	; (8008930 <pvPortMalloc+0x188>)
 80088c8:	681a      	ldr	r2, [r3, #0]
 80088ca:	4b1b      	ldr	r3, [pc, #108]	; (8008938 <pvPortMalloc+0x190>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d203      	bcs.n	80088da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80088d2:	4b17      	ldr	r3, [pc, #92]	; (8008930 <pvPortMalloc+0x188>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a18      	ldr	r2, [pc, #96]	; (8008938 <pvPortMalloc+0x190>)
 80088d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80088da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088dc:	685a      	ldr	r2, [r3, #4]
 80088de:	4b13      	ldr	r3, [pc, #76]	; (800892c <pvPortMalloc+0x184>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	431a      	orrs	r2, r3
 80088e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80088e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ea:	2200      	movs	r2, #0
 80088ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80088ee:	4b13      	ldr	r3, [pc, #76]	; (800893c <pvPortMalloc+0x194>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	3301      	adds	r3, #1
 80088f4:	4a11      	ldr	r2, [pc, #68]	; (800893c <pvPortMalloc+0x194>)
 80088f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80088f8:	f7ff fa50 	bl	8007d9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80088fc:	69fb      	ldr	r3, [r7, #28]
 80088fe:	f003 0307 	and.w	r3, r3, #7
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00a      	beq.n	800891c <pvPortMalloc+0x174>
	__asm volatile
 8008906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800890a:	f383 8811 	msr	BASEPRI, r3
 800890e:	f3bf 8f6f 	isb	sy
 8008912:	f3bf 8f4f 	dsb	sy
 8008916:	60fb      	str	r3, [r7, #12]
}
 8008918:	bf00      	nop
 800891a:	e7fe      	b.n	800891a <pvPortMalloc+0x172>
	return pvReturn;
 800891c:	69fb      	ldr	r3, [r7, #28]
}
 800891e:	4618      	mov	r0, r3
 8008920:	3728      	adds	r7, #40	; 0x28
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
 8008926:	bf00      	nop
 8008928:	20004500 	.word	0x20004500
 800892c:	20004514 	.word	0x20004514
 8008930:	20004504 	.word	0x20004504
 8008934:	200044f8 	.word	0x200044f8
 8008938:	20004508 	.word	0x20004508
 800893c:	2000450c 	.word	0x2000450c

08008940 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b086      	sub	sp, #24
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d04d      	beq.n	80089ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008952:	2308      	movs	r3, #8
 8008954:	425b      	negs	r3, r3
 8008956:	697a      	ldr	r2, [r7, #20]
 8008958:	4413      	add	r3, r2
 800895a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	685a      	ldr	r2, [r3, #4]
 8008964:	4b24      	ldr	r3, [pc, #144]	; (80089f8 <vPortFree+0xb8>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4013      	ands	r3, r2
 800896a:	2b00      	cmp	r3, #0
 800896c:	d10a      	bne.n	8008984 <vPortFree+0x44>
	__asm volatile
 800896e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008972:	f383 8811 	msr	BASEPRI, r3
 8008976:	f3bf 8f6f 	isb	sy
 800897a:	f3bf 8f4f 	dsb	sy
 800897e:	60fb      	str	r3, [r7, #12]
}
 8008980:	bf00      	nop
 8008982:	e7fe      	b.n	8008982 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d00a      	beq.n	80089a2 <vPortFree+0x62>
	__asm volatile
 800898c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008990:	f383 8811 	msr	BASEPRI, r3
 8008994:	f3bf 8f6f 	isb	sy
 8008998:	f3bf 8f4f 	dsb	sy
 800899c:	60bb      	str	r3, [r7, #8]
}
 800899e:	bf00      	nop
 80089a0:	e7fe      	b.n	80089a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	685a      	ldr	r2, [r3, #4]
 80089a6:	4b14      	ldr	r3, [pc, #80]	; (80089f8 <vPortFree+0xb8>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4013      	ands	r3, r2
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d01e      	beq.n	80089ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d11a      	bne.n	80089ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	685a      	ldr	r2, [r3, #4]
 80089bc:	4b0e      	ldr	r3, [pc, #56]	; (80089f8 <vPortFree+0xb8>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	43db      	mvns	r3, r3
 80089c2:	401a      	ands	r2, r3
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80089c8:	f7ff f9da 	bl	8007d80 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	685a      	ldr	r2, [r3, #4]
 80089d0:	4b0a      	ldr	r3, [pc, #40]	; (80089fc <vPortFree+0xbc>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4413      	add	r3, r2
 80089d6:	4a09      	ldr	r2, [pc, #36]	; (80089fc <vPortFree+0xbc>)
 80089d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80089da:	6938      	ldr	r0, [r7, #16]
 80089dc:	f000 f874 	bl	8008ac8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80089e0:	4b07      	ldr	r3, [pc, #28]	; (8008a00 <vPortFree+0xc0>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	3301      	adds	r3, #1
 80089e6:	4a06      	ldr	r2, [pc, #24]	; (8008a00 <vPortFree+0xc0>)
 80089e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80089ea:	f7ff f9d7 	bl	8007d9c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80089ee:	bf00      	nop
 80089f0:	3718      	adds	r7, #24
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	20004514 	.word	0x20004514
 80089fc:	20004504 	.word	0x20004504
 8008a00:	20004510 	.word	0x20004510

08008a04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a04:	b480      	push	{r7}
 8008a06:	b085      	sub	sp, #20
 8008a08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008a0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a10:	4b27      	ldr	r3, [pc, #156]	; (8008ab0 <prvHeapInit+0xac>)
 8008a12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f003 0307 	and.w	r3, r3, #7
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00c      	beq.n	8008a38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	3307      	adds	r3, #7
 8008a22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f023 0307 	bic.w	r3, r3, #7
 8008a2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	4a1f      	ldr	r2, [pc, #124]	; (8008ab0 <prvHeapInit+0xac>)
 8008a34:	4413      	add	r3, r2
 8008a36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a3c:	4a1d      	ldr	r2, [pc, #116]	; (8008ab4 <prvHeapInit+0xb0>)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008a42:	4b1c      	ldr	r3, [pc, #112]	; (8008ab4 <prvHeapInit+0xb0>)
 8008a44:	2200      	movs	r2, #0
 8008a46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	68ba      	ldr	r2, [r7, #8]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008a50:	2208      	movs	r2, #8
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	1a9b      	subs	r3, r3, r2
 8008a56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f023 0307 	bic.w	r3, r3, #7
 8008a5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	4a15      	ldr	r2, [pc, #84]	; (8008ab8 <prvHeapInit+0xb4>)
 8008a64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008a66:	4b14      	ldr	r3, [pc, #80]	; (8008ab8 <prvHeapInit+0xb4>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008a6e:	4b12      	ldr	r3, [pc, #72]	; (8008ab8 <prvHeapInit+0xb4>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2200      	movs	r2, #0
 8008a74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	68fa      	ldr	r2, [r7, #12]
 8008a7e:	1ad2      	subs	r2, r2, r3
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008a84:	4b0c      	ldr	r3, [pc, #48]	; (8008ab8 <prvHeapInit+0xb4>)
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	4a0a      	ldr	r2, [pc, #40]	; (8008abc <prvHeapInit+0xb8>)
 8008a92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	4a09      	ldr	r2, [pc, #36]	; (8008ac0 <prvHeapInit+0xbc>)
 8008a9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008a9c:	4b09      	ldr	r3, [pc, #36]	; (8008ac4 <prvHeapInit+0xc0>)
 8008a9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008aa2:	601a      	str	r2, [r3, #0]
}
 8008aa4:	bf00      	nop
 8008aa6:	3714      	adds	r7, #20
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr
 8008ab0:	200008f8 	.word	0x200008f8
 8008ab4:	200044f8 	.word	0x200044f8
 8008ab8:	20004500 	.word	0x20004500
 8008abc:	20004508 	.word	0x20004508
 8008ac0:	20004504 	.word	0x20004504
 8008ac4:	20004514 	.word	0x20004514

08008ac8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b085      	sub	sp, #20
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008ad0:	4b28      	ldr	r3, [pc, #160]	; (8008b74 <prvInsertBlockIntoFreeList+0xac>)
 8008ad2:	60fb      	str	r3, [r7, #12]
 8008ad4:	e002      	b.n	8008adc <prvInsertBlockIntoFreeList+0x14>
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	60fb      	str	r3, [r7, #12]
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d8f7      	bhi.n	8008ad6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	68ba      	ldr	r2, [r7, #8]
 8008af0:	4413      	add	r3, r2
 8008af2:	687a      	ldr	r2, [r7, #4]
 8008af4:	429a      	cmp	r2, r3
 8008af6:	d108      	bne.n	8008b0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	685a      	ldr	r2, [r3, #4]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	441a      	add	r2, r3
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	68ba      	ldr	r2, [r7, #8]
 8008b14:	441a      	add	r2, r3
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d118      	bne.n	8008b50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	4b15      	ldr	r3, [pc, #84]	; (8008b78 <prvInsertBlockIntoFreeList+0xb0>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	429a      	cmp	r2, r3
 8008b28:	d00d      	beq.n	8008b46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	685a      	ldr	r2, [r3, #4]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	441a      	add	r2, r3
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	601a      	str	r2, [r3, #0]
 8008b44:	e008      	b.n	8008b58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008b46:	4b0c      	ldr	r3, [pc, #48]	; (8008b78 <prvInsertBlockIntoFreeList+0xb0>)
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	601a      	str	r2, [r3, #0]
 8008b4e:	e003      	b.n	8008b58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681a      	ldr	r2, [r3, #0]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008b58:	68fa      	ldr	r2, [r7, #12]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d002      	beq.n	8008b66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b66:	bf00      	nop
 8008b68:	3714      	adds	r7, #20
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b70:	4770      	bx	lr
 8008b72:	bf00      	nop
 8008b74:	200044f8 	.word	0x200044f8
 8008b78:	20004500 	.word	0x20004500

08008b7c <__libc_init_array>:
 8008b7c:	b570      	push	{r4, r5, r6, lr}
 8008b7e:	4d0d      	ldr	r5, [pc, #52]	; (8008bb4 <__libc_init_array+0x38>)
 8008b80:	4c0d      	ldr	r4, [pc, #52]	; (8008bb8 <__libc_init_array+0x3c>)
 8008b82:	1b64      	subs	r4, r4, r5
 8008b84:	10a4      	asrs	r4, r4, #2
 8008b86:	2600      	movs	r6, #0
 8008b88:	42a6      	cmp	r6, r4
 8008b8a:	d109      	bne.n	8008ba0 <__libc_init_array+0x24>
 8008b8c:	4d0b      	ldr	r5, [pc, #44]	; (8008bbc <__libc_init_array+0x40>)
 8008b8e:	4c0c      	ldr	r4, [pc, #48]	; (8008bc0 <__libc_init_array+0x44>)
 8008b90:	f000 f8e4 	bl	8008d5c <_init>
 8008b94:	1b64      	subs	r4, r4, r5
 8008b96:	10a4      	asrs	r4, r4, #2
 8008b98:	2600      	movs	r6, #0
 8008b9a:	42a6      	cmp	r6, r4
 8008b9c:	d105      	bne.n	8008baa <__libc_init_array+0x2e>
 8008b9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ba0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ba4:	4798      	blx	r3
 8008ba6:	3601      	adds	r6, #1
 8008ba8:	e7ee      	b.n	8008b88 <__libc_init_array+0xc>
 8008baa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bae:	4798      	blx	r3
 8008bb0:	3601      	adds	r6, #1
 8008bb2:	e7f2      	b.n	8008b9a <__libc_init_array+0x1e>
 8008bb4:	08008ea8 	.word	0x08008ea8
 8008bb8:	08008ea8 	.word	0x08008ea8
 8008bbc:	08008ea8 	.word	0x08008ea8
 8008bc0:	08008eac 	.word	0x08008eac

08008bc4 <__retarget_lock_acquire_recursive>:
 8008bc4:	4770      	bx	lr

08008bc6 <__retarget_lock_release_recursive>:
 8008bc6:	4770      	bx	lr

08008bc8 <memset>:
 8008bc8:	4402      	add	r2, r0
 8008bca:	4603      	mov	r3, r0
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d100      	bne.n	8008bd2 <memset+0xa>
 8008bd0:	4770      	bx	lr
 8008bd2:	f803 1b01 	strb.w	r1, [r3], #1
 8008bd6:	e7f9      	b.n	8008bcc <memset+0x4>

08008bd8 <cleanup_glue>:
 8008bd8:	b538      	push	{r3, r4, r5, lr}
 8008bda:	460c      	mov	r4, r1
 8008bdc:	6809      	ldr	r1, [r1, #0]
 8008bde:	4605      	mov	r5, r0
 8008be0:	b109      	cbz	r1, 8008be6 <cleanup_glue+0xe>
 8008be2:	f7ff fff9 	bl	8008bd8 <cleanup_glue>
 8008be6:	4621      	mov	r1, r4
 8008be8:	4628      	mov	r0, r5
 8008bea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bee:	f000 b869 	b.w	8008cc4 <_free_r>
	...

08008bf4 <_reclaim_reent>:
 8008bf4:	4b2c      	ldr	r3, [pc, #176]	; (8008ca8 <_reclaim_reent+0xb4>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	4283      	cmp	r3, r0
 8008bfa:	b570      	push	{r4, r5, r6, lr}
 8008bfc:	4604      	mov	r4, r0
 8008bfe:	d051      	beq.n	8008ca4 <_reclaim_reent+0xb0>
 8008c00:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008c02:	b143      	cbz	r3, 8008c16 <_reclaim_reent+0x22>
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d14a      	bne.n	8008ca0 <_reclaim_reent+0xac>
 8008c0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c0c:	6819      	ldr	r1, [r3, #0]
 8008c0e:	b111      	cbz	r1, 8008c16 <_reclaim_reent+0x22>
 8008c10:	4620      	mov	r0, r4
 8008c12:	f000 f857 	bl	8008cc4 <_free_r>
 8008c16:	6961      	ldr	r1, [r4, #20]
 8008c18:	b111      	cbz	r1, 8008c20 <_reclaim_reent+0x2c>
 8008c1a:	4620      	mov	r0, r4
 8008c1c:	f000 f852 	bl	8008cc4 <_free_r>
 8008c20:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008c22:	b111      	cbz	r1, 8008c2a <_reclaim_reent+0x36>
 8008c24:	4620      	mov	r0, r4
 8008c26:	f000 f84d 	bl	8008cc4 <_free_r>
 8008c2a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008c2c:	b111      	cbz	r1, 8008c34 <_reclaim_reent+0x40>
 8008c2e:	4620      	mov	r0, r4
 8008c30:	f000 f848 	bl	8008cc4 <_free_r>
 8008c34:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008c36:	b111      	cbz	r1, 8008c3e <_reclaim_reent+0x4a>
 8008c38:	4620      	mov	r0, r4
 8008c3a:	f000 f843 	bl	8008cc4 <_free_r>
 8008c3e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008c40:	b111      	cbz	r1, 8008c48 <_reclaim_reent+0x54>
 8008c42:	4620      	mov	r0, r4
 8008c44:	f000 f83e 	bl	8008cc4 <_free_r>
 8008c48:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008c4a:	b111      	cbz	r1, 8008c52 <_reclaim_reent+0x5e>
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f000 f839 	bl	8008cc4 <_free_r>
 8008c52:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008c54:	b111      	cbz	r1, 8008c5c <_reclaim_reent+0x68>
 8008c56:	4620      	mov	r0, r4
 8008c58:	f000 f834 	bl	8008cc4 <_free_r>
 8008c5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c5e:	b111      	cbz	r1, 8008c66 <_reclaim_reent+0x72>
 8008c60:	4620      	mov	r0, r4
 8008c62:	f000 f82f 	bl	8008cc4 <_free_r>
 8008c66:	69a3      	ldr	r3, [r4, #24]
 8008c68:	b1e3      	cbz	r3, 8008ca4 <_reclaim_reent+0xb0>
 8008c6a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008c6c:	4620      	mov	r0, r4
 8008c6e:	4798      	blx	r3
 8008c70:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008c72:	b1b9      	cbz	r1, 8008ca4 <_reclaim_reent+0xb0>
 8008c74:	4620      	mov	r0, r4
 8008c76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008c7a:	f7ff bfad 	b.w	8008bd8 <cleanup_glue>
 8008c7e:	5949      	ldr	r1, [r1, r5]
 8008c80:	b941      	cbnz	r1, 8008c94 <_reclaim_reent+0xa0>
 8008c82:	3504      	adds	r5, #4
 8008c84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c86:	2d80      	cmp	r5, #128	; 0x80
 8008c88:	68d9      	ldr	r1, [r3, #12]
 8008c8a:	d1f8      	bne.n	8008c7e <_reclaim_reent+0x8a>
 8008c8c:	4620      	mov	r0, r4
 8008c8e:	f000 f819 	bl	8008cc4 <_free_r>
 8008c92:	e7ba      	b.n	8008c0a <_reclaim_reent+0x16>
 8008c94:	680e      	ldr	r6, [r1, #0]
 8008c96:	4620      	mov	r0, r4
 8008c98:	f000 f814 	bl	8008cc4 <_free_r>
 8008c9c:	4631      	mov	r1, r6
 8008c9e:	e7ef      	b.n	8008c80 <_reclaim_reent+0x8c>
 8008ca0:	2500      	movs	r5, #0
 8008ca2:	e7ef      	b.n	8008c84 <_reclaim_reent+0x90>
 8008ca4:	bd70      	pop	{r4, r5, r6, pc}
 8008ca6:	bf00      	nop
 8008ca8:	20000064 	.word	0x20000064

08008cac <__malloc_lock>:
 8008cac:	4801      	ldr	r0, [pc, #4]	; (8008cb4 <__malloc_lock+0x8>)
 8008cae:	f7ff bf89 	b.w	8008bc4 <__retarget_lock_acquire_recursive>
 8008cb2:	bf00      	nop
 8008cb4:	20004518 	.word	0x20004518

08008cb8 <__malloc_unlock>:
 8008cb8:	4801      	ldr	r0, [pc, #4]	; (8008cc0 <__malloc_unlock+0x8>)
 8008cba:	f7ff bf84 	b.w	8008bc6 <__retarget_lock_release_recursive>
 8008cbe:	bf00      	nop
 8008cc0:	20004518 	.word	0x20004518

08008cc4 <_free_r>:
 8008cc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008cc6:	2900      	cmp	r1, #0
 8008cc8:	d044      	beq.n	8008d54 <_free_r+0x90>
 8008cca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cce:	9001      	str	r0, [sp, #4]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	f1a1 0404 	sub.w	r4, r1, #4
 8008cd6:	bfb8      	it	lt
 8008cd8:	18e4      	addlt	r4, r4, r3
 8008cda:	f7ff ffe7 	bl	8008cac <__malloc_lock>
 8008cde:	4a1e      	ldr	r2, [pc, #120]	; (8008d58 <_free_r+0x94>)
 8008ce0:	9801      	ldr	r0, [sp, #4]
 8008ce2:	6813      	ldr	r3, [r2, #0]
 8008ce4:	b933      	cbnz	r3, 8008cf4 <_free_r+0x30>
 8008ce6:	6063      	str	r3, [r4, #4]
 8008ce8:	6014      	str	r4, [r2, #0]
 8008cea:	b003      	add	sp, #12
 8008cec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008cf0:	f7ff bfe2 	b.w	8008cb8 <__malloc_unlock>
 8008cf4:	42a3      	cmp	r3, r4
 8008cf6:	d908      	bls.n	8008d0a <_free_r+0x46>
 8008cf8:	6825      	ldr	r5, [r4, #0]
 8008cfa:	1961      	adds	r1, r4, r5
 8008cfc:	428b      	cmp	r3, r1
 8008cfe:	bf01      	itttt	eq
 8008d00:	6819      	ldreq	r1, [r3, #0]
 8008d02:	685b      	ldreq	r3, [r3, #4]
 8008d04:	1949      	addeq	r1, r1, r5
 8008d06:	6021      	streq	r1, [r4, #0]
 8008d08:	e7ed      	b.n	8008ce6 <_free_r+0x22>
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	b10b      	cbz	r3, 8008d14 <_free_r+0x50>
 8008d10:	42a3      	cmp	r3, r4
 8008d12:	d9fa      	bls.n	8008d0a <_free_r+0x46>
 8008d14:	6811      	ldr	r1, [r2, #0]
 8008d16:	1855      	adds	r5, r2, r1
 8008d18:	42a5      	cmp	r5, r4
 8008d1a:	d10b      	bne.n	8008d34 <_free_r+0x70>
 8008d1c:	6824      	ldr	r4, [r4, #0]
 8008d1e:	4421      	add	r1, r4
 8008d20:	1854      	adds	r4, r2, r1
 8008d22:	42a3      	cmp	r3, r4
 8008d24:	6011      	str	r1, [r2, #0]
 8008d26:	d1e0      	bne.n	8008cea <_free_r+0x26>
 8008d28:	681c      	ldr	r4, [r3, #0]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	6053      	str	r3, [r2, #4]
 8008d2e:	4421      	add	r1, r4
 8008d30:	6011      	str	r1, [r2, #0]
 8008d32:	e7da      	b.n	8008cea <_free_r+0x26>
 8008d34:	d902      	bls.n	8008d3c <_free_r+0x78>
 8008d36:	230c      	movs	r3, #12
 8008d38:	6003      	str	r3, [r0, #0]
 8008d3a:	e7d6      	b.n	8008cea <_free_r+0x26>
 8008d3c:	6825      	ldr	r5, [r4, #0]
 8008d3e:	1961      	adds	r1, r4, r5
 8008d40:	428b      	cmp	r3, r1
 8008d42:	bf04      	itt	eq
 8008d44:	6819      	ldreq	r1, [r3, #0]
 8008d46:	685b      	ldreq	r3, [r3, #4]
 8008d48:	6063      	str	r3, [r4, #4]
 8008d4a:	bf04      	itt	eq
 8008d4c:	1949      	addeq	r1, r1, r5
 8008d4e:	6021      	streq	r1, [r4, #0]
 8008d50:	6054      	str	r4, [r2, #4]
 8008d52:	e7ca      	b.n	8008cea <_free_r+0x26>
 8008d54:	b003      	add	sp, #12
 8008d56:	bd30      	pop	{r4, r5, pc}
 8008d58:	2000451c 	.word	0x2000451c

08008d5c <_init>:
 8008d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d5e:	bf00      	nop
 8008d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d62:	bc08      	pop	{r3}
 8008d64:	469e      	mov	lr, r3
 8008d66:	4770      	bx	lr

08008d68 <_fini>:
 8008d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d6a:	bf00      	nop
 8008d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d6e:	bc08      	pop	{r3}
 8008d70:	469e      	mov	lr, r3
 8008d72:	4770      	bx	lr
