Release 14.3 Map P.40xd (lin64)
Xilinx Mapping Report File for Design 'cpu_facade'

Design Information
------------------
Command Line   : map -intstyle ise -p xa6slx9-ftg256-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o cpu_facade_map.ncd cpu_facade.ngd cpu_facade.pcf 
Target Device  : xa6slx9
Target Package : ftg256
Target Speed   : -3
Mapper Version : aspartan6 -- $Revision: 1.55 $
Mapped Date    : Wed Apr 27 06:07:30 2022

Design Summary
--------------
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                    90 out of  11,440    1%
    Number used as Flip Flops:                   5
    Number used as Latches:                     84
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                        176 out of   5,720    3%
    Number used as logic:                      144 out of   5,720    2%
      Number using O6 output only:             136
      Number using O5 output only:               0
      Number using O5 and O6:                    8
      Number used as ROM:                        0
    Number used as Memory:                      32 out of   1,440    2%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:             0

Slice Logic Distribution:
  Number of occupied Slices:                    75 out of   1,430    5%
  Nummber of MUXCYs used:                        8 out of   2,860    1%
  Number of LUT Flip Flop pairs used:          225
    Number with an unused Flip Flop:           136 out of     225   60%
    Number with an unused LUT:                  49 out of     225   21%
    Number of fully used LUT-FF pairs:          40 out of     225   17%
    Number of unique control sets:              15
    Number of slice register sites lost
      to control set restrictions:              23 out of  11,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        11 out of     186    5%
    Number of LOCed IOBs:                        7 out of      11   63%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       0 out of      16    0%
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.39

Peak Memory Usage:  843 MB
Total REAL time to MAP completion:  8 secs 
Total CPU time to MAP completion:   8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: monitor<7>
   	 Comp: monitor<6>
   	 Comp: monitor<5>
   	 Comp: monitor<4>

WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_1/clkw is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_1/cc_r0_w is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_1/cc_ram_a_w is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_1/clkr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network XLXI_1/XLXI_173/XLXI_1/clr has no load.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 100.000 Celsius. (default - Range:
   -40.000 to 100.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 11 IOs, 7 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 121 block(s) removed
 111 block(s) optimized away
  67 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "XLXI_1/XLXI_187" (BUF) removed.
Loadless block "XLXI_1/XLXI_189" (BUF) removed.
Loadless block "XLXI_1/XLXI_190" (BUF) removed.
Loadless block "XLXI_1/XLXI_191" (BUF) removed.
Loadless block "XLXI_1/XLXI_192" (BUF) removed.
Loadless block "XLXI_1/XLXI_193" (BUF) removed.
Loadless block "XLXI_1/XLXI_194" (BUF) removed.
Loadless block "XLXI_1/XLXI_195" (BUF) removed.
Loadless block "XLXI_1/XLXI_196" (BUF) removed.
Loadless block "XLXI_1/XLXI_207" (BUF) removed.
Loadless block "XLXI_1/XLXI_219" (BUF) removed.
Loadless block "XLXI_1/XLXI_220" (BUF) removed.
Loadless block "XLXI_1/XLXI_221" (BUF) removed.
Loadless block "XLXI_1/XLXI_222" (BUF) removed.
Loadless block "XLXI_1/XLXI_223" (BUF) removed.
Loadless block "XLXI_1/XLXI_224" (BUF) removed.
Loadless block "XLXI_1/XLXI_225" (BUF) removed.
Loadless block "XLXI_1/XLXI_226" (BUF) removed.
Loadless block "XLXI_1/XLXI_227" (BUF) removed.
Loadless block "XLXI_1/XLXI_228" (BUF) removed.
Loadless block "XLXI_1/XLXI_229" (BUF) removed.
Loadless block "XLXI_1/XLXI_394" (AND) removed.
Loadless block "XLXI_1/XLXI_553" (BUF) removed.
Loadless block "XLXI_1/XLXI_554" (BUF) removed.
Loadless block "XLXI_1/XLXI_555" (BUF) removed.
Loadless block "XLXI_1/XLXI_556" (BUF) removed.
Loadless block "XLXI_1/XLXI_557" (BUF) removed.
 The signal "XLXI_1/ir_w" is loadless and has been removed.
  Loadless block "XLXI_1/XLXI_566" (OR) removed.
   The signal "XLXI_1/manual_ir_w" is loadless and has been removed.
    Loadless block "XLXI_1/XLXI_565" (AND) removed.
Loadless block "XLXI_1/XLXI_558" (BUF) removed.
Loadless block "XLXI_1/XLXI_559" (BUF) removed.
Loadless block "XLXI_1/XLXI_560" (BUF) removed.
Loadless block "XLXI_1/XLXI_561" (BUF) removed.
Loadless block "XLXI_1/XLXI_562" (BUF) removed.
Loadless block "XLXI_1/XLXI_563" (BUF) removed.
Loadless block "XLXI_1/XLXI_564" (BUF) removed.
Loadless block "XLXI_1/XLXI_574/XLXI_76" (BUF) removed.
Loadless block "XLXI_1/XLXI_574/XLXI_77" (BUF) removed.
Loadless block "XLXI_1/XLXI_574/XLXI_78" (BUF) removed.
Loadless block "XLXI_1/XLXI_574/XLXI_79" (BUF) removed.
Loadless block "XLXI_1/XLXI_574/XLXI_80" (BUF) removed.
Loadless block "XLXI_1/XLXI_574/XLXI_81" (BUF) removed.
Loadless block "XLXI_1/XLXI_574/XLXI_82" (BUF) removed.
Loadless block "XLXI_1/XLXI_574/XLXI_83" (BUF) removed.
Loadless block "XLXI_1/XLXI_575/XLXI_76" (BUF) removed.
Loadless block "XLXI_1/XLXI_575/XLXI_77" (BUF) removed.
Loadless block "XLXI_1/XLXI_575/XLXI_78" (BUF) removed.
Loadless block "XLXI_1/XLXI_575/XLXI_79" (BUF) removed.
Loadless block "XLXI_1/XLXI_575/XLXI_80" (BUF) removed.
Loadless block "XLXI_1/XLXI_575/XLXI_81" (BUF) removed.
Loadless block "XLXI_1/XLXI_575/XLXI_82" (BUF) removed.
Loadless block "XLXI_1/XLXI_575/XLXI_83" (BUF) removed.
Loadless block "XLXI_1/XLXI_576/XLXI_76" (BUF) removed.
Loadless block "XLXI_1/XLXI_576/XLXI_77" (BUF) removed.
Loadless block "XLXI_1/XLXI_576/XLXI_78" (BUF) removed.
Loadless block "XLXI_1/XLXI_576/XLXI_79" (BUF) removed.
Loadless block "XLXI_1/XLXI_576/XLXI_80" (BUF) removed.
Loadless block "XLXI_1/XLXI_576/XLXI_81" (BUF) removed.
Loadless block "XLXI_1/XLXI_576/XLXI_82" (BUF) removed.
Loadless block "XLXI_1/XLXI_576/XLXI_83" (BUF) removed.
Loadless block "XLXI_1/XLXI_648" (BUF) removed.
Loadless block "XLXI_1/XLXI_649" (BUF) removed.
Loadless block "XLXI_1/XLXI_650" (BUF) removed.
Loadless block "XLXI_1/XLXI_651" (BUF) removed.
Loadless block "XLXI_1/XLXI_652" (BUF) removed.
Loadless block "XLXI_1/XLXI_653" (BUF) removed.
Loadless block "XLXI_1/XLXI_654" (BUF) removed.
 The signal "XLXI_1/cc_dbg_alu_nop" is loadless and has been removed.
  Loadless block "XLXI_1/cpu_ctl/XLXI_39/Mmux_d_tmp81" (ROM) removed.
Loadless block "XLXI_1/XLXI_655" (BUF) removed.
Loadless block "XLXI_1/XLXI_656" (BUF) removed.
Loadless block "XLXI_1/XLXI_657" (BUF) removed.
Loadless block "XLXI_1/XLXI_658" (BUF) removed.
Loadless block "XLXI_1/XLXI_659" (BUF) removed.
Loadless block "XLXI_1/XLXI_660" (BUF) removed.
Loadless block "XLXI_1/XLXI_661" (BUF) removed.
Loadless block "XLXI_1/XLXI_662" (BUF) removed.
 The signal "XLXI_1/cc_dbg_alt_nop" is loadless and has been removed.
  Loadless block "XLXI_1/cpu_ctl/XLXI_252/Mmux_d_tmp81" (ROM) removed.
Loadless block "XLXI_1/XLXI_664" (BUF) removed.
Loadless block "XLXI_1/XLXI_665" (BUF) removed.
Loadless block "XLXI_1/XLXI_666" (BUF) removed.
Loadless block "XLXI_1/XLXI_667" (BUF) removed.
Loadless block "XLXI_1/XLXI_668" (BUF) removed.
Loadless block "XLXI_1/XLXI_669" (BUF) removed.
Loadless block "XLXI_1/XLXI_670" (BUF) removed.
Loadless block "XLXI_1/XLXI_671" (BUF) removed.
Loadless block "XLXI_1/XLXI_675/XLXI_76" (BUF) removed.
Loadless block "XLXI_1/XLXI_675/XLXI_77" (BUF) removed.
Loadless block "XLXI_1/XLXI_675/XLXI_78" (BUF) removed.
Loadless block "XLXI_1/XLXI_675/XLXI_79" (BUF) removed.
Loadless block "XLXI_1/XLXI_675/XLXI_80" (BUF) removed.
Loadless block "XLXI_1/XLXI_675/XLXI_81" (BUF) removed.
Loadless block "XLXI_1/XLXI_675/XLXI_82" (BUF) removed.
Loadless block "XLXI_1/XLXI_675/XLXI_83" (BUF) removed.
Loadless block "XLXI_1/XLXI_679" (BUF) removed.
Loadless block "XLXI_1/XLXI_680" (BUF) removed.
Loadless block "XLXI_1/XLXI_681" (BUF) removed.
Loadless block "XLXI_1/XLXI_799/XLXI_76" (BUF) removed.
Loadless block "XLXI_1/XLXI_799/XLXI_77" (BUF) removed.
Loadless block "XLXI_1/XLXI_799/XLXI_78" (BUF) removed.
Loadless block "XLXI_1/XLXI_799/XLXI_79" (BUF) removed.
Loadless block "XLXI_1/XLXI_799/XLXI_80" (BUF) removed.
Loadless block "XLXI_1/XLXI_799/XLXI_81" (BUF) removed.
Loadless block "XLXI_1/XLXI_799/XLXI_82" (BUF) removed.
Loadless block "XLXI_1/XLXI_799/XLXI_83" (BUF) removed.
Loadless block "XLXI_1/XLXI_844" (BUF) removed.
 The signal "XLXI_1/sysbus_released" is loadless and has been removed.
  Loadless block "XLXI_1/XLXI_212" (BUF) removed.
Loadless block "XLXI_1/XLXI_860/XLXI_76" (BUF) removed.
Loadless block "XLXI_1/XLXI_860/XLXI_77" (BUF) removed.
Loadless block "XLXI_1/XLXI_860/XLXI_78" (BUF) removed.
Loadless block "XLXI_1/XLXI_860/XLXI_79" (BUF) removed.
Loadless block "XLXI_1/XLXI_860/XLXI_80" (BUF) removed.
Loadless block "XLXI_1/XLXI_860/XLXI_81" (BUF) removed.
Loadless block "XLXI_1/XLXI_860/XLXI_82" (BUF) removed.
Loadless block "XLXI_1/XLXI_860/XLXI_83" (BUF) removed.
Loadless block "XLXI_1/XLXI_9/XLXI_42" (BUF) removed.
Loadless block "XLXI_1/XLXI_901" (BUF) removed.
Loadless block "XLXI_1/XLXI_903" (BUF) removed.
Loadless block "XLXI_1/cpu_ctl/XLXI_556" (AND) removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXI_128/q_tmp_q_tmp_MUX_34_o" is sourceless
and has been removed.
The signal "XLXI_1/clck_gen/XLXI_4/_n0009_inv" is sourceless and has been
removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXI_150/N01" is sourceless and has been
removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXI_149/N01" is sourceless and has been
removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXI_124/N01" is sourceless and has been
removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXI_123/N01" is sourceless and has been
removed.
The signal "XLXI_1/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_1/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_1/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_1/XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_1/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_1/XLXI_130/XLXI_1/XLXI_12/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_1/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_1/XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_1/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_2/Mmux_S3_D15_Mux_0_o_3_f7" is
sourceless and has been removed.
The signal "XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_12/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_13/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_14/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_15/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_16/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.
The signal "XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_17/Mmux_S3_D15_Mux_0_o_3_f7"
is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "XLXI_1/XLXI_173/XLXI_1/eq" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_161" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_160" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_83" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_82" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_134" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_132" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_130" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_129" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_128" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_126" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_124" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_123" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_141" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_139" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_138" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_137" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_136" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_125" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_122" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_142" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_64" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_63" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_62" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_61" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_60" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_59" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_57" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_56" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_69" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_68" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_67" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_66" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_65" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_58" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_55" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/XLXN_70" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/cnt_2<0>" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/cnt_1<0>" is unused and has been removed.
The signal "XLXI_1/XLXI_173/XLXI_1/clr" is unused and has been removed.
 Unused block "XLXI_1/XLXI_173/XLXI_1/XLXI_155" (OR) removed.
Unused block "XLXI_1/XLXI_7" (PULLUP) removed.
Unused block "XLXI_1/XLXI_8" (PULLUP) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XLXI_1/XLXI_121/XLXI_5/XST_GND
GND 		XLXI_1/XLXI_130/XLXI_1/XLXI_1/XST_GND
GND 		XLXI_1/XLXI_130/XLXI_1/XLXI_12/XST_GND
GND 		XLXI_1/XLXI_130/XLXI_1/XLXI_13/XST_GND
GND 		XLXI_1/XLXI_130/XLXI_1/XLXI_14/XST_GND
GND 		XLXI_1/XLXI_130/XLXI_1/XLXI_15/XST_GND
GND 		XLXI_1/XLXI_130/XLXI_1/XLXI_16/XST_GND
GND 		XLXI_1/XLXI_130/XLXI_1/XLXI_17/XST_GND
GND 		XLXI_1/XLXI_130/XLXI_1/XLXI_2/XST_GND
BUF 		XLXI_1/XLXI_130/XLXI_10
INV 		XLXI_1/XLXI_130/XLXI_2/XLXI_12
GND 		XLXI_1/XLXI_173/XLXI_1/XLXI_1/XST_GND
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_115
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_116
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_117
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_118
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_119
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_120
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_121
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_122
LUT6 		XLXI_1/XLXI_173/XLXI_1/XLXI_123/O
   optimized to 0
LUT3 		XLXI_1/XLXI_173/XLXI_1/XLXI_123/O_SW0
   optimized to 0
LUT6 		XLXI_1/XLXI_173/XLXI_1/XLXI_124/O
   optimized to 0
LUT3 		XLXI_1/XLXI_173/XLXI_1/XLXI_124/O_SW0
   optimized to 0
INV 		XLXI_1/XLXI_173/XLXI_1/XLXI_128/Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0
FDC 		XLXI_1/XLXI_173/XLXI_1/XLXI_128/q_tmp
   optimized to 0
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_133
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_134
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_135
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_136
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_137
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_138
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_139
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_140
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_141
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_142
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_143
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_144
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_145
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_146
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_147
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_148
LUT6 		XLXI_1/XLXI_173/XLXI_1/XLXI_149/O
   optimized to 0
LUT3 		XLXI_1/XLXI_173/XLXI_1/XLXI_149/O_SW0
   optimized to 1
LUT6 		XLXI_1/XLXI_173/XLXI_1/XLXI_150/O
   optimized to 1
LUT3 		XLXI_1/XLXI_173/XLXI_1/XLXI_150/O_SW0
   optimized to 1
AND4 		XLXI_1/XLXI_173/XLXI_1/XLXI_152
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_18
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_19
GND 		XLXI_1/XLXI_173/XLXI_1/XLXI_2/XST_GND
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_20
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_21
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_22
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_24
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_25
XNOR2 		XLXI_1/XLXI_173/XLXI_1/XLXI_26
OR4 		XLXI_1/XLXI_173/XLXI_38/XLXI_1
INV 		XLXI_1/XLXI_173/XLXI_38/XLXI_10
INV 		XLXI_1/XLXI_173/XLXI_38/XLXI_11
INV 		XLXI_1/XLXI_173/XLXI_38/XLXI_12
OR4 		XLXI_1/XLXI_173/XLXI_38/XLXI_2
OR4 		XLXI_1/XLXI_173/XLXI_38/XLXI_3
LUT6 		XLXI_1/XLXI_173/XLXI_38/XLXI_4/O
   optimized to 0
LUT3 		XLXI_1/XLXI_173/XLXI_38/XLXI_4/O_SW0
   optimized to 1
INV 		XLXI_1/XLXI_173/XLXI_38/XLXI_5
INV 		XLXI_1/XLXI_173/XLXI_38/XLXI_6
INV 		XLXI_1/XLXI_173/XLXI_38/XLXI_7
INV 		XLXI_1/XLXI_173/XLXI_38/XLXI_8
INV 		XLXI_1/XLXI_173/XLXI_38/XLXI_9
BUF 		XLXI_1/XLXI_173/XLXI_40
BUF 		XLXI_1/XLXI_173/XLXI_41
BUF 		XLXI_1/XLXI_173/XLXI_42
BUF 		XLXI_1/XLXI_173/XLXI_43
BUF 		XLXI_1/XLXI_173/XLXI_44
BUF 		XLXI_1/XLXI_173/XLXI_45
BUF 		XLXI_1/XLXI_173/XLXI_46
BUF 		XLXI_1/XLXI_173/XLXI_49
INV 		XLXI_1/XLXI_173/XLXI_62
AND3 		XLXI_1/XLXI_326
AND2 		XLXI_1/XLXI_371
AND2 		XLXI_1/XLXI_380
AND2 		XLXI_1/XLXI_381
AND2 		XLXI_1/XLXI_390
AND2 		XLXI_1/XLXI_465
AND2 		XLXI_1/XLXI_467
AND2 		XLXI_1/XLXI_525
AND2 		XLXI_1/XLXI_527
AND2 		XLXI_1/XLXI_529
AND2 		XLXI_1/XLXI_531
AND2 		XLXI_1/XLXI_533
AND2 		XLXI_1/XLXI_535
AND2 		XLXI_1/XLXI_537
AND2 		XLXI_1/XLXI_545
AND2 		XLXI_1/XLXI_547
AND2 		XLXI_1/XLXI_549
AND2 		XLXI_1/XLXI_551
AND2 		XLXI_1/XLXI_567
PULLUP 		XLXI_1/alu_inst/XLXI_135/XLXI_11
PULLDOWN 		XLXI_1/alu_inst/XLXI_135/XLXI_12
GND 		XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_1/XST_GND
GND 		XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_12/XST_GND
GND 		XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_13/XST_GND
GND 		XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_14/XST_GND
GND 		XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_15/XST_GND
GND 		XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_16/XST_GND
GND 		XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_17/XST_GND
GND 		XLXI_1/alu_inst/XLXI_138/XLXI_14/XLXI_2/XST_GND
LUT2 		XLXI_1/clck_gen/XLXI_4/_n0009_inv1
   optimized to 1
PULLUP 		XLXI_1/clck_gen/XLXI_6
GND 		XLXI_3
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| in_clk_manual                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| in_rst                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| monitor<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<4>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<5>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<6>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| monitor<7>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| out_clk_int                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
