  • Index
  • December 2023

VP2INTERSECTD/VP2INTERSECTQ — Compute Intersection Between DWORDS/QUADWORDS to aPair of Mask Registers

                        Opcode/Instruction                          Op/En    64/32 bit Mode        CPUID Feature Flag                                                                 Description
                                                                                Support
EVEX.NDS.128.F2.0F38.W0 68 /r VP2INTERSECTD k1+1, xmm2, xmm3/m128/  A     V/V                  AVX512VL                   Store, in an even/odd pair of mask registers, the indicators of the locations of value matches between dwords in xmm3/m128/m32bcst
m32bcst                                                                                        AVX512_VP2INTERSECT        and xmm2.
EVEX.NDS.256.F2.0F38.W0 68 /r VP2INTERSECTD k1+1, ymm2, ymm3/m256/  A     V/V                  AVX512VL                   Store, in an even/odd pair of mask registers, the indicators of the locations of value matches between dwords in ymm3/m256/m32bcst
m32bcst                                                                                        AVX512_VP2INTERSECT        and ymm2.
EVEX.NDS.512.F2.0F38.W0 68 /r VP2INTERSECTD k1+1, zmm2, zmm3/m512/  A     V/V                  AVX512F                    Store, in an even/odd pair of mask registers, the indicators of the locations of value matches between dwords in zmm3/m512/m32bcst
m32bcst                                                                                        AVX512_VP2INTERSECT        and zmm2.
EVEX.NDS.128.F2.0F38.W1 68 /r VP2INTERSECTQ k1+1, xmm2, xmm3/m128/  A     V/V                  AVX512VL                   Store, in an even/odd pair of mask registers, the indicators of the locations of value matches between quadwords in xmm3/m128/
m64bcst                                                                                        AVX512_VP2INTERSECT        m64bcst and xmm2.
EVEX.NDS.256.F2.0F38.W1 68 /r VP2INTERSECTQ k1+1, ymm2, ymm3/m256/  A     V/V                  AVX512VL                   Store, in an even/odd pair of mask registers, the indicators of the locations of value matches between quadwords in ymm3/m256/
m64bcst                                                                                        AVX512_VP2INTERSECT        m64bcst and ymm2.
EVEX.NDS.512.F2.0F38.W1 68 /r VP2INTERSECTQ k1+1, zmm2, zmm3/m512/  A     V/V                  AVX512F                    Store, in an even/odd pair of mask registers, the indicators of the locations of value matches between quadwords in zmm3/m512/
m64bcst                                                                                        AVX512_VP2INTERSECT        m64bcst and zmm2.

Instruction Operand Encoding ¶

Op/En Tuple   Operand 1      Operand 2      Operand 3    Operand 4
A     Full  ModRM:reg (w)  EVEX.vvvv (r)  ModRM:r/m (r)  N/A

Description ¶

This instruction writes an even/odd pair of mask registers. The mask register destination indicated in the MODRM.REG field is used to form the basis of the register pair. The low bit of that field is masked off (set to zero) to create the first register
of the pair.

EVEX.aaa and EVEX.z must be zero.

