// Seed: 524618994
module module_0 ();
  tri0 id_2, id_3, id_4, id_5 = 1, id_6;
  supply0 id_7;
  assign id_6 = id_6;
  assign id_6 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri  id_8;
  wand id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
  assign id_2 = id_1;
  initial if (id_6) #id_10 id_6 = !"";
  wire id_11;
  wire id_12, id_13, id_14;
  wire id_15;
  wire id_16 = -1 + 1;
  assign id_2 = id_15;
  assign id_9 = 1;
  uwire id_17 = "" == -1, id_18;
  always @(posedge id_11) id_9 = -1;
  wire id_19, id_20;
  id_21 :
  assert property (@(posedge id_13) id_10) id_8 = -1;
endmodule
