TimeQuest Timing Analyzer report for Final_Project
Wed Mar 30 18:33:19 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 16. Slow Model Recovery: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 17. Slow Model Removal: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'CLOCK_50'
 32. Fast Model Setup: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 35. Fast Model Recovery: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 36. Fast Model Removal: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50'
 38. Fast Model Minimum Pulse Width: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Multicorner Timing Analysis Summary
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Progagation Delay
 51. Minimum Progagation Delay
 52. Setup Transfers
 53. Hold Transfers
 54. Recovery Transfers
 55. Removal Transfers
 56. Report TCCS
 57. Report RSKM
 58. Unconstrained Paths
 59. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; Final_Project                                                      ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; SDC File List                                                                                ;
+----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                            ; Status ; Read at                  ;
+----------------------------------------------------------+--------+--------------------------+
; clk_pll/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Mar 30 18:33:19 2016 ;
; Final_Project.out.sdc                                    ; OK     ; Wed Mar 30 18:33:19 2016 ;
+----------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Generated ; 59.047 ; 16.94 MHz ; 0.000 ; 29.523 ; 50.00      ; 62        ; 21          ;       ;        ;           ;            ; false    ; CLOCK_50 ; test0|dac_pll|altpll_0|sd1|pll|inclk[0] ; { test0|dac_pll|altpll_0|sd1|pll|clk[0] } ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 165.51 MHz ; 165.51 MHz      ; CLOCK_50                              ;      ;
; 222.67 MHz ; 222.67 MHz      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 13.958 ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 54.556 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.391 ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.517 ; -5.687        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Removal Summary                                    ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 1.240 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 9.000  ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 28.523 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.958 ; dac_adc_test:test0|check              ; dac_adc_test:test0|check              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.078      ;
; 15.152 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|check              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.823     ; 4.061      ;
; 18.245 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_begin ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.791      ;
; 18.964 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.072      ;
; 18.997 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.039      ;
; 19.379 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.657      ;
; 19.379 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.657      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 54.556 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 4.527      ;
; 54.683 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 4.400      ;
; 54.756 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 4.327      ;
; 54.823 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 4.260      ;
; 55.024 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 4.059      ;
; 55.121 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.962      ;
; 55.297 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.786      ;
; 55.878 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.205      ;
; 55.878 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.205      ;
; 55.955 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.128      ;
; 56.005 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.078      ;
; 56.005 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.078      ;
; 56.078 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.005      ;
; 56.078 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.005      ;
; 56.145 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.938      ;
; 56.145 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.938      ;
; 56.459 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.624      ;
; 56.460 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.623      ;
; 56.556 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.527      ;
; 56.557 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.526      ;
; 56.732 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.351      ;
; 56.733 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.350      ;
; 57.032 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.051      ;
; 57.103 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.980      ;
; 57.159 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.924      ;
; 57.230 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.853      ;
; 57.232 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.851      ;
; 57.262 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.821      ;
; 57.299 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.784      ;
; 57.303 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.780      ;
; 57.333 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.750      ;
; 57.370 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.713      ;
; 57.389 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.694      ;
; 57.390 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.693      ;
; 57.391 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.692      ;
; 57.404 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.679      ;
; 57.460 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.623      ;
; 57.462 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.621      ;
; 57.564 ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.519      ;
; 57.597 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.486      ;
; 57.787 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.296      ;
; 57.790 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.293      ;
; 57.815 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.268      ;
; 57.843 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.240      ;
; 57.845 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.238      ;
; 57.846 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.237      ;
; 57.983 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.100      ;
; 58.097 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.986      ;
; 58.299 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.784      ;
; 58.426 ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.657      ;
; 58.426 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.657      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                 ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.773 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.039      ;
; 0.806 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 1.525 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_begin ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.791      ;
; 4.618 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|check              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.823     ; 4.061      ;
; 5.812 ; dac_adc_test:test0|check              ; dac_adc_test:test0|check              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 6.078      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.391 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.518 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.720 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.986      ;
; 0.834 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.100      ;
; 0.971 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.237      ;
; 0.972 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.238      ;
; 0.974 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.240      ;
; 1.002 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.268      ;
; 1.027 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.293      ;
; 1.030 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.296      ;
; 1.220 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.486      ;
; 1.253 ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.344 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.610      ;
; 1.344 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.610      ;
; 1.355 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.621      ;
; 1.357 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.623      ;
; 1.413 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.679      ;
; 1.426 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.692      ;
; 1.427 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.693      ;
; 1.428 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.447 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.713      ;
; 1.484 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.750      ;
; 1.514 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.780      ;
; 1.518 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.784      ;
; 1.555 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.821      ;
; 1.585 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.851      ;
; 1.587 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.853      ;
; 1.658 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.924      ;
; 1.714 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.980      ;
; 1.785 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.051      ;
; 1.807 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.073      ;
; 1.807 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.073      ;
; 1.832 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.098      ;
; 1.832 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.098      ;
; 2.060 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.326      ;
; 2.061 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.327      ;
; 2.130 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.396      ;
; 2.130 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.396      ;
; 2.197 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.463      ;
; 2.197 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.463      ;
; 2.347 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.613      ;
; 2.348 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.614      ;
; 2.777 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.043      ;
; 2.862 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.128      ;
; 2.916 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.182      ;
; 3.013 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.279      ;
; 3.044 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.310      ;
; 3.064 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.330      ;
; 3.130 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.396      ;
; 3.231 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.497      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                           ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
; -0.517 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.188     ; 1.305      ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                           ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
; 1.240 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.188     ; 1.305      ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test:test0|check                ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test:test0|check                ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_begin   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_begin   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle2   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle2   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test0|check|clk                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test0|check|clk                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_begin|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_begin|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_idle2|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_idle2|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_idle|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_idle|clk                  ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK|combout                                 ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK|datac                                   ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK~clkctrl|inclk[0]                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK~clkctrl|outclk                          ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|inclk[0] ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|outclk   ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[0]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[1]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[2]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[3]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[4]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[5]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[6]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[7]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|running_clk|clk                     ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|count[1]|clk                          ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|running_clk|clk                       ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK|combout                                 ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK|datac                                   ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK~clkctrl|inclk[0]                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK~clkctrl|outclk                          ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|inclk[0] ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|outclk   ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[0]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[1]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[2]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[3]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[4]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[5]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[6]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[7]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|running_clk|clk                     ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|count[1]|clk                          ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|running_clk|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset_n   ; CLOCK_50   ; 7.978 ; 7.978 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; 4.238 ; 4.238 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset_n   ; CLOCK_50   ; -3.955 ; -3.955 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; -3.419 ; -3.419 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDR2     ; CLOCK_50   ; 7.955 ; 7.955 ; Rise       ; CLOCK_50                              ;
; SCK       ; CLOCK_50   ; 8.063 ; 8.063 ; Rise       ; CLOCK_50                              ;
; BCK       ; CLOCK_50   ; 7.077 ; 7.077 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 6.993 ; 6.993 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 5.842 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 5.842 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDR2     ; CLOCK_50   ; 7.955 ; 7.955 ; Rise       ; CLOCK_50                              ;
; SCK       ; CLOCK_50   ; 8.063 ; 8.063 ; Rise       ; CLOCK_50                              ;
; BCK       ; CLOCK_50   ; 7.077 ; 7.077 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 6.993 ; 6.993 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 5.842 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 5.842 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset_n    ; LEDR0       ;    ; 9.658 ; 9.658 ;    ;
; start_n    ; LEDR1       ;    ; 9.659 ; 9.659 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset_n    ; LEDR0       ;    ; 9.658 ; 9.658 ;    ;
; start_n    ; LEDR1       ;    ; 9.659 ; 9.659 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 17.085 ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 57.018 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.215 ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.083 ; -0.913        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Removal Summary                                    ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.916 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 9.000  ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 28.523 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.085 ; dac_adc_test:test0|check              ; dac_adc_test:test0|check              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.947      ;
; 17.482 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|check              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.619     ; 1.931      ;
; 19.180 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_begin ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.852      ;
; 19.516 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.516      ;
; 19.516 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.516      ;
; 19.665 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.367      ;
; 19.665 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.367      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 57.018 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.061      ;
; 57.075 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.004      ;
; 57.112 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.967      ;
; 57.148 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.931      ;
; 57.264 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.815      ;
; 57.304 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.775      ;
; 57.385 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.694      ;
; 57.623 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.456      ;
; 57.623 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.456      ;
; 57.641 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.438      ;
; 57.680 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.399      ;
; 57.680 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.399      ;
; 57.717 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.362      ;
; 57.717 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.362      ;
; 57.753 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.326      ;
; 57.753 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.326      ;
; 57.916 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.163      ;
; 57.924 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.155      ;
; 57.956 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.123      ;
; 57.964 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.115      ;
; 58.037 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.042      ;
; 58.045 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.034      ;
; 58.130 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.949      ;
; 58.165 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.914      ;
; 58.187 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.892      ;
; 58.222 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.857      ;
; 58.224 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.855      ;
; 58.259 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.820      ;
; 58.259 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.820      ;
; 58.260 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.819      ;
; 58.293 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.786      ;
; 58.294 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.785      ;
; 58.295 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.784      ;
; 58.301 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.778      ;
; 58.316 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.763      ;
; 58.329 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.750      ;
; 58.347 ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.732      ;
; 58.351 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.728      ;
; 58.353 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.726      ;
; 58.416 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.663      ;
; 58.468 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.611      ;
; 58.469 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.610      ;
; 58.481 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.598      ;
; 58.489 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.590      ;
; 58.489 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.590      ;
; 58.491 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.588      ;
; 58.556 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.523      ;
; 58.597 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.482      ;
; 58.688 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.391      ;
; 58.712 ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.367      ;
; 58.712 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.367      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                 ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.364 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.700 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_begin ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.852      ;
; 2.398 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|check              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.619     ; 1.931      ;
; 2.795 ; dac_adc_test:test0|check              ; dac_adc_test:test0|check              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.947      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.330 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.371 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.436 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.588      ;
; 0.438 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.438 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.446 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.458 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.610      ;
; 0.459 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.611      ;
; 0.511 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.574 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.726      ;
; 0.576 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.580 ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.585 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.737      ;
; 0.598 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.611 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.763      ;
; 0.611 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.763      ;
; 0.626 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.632 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.633 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.634 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.667 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.819      ;
; 0.668 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.668 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.703 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.855      ;
; 0.705 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.857      ;
; 0.740 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.762 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.769 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.784 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.784 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.795 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.947      ;
; 0.797 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.949      ;
; 0.898 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.901 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.925 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.077      ;
; 0.951 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.961 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.113      ;
; 0.987 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.139      ;
; 1.046 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.198      ;
; 1.049 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.201      ;
; 1.227 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.379      ;
; 1.286 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.438      ;
; 1.286 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.438      ;
; 1.326 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.362 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.375 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.384 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.391 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.543      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                           ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
; -0.083 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -0.318     ; 0.737      ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                           ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
; 0.916 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -0.318     ; 0.737      ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test:test0|check                ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test:test0|check                ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_begin   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_begin   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle2   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle2   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test0|check|clk                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test0|check|clk                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_begin|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_begin|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_idle2|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_idle2|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_idle|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_idle|clk                  ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK|combout                                 ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK|datac                                   ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK~clkctrl|inclk[0]                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK~clkctrl|outclk                          ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|inclk[0] ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|outclk   ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[0]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[1]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[2]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[3]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[4]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[5]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[6]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[7]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|running_clk|clk                     ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|count[1]|clk                          ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|running_clk|clk                       ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK|combout                                 ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK|datac                                   ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK~clkctrl|inclk[0]                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|SCK~clkctrl|outclk                          ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|inclk[0] ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|outclk   ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[0]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[1]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[2]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[3]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[4]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[5]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[6]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[7]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|running_clk|clk                     ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|count[1]|clk                          ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|running_clk|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset_n   ; CLOCK_50   ; 4.289 ; 4.289 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; 2.246 ; 2.246 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset_n   ; CLOCK_50   ; -2.134 ; -2.134 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; -1.845 ; -1.845 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDR2     ; CLOCK_50   ; 4.299 ; 4.299 ; Rise       ; CLOCK_50                              ;
; SCK       ; CLOCK_50   ; 4.281 ; 4.281 ; Rise       ; CLOCK_50                              ;
; BCK       ; CLOCK_50   ; 3.731 ; 3.731 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 3.676 ; 3.676 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 2.899 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 2.899 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDR2     ; CLOCK_50   ; 4.299 ; 4.299 ; Rise       ; CLOCK_50                              ;
; SCK       ; CLOCK_50   ; 4.281 ; 4.281 ; Rise       ; CLOCK_50                              ;
; BCK       ; CLOCK_50   ; 3.731 ; 3.731 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 3.676 ; 3.676 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 2.899 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 2.899 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset_n    ; LEDR0       ;    ; 5.567 ; 5.567 ;    ;
; start_n    ; LEDR1       ;    ; 5.483 ; 5.483 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset_n    ; LEDR0       ;    ; 5.567 ; 5.567 ;    ;
; start_n    ; LEDR1       ;    ; 5.483 ; 5.483 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; 13.958 ; 0.215 ; -0.517   ; 0.916   ; 9.000               ;
;  CLOCK_50                              ; 13.958 ; 0.215 ; N/A      ; N/A     ; 9.000               ;
;  test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 54.556 ; 0.215 ; -0.517   ; 0.916   ; 28.523              ;
; Design-wide TNS                        ; 0.0    ; 0.0   ; -5.687   ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000  ; 0.000 ; -5.687   ; 0.000   ; 0.000               ;
+----------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset_n   ; CLOCK_50   ; 7.978 ; 7.978 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; 4.238 ; 4.238 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset_n   ; CLOCK_50   ; -2.134 ; -2.134 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; -1.845 ; -1.845 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDR2     ; CLOCK_50   ; 7.955 ; 7.955 ; Rise       ; CLOCK_50                              ;
; SCK       ; CLOCK_50   ; 8.063 ; 8.063 ; Rise       ; CLOCK_50                              ;
; BCK       ; CLOCK_50   ; 7.077 ; 7.077 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 6.993 ; 6.993 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 5.842 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 5.842 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDR2     ; CLOCK_50   ; 4.299 ; 4.299 ; Rise       ; CLOCK_50                              ;
; SCK       ; CLOCK_50   ; 4.281 ; 4.281 ; Rise       ; CLOCK_50                              ;
; BCK       ; CLOCK_50   ; 3.731 ; 3.731 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 3.676 ; 3.676 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 2.899 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 2.899 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset_n    ; LEDR0       ;    ; 9.658 ; 9.658 ;    ;
; start_n    ; LEDR1       ;    ; 9.659 ; 9.659 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset_n    ; LEDR0       ;    ; 5.567 ; 5.567 ;    ;
; start_n    ; LEDR1       ;    ; 5.483 ; 5.483 ;    ;
+------------+-------------+----+-------+-------+----+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 7        ; 0        ; 0        ; 0        ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 135      ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 7        ; 0        ; 0        ; 0        ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 135      ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+---------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+---------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar 30 18:33:18 2016
Info: Command: quartus_sta Final_Project -c Final_Project
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'clk_pll/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Final_Project.out.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {test0|dac_pll|altpll_0|sd1|pll|inclk[0]} -divide_by 62 -multiply_by 21 -duty_cycle 50.00 -name {test0|dac_pll|altpll_0|sd1|pll|clk[0]} {test0|dac_pll|altpll_0|sd1|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 13.958
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.958         0.000 CLOCK_50 
    Info (332119):    54.556         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case recovery slack is -0.517
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.517        -5.687 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.240
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.240         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    28.523         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.085
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.085         0.000 CLOCK_50 
    Info (332119):    57.018         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case recovery slack is -0.083
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.083        -0.913 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.916
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.916         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    28.523         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 446 megabytes
    Info: Processing ended: Wed Mar 30 18:33:19 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


