#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c21386ea10 .scope module, "EX_tb" "EX_tb" 2 1;
 .timescale 0 0;
v000001c213810c00_0 .var "A", 31 0;
v000001c213810d40_0 .net "Alu_out", 31 0, v000001c2137b28e0_0;  1 drivers
v000001c213810ca0_0 .var "B", 31 0;
v000001c2138112e0_0 .var "PC_in2", 31 0;
v000001c213810de0_0 .var "PC_n2", 31 0;
v000001c213810f20_0 .net "PC_next_in", 31 0, v000001c2137ae190_0;  1 drivers
v000001c213811100_0 .net "alu_out_n", 31 0, v000001c2138111a0_0;  1 drivers
v000001c213811380_0 .var "alu_select", 3 0;
v000001c213811420_0 .var "branch_n", 0 0;
v000001c213812610_0 .var "clk", 0 0;
v000001c2138126b0_0 .var "instr_n", 31 0;
v000001c2138124d0_0 .var "jumpl_n", 0 0;
v000001c213812750_0 .var "mem_read_n", 0 0;
v000001c213812570_0 .net "mem_read_n2", 0 0, v000001c213810e80_0;  1 drivers
v000001c213811cb0_0 .var "mem_to_reg_n", 0 0;
v000001c2138122f0_0 .net "mem_to_reg_n2", 0 0, v000001c213811600_0;  1 drivers
v000001c213811990_0 .var "mem_write_n", 0 0;
v000001c213811a30_0 .net "mem_write_n2", 0 0, v000001c213811240_0;  1 drivers
v000001c213812390_0 .var "reset", 0 0;
v000001c2138136f0_0 .net "rs2_data_n", 31 0, v000001c213810b60_0;  1 drivers
v000001c2138127f0_0 .var "rs2data", 31 0;
v000001c213812cf0_0 .net "writeback", 31 0, L_000001c213813510;  1 drivers
v000001c213812430_0 .net "zerof", 0 0, v000001c2137b2a20_0;  1 drivers
S_000001c21386eba0 .scope module, "WB" "mux3" 2 20, 3 1 0, S_000001c21386ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jumpl_en";
    .port_info 1 /INPUT 32 "PC_new";
    .port_info 2 /INPUT 32 "alu_result";
    .port_info 3 /OUTPUT 32 "write_back";
v000001c2137732d0_0 .net "PC_new", 31 0, v000001c2138112e0_0;  1 drivers
v000001c213772f40_0 .net "alu_result", 31 0, v000001c2137b28e0_0;  alias, 1 drivers
v000001c213799cd0_0 .net "jumpl_en", 0 0, v000001c2138124d0_0;  1 drivers
v000001c2137a90d0_0 .net "write_back", 31 0, L_000001c213813510;  alias, 1 drivers
L_000001c213813510 .functor MUXZ 32, v000001c2137b28e0_0, v000001c2138112e0_0, v000001c2138124d0_0, C4<>;
S_000001c21386ed30 .scope module, "alu" "ALU" 2 12, 4 1 0, S_000001c21386ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "sel";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zeroflag";
v000001c2137b27a0_0 .net "A", 31 0, v000001c213810c00_0;  1 drivers
v000001c2137b2840_0 .net "B", 31 0, v000001c213810ca0_0;  1 drivers
v000001c2137b28e0_0 .var "out", 31 0;
v000001c2137b2980_0 .net "sel", 3 0, v000001c213811380_0;  1 drivers
v000001c2137b2a20_0 .var "zeroflag", 0 0;
E_000001c21379d5c0 .event anyedge, v000001c2137b2980_0, v000001c2137b27a0_0, v000001c2137b2840_0, v000001c213772f40_0;
S_000001c2137b2ac0 .scope module, "pc" "mux2" 2 27, 5 1 0, S_000001c21386ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "PC_new";
    .port_info 2 /INPUT 1 "jumpl_en";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 1 "branch_en";
    .port_info 5 /INPUT 1 "zeroflag";
    .port_info 6 /OUTPUT 32 "PC_next";
v000001c2137ae050_0 .net "PC", 31 0, v000001c2138112e0_0;  alias, 1 drivers
v000001c2137ae0f0_0 .net "PC_new", 31 0, v000001c213810de0_0;  1 drivers
v000001c2137ae190_0 .var "PC_next", 31 0;
v000001c213811740_0 .net "branch_en", 0 0, v000001c213811420_0;  1 drivers
v000001c213810fc0_0 .net "instruction", 31 0, v000001c2138126b0_0;  1 drivers
v000001c213811060_0 .net "jumpl_en", 0 0, v000001c2138124d0_0;  alias, 1 drivers
v000001c213811560_0 .net "zeroflag", 0 0, v000001c2137b2a20_0;  alias, 1 drivers
E_000001c21379d200/0 .event anyedge, v000001c213799cd0_0, v000001c2137732d0_0, v000001c213810fc0_0, v000001c213811740_0;
E_000001c21379d200/1 .event anyedge, v000001c2137b2a20_0, v000001c2137ae0f0_0;
E_000001c21379d200 .event/or E_000001c21379d200/0, E_000001c21379d200/1;
S_000001c2137ae230 .scope module, "uut" "EX_MEM" 2 38, 6 1 0, S_000001c21386ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 32 "alu_out";
    .port_info 6 /INPUT 32 "rs2_data";
    .port_info 7 /OUTPUT 1 "mem_to_reg_n2";
    .port_info 8 /OUTPUT 1 "mem_read_n2";
    .port_info 9 /OUTPUT 1 "mem_write_n2";
    .port_info 10 /OUTPUT 32 "alu_out_n";
    .port_info 11 /OUTPUT 32 "rs2_data_n";
v000001c2138116a0_0 .net "alu_out", 31 0, v000001c2137b28e0_0;  alias, 1 drivers
v000001c2138111a0_0 .var "alu_out_n", 31 0;
v000001c2138117e0_0 .net "clk", 0 0, v000001c213812610_0;  1 drivers
v000001c2138114c0_0 .net "mem_read", 0 0, v000001c213812750_0;  1 drivers
v000001c213810e80_0 .var "mem_read_n2", 0 0;
v000001c2138108e0_0 .net "mem_to_reg", 0 0, v000001c213811cb0_0;  1 drivers
v000001c213811600_0 .var "mem_to_reg_n2", 0 0;
v000001c213810980_0 .net "mem_write", 0 0, v000001c213811990_0;  1 drivers
v000001c213811240_0 .var "mem_write_n2", 0 0;
v000001c213810a20_0 .net "reset", 0 0, v000001c213812390_0;  1 drivers
v000001c213810ac0_0 .net "rs2_data", 31 0, v000001c2138127f0_0;  1 drivers
v000001c213810b60_0 .var "rs2_data_n", 31 0;
E_000001c21379d280 .event posedge, v000001c2138117e0_0;
    .scope S_000001c21386ed30;
T_0 ;
    %wait E_000001c21379d5c0;
    %load/vec4 v000001c2137b2980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v000001c2137b27a0_0;
    %load/vec4 v000001c2137b2840_0;
    %add;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v000001c2137b27a0_0;
    %load/vec4 v000001c2137b2840_0;
    %sub;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v000001c2137b27a0_0;
    %load/vec4 v000001c2137b2840_0;
    %xor;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v000001c2137b27a0_0;
    %load/vec4 v000001c2137b2840_0;
    %or;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v000001c2137b27a0_0;
    %load/vec4 v000001c2137b2840_0;
    %and;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v000001c2137b27a0_0;
    %ix/getv 4, v000001c2137b2840_0;
    %shiftl 4;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v000001c2137b27a0_0;
    %ix/getv 4, v000001c2137b2840_0;
    %shiftr 4;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v000001c2137b27a0_0;
    %ix/getv 4, v000001c2137b2840_0;
    %shiftr 4;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v000001c2137b27a0_0;
    %load/vec4 v000001c2137b2840_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v000001c2137b27a0_0;
    %load/vec4 v000001c2137b2840_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v000001c2137b28e0_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %load/vec4 v000001c2137b28e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c2137b2a20_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c2137b2ac0;
T_1 ;
    %wait E_000001c21379d200;
    %load/vec4 v000001c213811060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001c2137ae050_0;
    %load/vec4 v000001c213810fc0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001c213810fc0_0;
    %parti/s 20, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001c2137ae190_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c213811740_0;
    %load/vec4 v000001c213811560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001c2137ae050_0;
    %load/vec4 v000001c213810fc0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001c213810fc0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001c213810fc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c213810fc0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001c2137ae190_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001c2137ae0f0_0;
    %store/vec4 v000001c2137ae190_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c2137ae230;
T_2 ;
    %wait E_000001c21379d280;
    %load/vec4 v000001c213810a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c213811600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c213810e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c213811240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c2138111a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c213810b60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c2138108e0_0;
    %assign/vec4 v000001c213811600_0, 0;
    %load/vec4 v000001c2138114c0_0;
    %assign/vec4 v000001c213810e80_0, 0;
    %load/vec4 v000001c213810980_0;
    %assign/vec4 v000001c213811240_0, 0;
    %load/vec4 v000001c2138116a0_0;
    %assign/vec4 v000001c2138111a0_0, 0;
    %load/vec4 v000001c213810ac0_0;
    %assign/vec4 v000001c213810b60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c21386ea10;
T_3 ;
    %delay 10, 0;
    %load/vec4 v000001c213812610_0;
    %inv;
    %store/vec4 v000001c213812610_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c21386ea10;
T_4 ;
    %vpi_call 2 54 "$dumpfile", "EX_tb_test.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c21386ea10 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001c21386ea10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c213812610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c213812390_0, 0, 1;
    %pushi/vec4 2130611, 0, 32;
    %store/vec4 v000001c2138126b0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001c213810c00_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001c213810ca0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c213811380_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c213811cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c213812750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c213811990_0, 0, 1;
    %load/vec4 v000001c213810ca0_0;
    %store/vec4 v000001c2138127f0_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c213812390_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 71 "$strobe", "ADD -> alu_out_n = %d, rs2_data_n = %d", v000001c213811100_0, v000001c2138136f0_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 12788483, 0, 32;
    %store/vec4 v000001c2138126b0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001c213810c00_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001c213810ca0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c213811380_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c213811cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c213812750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c213811990_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 80 "$strobe", "LW  -> alu_out_n = %d, rs2_data_n = %d", v000001c213811100_0, v000001c2138136f0_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 7545379, 0, 32;
    %store/vec4 v000001c2138126b0_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v000001c213810c00_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001c213810ca0_0, 0, 32;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v000001c2138127f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c213811380_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c213811cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c213812750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c213811990_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 90 "$strobe", "ADD -> alu_out_n = %d, rs2_data_n = %d", v000001c213811100_0, v000001c2138136f0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "EX_tb.v";
    "mux3.v";
    "ALU.v";
    "mux2.v";
    "EX_MEM.v";
