INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/ConstantUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstantUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/InstructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecoder
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/InstructionDecoder.v:271]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MuxA_2In1Out
INFO: [VRFC 10-311] analyzing module MuxB_2In1Out
INFO: [VRFC 10-311] analyzing module MuxD_3In1Out
INFO: [VRFC 10-311] analyzing module MuxC_4In1Out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
INFO: [VRFC 10-2458] undeclared symbol w_InputPortData, assumed default net type wire [C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/Pipeline.v:259]
INFO: [VRFC 10-2458] undeclared symbol w_InputPortKeyBoard, assumed default net type wire [C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/Pipeline.v:259]
INFO: [VRFC 10-2458] undeclared symbol w_D, assumed default net type wire [C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/Pipeline.v:259]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/ProgramMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deepp/OneDrive - The University of Texas at Dallas/UTD STUDY/EEDG6302 MICROPROCESSOR AND EMBEDDED SYSTEMS/Project1/DataMemory/DataMemory.srcs/sim_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
