// Seed: 2845022661
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_19;
  ;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    input supply0 id_4
    , id_7,
    output wand id_5
);
  wire id_8;
  always @(posedge id_8, -1'b0) begin : LABEL_0
    $clog2(21);
    ;
  end
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_8,
      id_7,
      id_8,
      id_8,
      id_8
  );
endmodule
