#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028f98db9e20 .scope module, "layer3_discriminator_tb" "layer3_discriminator_tb" 2 3;
 .timescale -9 -12;
v0000028f98e0c8a0_0 .var "clk", 0 0;
v0000028f98e0cee0_0 .net "decision_real", 0 0, v0000028f98e0cb20_0;  1 drivers
v0000028f98e0c800_0 .net "done", 0 0, v0000028f98e0dfc0_0;  1 drivers
v0000028f98e0c300_0 .var/s "flat_input", 511 0;
v0000028f98e0d520_0 .var/i "i_pack", 31 0;
v0000028f98e0dac0 .array/s "inputs", 31 0, 15 0;
v0000028f98e0cd00_0 .var/i "k", 31 0;
v0000028f98e0d020_0 .var "rst", 0 0;
v0000028f98e0d480_0 .net/s "score_out", 15 0, v0000028f98e0c940_0;  1 drivers
v0000028f98e0d700_0 .var "start", 0 0;
E_0000028f98db0ac0 .event anyedge, v0000028f98e0dfc0_0;
E_0000028f98db0040 .event posedge, v0000028f98db3360_0;
v0000028f98e0dac0_0 .array/port v0000028f98e0dac0, 0;
v0000028f98e0dac0_1 .array/port v0000028f98e0dac0, 1;
v0000028f98e0dac0_2 .array/port v0000028f98e0dac0, 2;
v0000028f98e0dac0_3 .array/port v0000028f98e0dac0, 3;
E_0000028f98db0300/0 .event anyedge, v0000028f98e0dac0_0, v0000028f98e0dac0_1, v0000028f98e0dac0_2, v0000028f98e0dac0_3;
v0000028f98e0dac0_4 .array/port v0000028f98e0dac0, 4;
v0000028f98e0dac0_5 .array/port v0000028f98e0dac0, 5;
v0000028f98e0dac0_6 .array/port v0000028f98e0dac0, 6;
v0000028f98e0dac0_7 .array/port v0000028f98e0dac0, 7;
E_0000028f98db0300/1 .event anyedge, v0000028f98e0dac0_4, v0000028f98e0dac0_5, v0000028f98e0dac0_6, v0000028f98e0dac0_7;
v0000028f98e0dac0_8 .array/port v0000028f98e0dac0, 8;
v0000028f98e0dac0_9 .array/port v0000028f98e0dac0, 9;
v0000028f98e0dac0_10 .array/port v0000028f98e0dac0, 10;
v0000028f98e0dac0_11 .array/port v0000028f98e0dac0, 11;
E_0000028f98db0300/2 .event anyedge, v0000028f98e0dac0_8, v0000028f98e0dac0_9, v0000028f98e0dac0_10, v0000028f98e0dac0_11;
v0000028f98e0dac0_12 .array/port v0000028f98e0dac0, 12;
v0000028f98e0dac0_13 .array/port v0000028f98e0dac0, 13;
v0000028f98e0dac0_14 .array/port v0000028f98e0dac0, 14;
v0000028f98e0dac0_15 .array/port v0000028f98e0dac0, 15;
E_0000028f98db0300/3 .event anyedge, v0000028f98e0dac0_12, v0000028f98e0dac0_13, v0000028f98e0dac0_14, v0000028f98e0dac0_15;
v0000028f98e0dac0_16 .array/port v0000028f98e0dac0, 16;
v0000028f98e0dac0_17 .array/port v0000028f98e0dac0, 17;
v0000028f98e0dac0_18 .array/port v0000028f98e0dac0, 18;
v0000028f98e0dac0_19 .array/port v0000028f98e0dac0, 19;
E_0000028f98db0300/4 .event anyedge, v0000028f98e0dac0_16, v0000028f98e0dac0_17, v0000028f98e0dac0_18, v0000028f98e0dac0_19;
v0000028f98e0dac0_20 .array/port v0000028f98e0dac0, 20;
v0000028f98e0dac0_21 .array/port v0000028f98e0dac0, 21;
v0000028f98e0dac0_22 .array/port v0000028f98e0dac0, 22;
v0000028f98e0dac0_23 .array/port v0000028f98e0dac0, 23;
E_0000028f98db0300/5 .event anyedge, v0000028f98e0dac0_20, v0000028f98e0dac0_21, v0000028f98e0dac0_22, v0000028f98e0dac0_23;
v0000028f98e0dac0_24 .array/port v0000028f98e0dac0, 24;
v0000028f98e0dac0_25 .array/port v0000028f98e0dac0, 25;
v0000028f98e0dac0_26 .array/port v0000028f98e0dac0, 26;
v0000028f98e0dac0_27 .array/port v0000028f98e0dac0, 27;
E_0000028f98db0300/6 .event anyedge, v0000028f98e0dac0_24, v0000028f98e0dac0_25, v0000028f98e0dac0_26, v0000028f98e0dac0_27;
v0000028f98e0dac0_28 .array/port v0000028f98e0dac0, 28;
v0000028f98e0dac0_29 .array/port v0000028f98e0dac0, 29;
v0000028f98e0dac0_30 .array/port v0000028f98e0dac0, 30;
v0000028f98e0dac0_31 .array/port v0000028f98e0dac0, 31;
E_0000028f98db0300/7 .event anyedge, v0000028f98e0dac0_28, v0000028f98e0dac0_29, v0000028f98e0dac0_30, v0000028f98e0dac0_31;
E_0000028f98db0300 .event/or E_0000028f98db0300/0, E_0000028f98db0300/1, E_0000028f98db0300/2, E_0000028f98db0300/3, E_0000028f98db0300/4, E_0000028f98db0300/5, E_0000028f98db0300/6, E_0000028f98db0300/7;
S_0000028f98d90e30 .scope function.real, "q8_8_to_real" "q8_8_to_real" 2 37, 2 37 0, S_0000028f98db9e20;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_0000028f98d90e30
v0000028f98db35e0_0 .var/s "val", 15 0;
TD_layer3_discriminator_tb.q8_8_to_real ;
    %load/vec4 v0000028f98db35e0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_0000028f98d93370 .scope module, "uut" "layer3_discriminator" 2 18, 3 1 0, S_0000028f98db9e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v0000028f98db3400_0 .net *"_ivl_0", 31 0, L_0000028f98e0c580;  1 drivers
v0000028f98db3220_0 .net *"_ivl_11", 31 0, L_0000028f98e0c440;  1 drivers
L_0000028f98e50160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028f98db32c0_0 .net/2u *"_ivl_12", 31 0, L_0000028f98e50160;  1 drivers
v0000028f98db34a0_0 .net *"_ivl_14", 31 0, L_0000028f98e0d2a0;  1 drivers
v0000028f98db3a40_0 .net *"_ivl_16", 33 0, L_0000028f98e0c1c0;  1 drivers
L_0000028f98e501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028f98db3720_0 .net *"_ivl_19", 1 0, L_0000028f98e501a8;  1 drivers
L_0000028f98e501f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000028f98db30e0_0 .net/2s *"_ivl_20", 33 0, L_0000028f98e501f0;  1 drivers
v0000028f98db3b80_0 .net/s *"_ivl_22", 33 0, L_0000028f98e0cda0;  1 drivers
v0000028f98db3900_0 .net/s *"_ivl_26", 31 0, L_0000028f98e0c120;  1 drivers
v0000028f98db3860_0 .net *"_ivl_28", 15 0, L_0000028f98e0d0c0;  1 drivers
L_0000028f98e50088 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f98db3680_0 .net *"_ivl_3", 25 0, L_0000028f98e50088;  1 drivers
v0000028f98db3ae0_0 .net *"_ivl_30", 6 0, L_0000028f98e0d160;  1 drivers
L_0000028f98e50238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028f98db37c0_0 .net *"_ivl_33", 0 0, L_0000028f98e50238;  1 drivers
v0000028f98db2e60_0 .net/s *"_ivl_34", 31 0, L_0000028f98e0c260;  1 drivers
L_0000028f98e500d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028f98db3c20_0 .net/2u *"_ivl_4", 31 0, L_0000028f98e500d0;  1 drivers
v0000028f98db2d20_0 .net *"_ivl_6", 31 0, L_0000028f98e0c9e0;  1 drivers
L_0000028f98e50118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000028f98db2f00_0 .net/2u *"_ivl_8", 31 0, L_0000028f98e50118;  1 drivers
v0000028f98db2dc0_0 .var/s "accumulator", 31 0;
v0000028f98db2fa0_0 .var/s "bias_shifted", 31 0;
v0000028f98db3040_0 .var "busy", 0 0;
v0000028f98db3360_0 .net "clk", 0 0, v0000028f98e0c8a0_0;  1 drivers
v0000028f98e0d8e0_0 .net/s "current_input", 15 0, L_0000028f98e0ce40;  1 drivers
v0000028f98e0cf80_0 .net/s "current_product", 31 0, L_0000028f98e0df20;  1 drivers
v0000028f98e0cb20_0 .var "decision_real", 0 0;
v0000028f98e0dfc0_0 .var "done", 0 0;
v0000028f98e0de80_0 .net/s "flat_input_flat", 511 0, v0000028f98e0c300_0;  1 drivers
v0000028f98e0d200_0 .var "input_idx", 5 0;
v0000028f98e0c4e0 .array/s "layer3_disc_bias", 0 0, 15 0;
v0000028f98e0d7a0 .array/s "layer3_disc_weights", 31 0, 15 0;
v0000028f98e0c620_0 .net/s "next_acc", 31 0, L_0000028f98e0c3a0;  1 drivers
v0000028f98e0cc60_0 .net "rst", 0 0, v0000028f98e0d020_0;  1 drivers
v0000028f98e0c940_0 .var/s "score_out", 15 0;
v0000028f98e0cbc0_0 .net "start", 0 0, v0000028f98e0d700_0;  1 drivers
E_0000028f98db0000 .event posedge, v0000028f98e0cc60_0, v0000028f98db3360_0;
L_0000028f98e0c580 .concat [ 6 26 0 0], v0000028f98e0d200_0, L_0000028f98e50088;
L_0000028f98e0c9e0 .arith/sum 32, L_0000028f98e0c580, L_0000028f98e500d0;
L_0000028f98e0c440 .arith/mult 32, L_0000028f98e0c9e0, L_0000028f98e50118;
L_0000028f98e0d2a0 .arith/sub 32, L_0000028f98e0c440, L_0000028f98e50160;
L_0000028f98e0c1c0 .concat [ 32 2 0 0], L_0000028f98e0d2a0, L_0000028f98e501a8;
L_0000028f98e0cda0 .arith/sub 34, L_0000028f98e0c1c0, L_0000028f98e501f0;
L_0000028f98e0ce40 .part/v.s v0000028f98e0c300_0, L_0000028f98e0cda0, 16;
L_0000028f98e0c120 .extend/s 32, L_0000028f98e0ce40;
L_0000028f98e0d0c0 .array/port v0000028f98e0d7a0, L_0000028f98e0d160;
L_0000028f98e0d160 .concat [ 6 1 0 0], v0000028f98e0d200_0, L_0000028f98e50238;
L_0000028f98e0c260 .extend/s 32, L_0000028f98e0d0c0;
L_0000028f98e0df20 .arith/mult 32, L_0000028f98e0c120, L_0000028f98e0c260;
L_0000028f98e0c3a0 .arith/sum 32, v0000028f98db2dc0_0, L_0000028f98e0df20;
    .scope S_0000028f98d93370;
T_1 ;
    %vpi_call 3 22 "$readmemh", "hex_data/Discriminator_Layer3_Weights_All.hex", v0000028f98e0d7a0 {0 0 0};
    %vpi_call 3 23 "$readmemh", "hex_data/Discriminator_Layer3_Biases_All.hex", v0000028f98e0c4e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000028f98d93370;
T_2 ;
    %wait E_0000028f98db0000;
    %load/vec4 v0000028f98e0cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000028f98e0d200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028f98db2dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028f98db2fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f98db3040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f98e0dfc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000028f98e0c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f98e0cb20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028f98e0cbc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000028f98db3040_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000028f98e0d200_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028f98e0c4e0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000028f98db2fa0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000028f98e0c4e0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000028f98db2dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f98db3040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f98e0dfc0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000028f98db3040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000028f98e0c620_0;
    %assign/vec4 v0000028f98db2dc0_0, 0;
    %load/vec4 v0000028f98e0d200_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v0000028f98e0c620_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v0000028f98e0c940_0, 0;
    %load/vec4 v0000028f98e0c620_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000028f98e0cb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f98db3040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f98e0dfc0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0000028f98e0d200_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000028f98e0d200_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000028f98e0dfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f98e0dfc0_0, 0;
T_2.11 ;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028f98db9e20;
T_3 ;
    %wait E_0000028f98db0300;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f98e0d520_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000028f98e0d520_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0000028f98e0d520_0;
    %load/vec4a v0000028f98e0dac0, 4;
    %load/vec4 v0000028f98e0d520_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000028f98e0c300_0, 4, 16;
    %load/vec4 v0000028f98e0d520_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f98e0d520_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028f98db9e20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f98e0c8a0_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0000028f98e0c8a0_0;
    %inv;
    %store/vec4 v0000028f98e0c8a0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000028f98db9e20;
T_5 ;
    %vpi_call 2 53 "$dumpfile", "discriminator_layer3_test.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028f98db9e20 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f98e0d020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f98e0d700_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f98e0d020_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f98e0cd00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000028f98e0cd00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000028f98e0cd00_0;
    %store/vec4a v0000028f98e0dac0, 4, 0;
    %load/vec4 v0000028f98e0cd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f98e0cd00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 67 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 68 "$display", "   TESTING DISCRIMINATOR LAYER 3 (FINAL)" {0 0 0};
    %vpi_call 2 69 "$display", "   32 inputs -> 1 output (REAL/FAKE decision)" {0 0 0};
    %vpi_call 2 70 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 73 "$display", "\012Test Case 1: Zero Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f98e0cd00_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000028f98e0cd00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000028f98e0cd00_0;
    %store/vec4a v0000028f98e0dac0, 4, 0;
    %load/vec4 v0000028f98e0cd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f98e0cd00_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %wait E_0000028f98db0040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f98e0d700_0, 0, 1;
    %wait E_0000028f98db0040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f98e0d700_0, 0, 1;
T_5.4 ;
    %load/vec4 v0000028f98e0c800_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0000028f98db0ac0;
    %jmp T_5.4;
T_5.5 ;
    %delay 1000, 0;
    %load/vec4 v0000028f98e0d480_0;
    %store/vec4 v0000028f98db35e0_0, 0, 16;
    %callf/real TD_layer3_discriminator_tb.q8_8_to_real, S_0000028f98d90e30;
    %vpi_call 2 86 "$display", "Output Score (zero input): %f (hex: %h)", W<0,r>, v0000028f98e0d480_0 {0 1 0};
    %vpi_call 2 89 "$display", "Decision: %b (1=REAL, 0=FAKE)", v0000028f98e0cee0_0 {0 0 0};
    %vpi_call 2 92 "$display", "\012Test Case 2: Random Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f98e0cd00_0, 0, 32;
T_5.6 ;
    %load/vec4 v0000028f98e0cd00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.7, 5;
    %vpi_func 2 94 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 16;
    %ix/getv/s 4, v0000028f98e0cd00_0;
    %store/vec4a v0000028f98e0dac0, 4, 0;
    %load/vec4 v0000028f98e0cd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f98e0cd00_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %wait E_0000028f98db0040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f98e0d700_0, 0, 1;
    %wait E_0000028f98db0040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f98e0d700_0, 0, 1;
T_5.8 ;
    %load/vec4 v0000028f98e0c800_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.9, 6;
    %wait E_0000028f98db0ac0;
    %jmp T_5.8;
T_5.9 ;
    %delay 1000, 0;
    %load/vec4 v0000028f98e0d480_0;
    %store/vec4 v0000028f98db35e0_0, 0, 16;
    %callf/real TD_layer3_discriminator_tb.q8_8_to_real, S_0000028f98d90e30;
    %vpi_call 2 105 "$display", "Output Score (random input): %f (hex: %h)", W<0,r>, v0000028f98e0d480_0 {0 1 0};
    %vpi_call 2 108 "$display", "Decision: %b (1=REAL, 0=FAKE)", v0000028f98e0cee0_0 {0 0 0};
    %vpi_call 2 111 "$display", "\012Test Case 3: Large Positive Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f98e0cd00_0, 0, 32;
T_5.10 ;
    %load/vec4 v0000028f98e0cd00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.11, 5;
    %pushi/vec4 100, 0, 16;
    %ix/getv/s 4, v0000028f98e0cd00_0;
    %store/vec4a v0000028f98e0dac0, 4, 0;
    %load/vec4 v0000028f98e0cd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f98e0cd00_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %wait E_0000028f98db0040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f98e0d700_0, 0, 1;
    %wait E_0000028f98db0040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f98e0d700_0, 0, 1;
T_5.12 ;
    %load/vec4 v0000028f98e0c800_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.13, 6;
    %wait E_0000028f98db0ac0;
    %jmp T_5.12;
T_5.13 ;
    %delay 1000, 0;
    %load/vec4 v0000028f98e0d480_0;
    %store/vec4 v0000028f98db35e0_0, 0, 16;
    %callf/real TD_layer3_discriminator_tb.q8_8_to_real, S_0000028f98d90e30;
    %vpi_call 2 124 "$display", "Output Score (positive input): %f (hex: %h)", W<0,r>, v0000028f98e0d480_0 {0 1 0};
    %vpi_call 2 127 "$display", "Decision: %b (1=REAL, 0=FAKE)", v0000028f98e0cee0_0 {0 0 0};
    %vpi_call 2 129 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 130 "$display", "Layer 3 Test Complete" {0 0 0};
    %vpi_call 2 131 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "layer3_discriminator_tb.v";
    "layer3_discriminator.v";
