EDA Netlist Writer report for bits_counter
Tue May 25 14:55:33 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Summary
  4. Legal Notice
  5. Flow Summary
  6. Flow Settings
  7. Flow Non-Default Global Settings
  8. Flow Elapsed Time
  9. Flow OS Summary
 10. Flow Log
 11. Analysis & Synthesis Summary
 12. Analysis & Synthesis Settings
 13. Parallel Compilation
 14. Analysis & Synthesis Source Files Read
 15. Analysis & Synthesis Resource Usage Summary
 16. Analysis & Synthesis Resource Utilization by Entity
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Analysis & Synthesis Messages
 20. Fitter Summary
 21. Fitter Settings
 22. Parallel Compilation
 23. Pin-Out File
 24. Fitter Resource Usage Summary
 25. Input Pins
 26. Output Pins
 27. I/O Bank Usage
 28. All Package Pins
 29. Output Pin Default Load For Reported TCO
 30. I/O Assignment Warnings
 31. Fitter Resource Utilization by Entity
 32. Delay Chain Summary
 33. Control Signals
 34. Global & Other Fast Signals
 35. Routing Usage Summary
 36. LAB Logic Elements
 37. LAB-wide Signals
 38. LAB Signals Sourced
 39. LAB Signals Sourced Out
 40. LAB Distinct Inputs
 41. Fitter Device Options
 42. Fitter Messages
 43. Fitter Suppressed Messages
 44. Assembler Summary
 45. Assembler Settings
 46. Assembler Generated Files
 47. Assembler Device Options: D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/output_files/bits_counter.pof
 48. Assembler Messages
 49. Legal Notice
 50. Timing Analyzer Summary
 51. Parallel Compilation
 52. Clocks
 53. Fmax Summary
 54. Setup Summary
 55. Hold Summary
 56. Recovery Summary
 57. Removal Summary
 58. Minimum Pulse Width Summary
 59. Setup: 'clk'
 60. Hold: 'clk'
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths Summary
 66. Clock Status Summary
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Unconstrained Input Ports
 70. Unconstrained Output Ports
 71. Timing Analyzer Messages
 72. Simulation Settings
 73. Simulation Generated Files
 74. Simulation Settings
 75. Simulation Generated Files
 76. EDA Netlist Writer Messages
 77. Flow Messages
 78. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Tue May 25 14:55:33 2021 ;
; Revision Name             ; bits_counter                          ;
; Top-level Entity Name     ; bits_counter                          ;
; Family                    ; MAX V                                 ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                              ;
+---------------------------+---------------------------------------------+
; EDA Netlist Writer Status ; Successful - Tue May 25 14:52:03 2021       ;
; Revision Name             ; bits_counter                                ;
; Top-level Entity Name     ; bits_counter                                ;
; Family                    ; MAX V                                       ;
; Simulation Files Creation ; Successful                                  ;
; Flow Status               ; Successful - Tue May 25 14:55:33 2021       ;
; Quartus Prime Version     ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
+---------------------------+---------------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Tue May 25 14:52:03 2021       ;
; Quartus Prime Version ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name         ; bits_counter                                ;
; Top-level Entity Name ; bits_counter                                ;
; Family                ; MAX V                                       ;
; Device                ; 5M570ZM100C5                                ;
; Timing Models         ; Final                                       ;
; Total logic elements  ; 3 / 570 ( < 1 % )                           ;
; Total pins            ; 8 / 74 ( 11 % )                             ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/25/2021 14:51:42 ;
; Main task         ; Compilation         ;
; Revision Name     ; bits_counter        ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                              ;
+---------------------------------------------------+---------------------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                                   ; Value                                                   ; Default Value ; Entity Name ; Section Id                        ;
+---------------------------------------------------+---------------------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                             ; 180886427360316.162192550210128                         ; --            ; --          ; --                                ;
; EDA_DESIGN_INSTANCE_NAME                          ; NA                                                      ; --            ; --          ; tb_bits_counter                   ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                   ; Off                                                     ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                   ; Off                                                     ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                   ; Off                                                     ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                   ; Off                                                     ; --            ; --          ; eda_board_design_symbol           ;
; EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT ; On                                                      ; --            ; --          ; eda_simulation                    ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH              ; tb_bits_counter                                         ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                            ; Verilog Hdl                                             ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                               ; ModelSim-Altera (Verilog)                               ; <None>        ; --          ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS                      ; TEST_BENCH_MODE                                         ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                               ; ../../Sequential_circuits/Counter/src/tb_bits_counter.v ; --            ; --          ; tb_bits_counter                   ;
; EDA_TEST_BENCH_MODULE_NAME                        ; tb_bits_counter                                         ; --            ; --          ; tb_bits_counter                   ;
; EDA_TEST_BENCH_NAME                               ; tb_bits_counter                                         ; --            ; --          ; eda_simulation                    ;
; EDA_TIME_SCALE                                    ; 1 ns                                                    ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP                            ; 85                                                      ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP                            ; 0                                                       ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION                     ; No Heat Sink With Still Air                             ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY                          ; output_files                                            ; --            ; --          ; --                                ;
+---------------------------------------------------+---------------------------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 4707 MB             ; 00:00:18                           ;
; Fitter               ; 00:00:01     ; 1.0                     ; 5335 MB             ; 00:00:02                           ;
; Assembler            ; 00:00:00     ; 1.0                     ; 4665 MB             ; 00:00:00                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4683 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4629 MB             ; 00:00:02                           ;
; Total                ; 00:00:18     ; --                      ; --                  ; 00:00:24                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-21J12OJ  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-21J12OJ  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-21J12OJ  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-21J12OJ  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-21J12OJ  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-21J12OJ  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off bits_counter -c bits_counter
quartus_fit --read_settings_files=off --write_settings_files=off bits_counter -c bits_counter
quartus_asm --read_settings_files=off --write_settings_files=off bits_counter -c bits_counter
quartus_sta bits_counter -c bits_counter
quartus_eda --read_settings_files=off --write_settings_files=off bits_counter -c bits_counter
quartus_eda --read_settings_files=on --write_settings_files=off bits_counter -c bits_counter



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue May 25 14:51:54 2021       ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; bits_counter                                ;
; Top-level Entity Name       ; bits_counter                                ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 3                                           ;
; Total pins                  ; 8                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M570ZM100C5       ;                    ;
; Top-level entity name                                            ; bits_counter       ; bits_counter       ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+------------------------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                         ; Library ;
+------------------------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------------+---------+
; ../../Sequential_circuits/Counter/src/bits_counter.v ; yes             ; User Verilog HDL File  ; D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Sequential_circuits/Counter/src/bits_counter.v ;         ;
+------------------------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Total logic elements                        ; 3             ;
;     -- Combinational with no register       ; 0             ;
;     -- Register only                        ; 0             ;
;     -- Combinational with a register        ; 3             ;
;                                             ;               ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1             ;
;     -- 3 input functions                    ; 1             ;
;     -- 2 input functions                    ; 1             ;
;     -- 1 input functions                    ; 0             ;
;     -- 0 input functions                    ; 0             ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 3             ;
;     -- arithmetic mode                      ; 0             ;
;     -- qfbk mode                            ; 0             ;
;     -- register cascade mode                ; 0             ;
;     -- synchronous clear/load mode          ; 0             ;
;     -- asynchronous clear/load mode         ; 0             ;
;                                             ;               ;
; Total registers                             ; 3             ;
; I/O pins                                    ; 8             ;
; Maximum fan-out node                        ; count[0]~reg0 ;
; Maximum fan-out                             ; 5             ;
; Total fan-out                               ; 18            ;
; Average fan-out                             ; 1.64          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+--------------+
; |bits_counter              ; 3 (3)       ; 3            ; 0          ; 8    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |bits_counter       ; bits_counter ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |bits_counter|count[0]~reg0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue May 25 14:51:42 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bits_counter -c bits_counter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /eda/digitalcircuit/my_digitalworks/my_digitalworks/sequential_circuits/counter/src/bits_counter.v
    Info (12023): Found entity 1: bits_counter File: D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Sequential_circuits/Counter/src/bits_counter.v Line: 1
Info (12127): Elaborating entity "bits_counter" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at bits_counter.v(14): truncated value with size 32 to match size of target (3) File: D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Sequential_circuits/Counter/src/bits_counter.v Line: 14
Info (21057): Implemented 11 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 3 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4707 megabytes
    Info: Processing ended: Tue May 25 14:51:54 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:18


+---------------------------------------------------------------------+
; Fitter Summary                                                      ;
+-----------------------+---------------------------------------------+
; Fitter Status         ; Successful - Tue May 25 14:51:56 2021       ;
; Quartus Prime Version ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name         ; bits_counter                                ;
; Top-level Entity Name ; bits_counter                                ;
; Family                ; MAX V                                       ;
; Device                ; 5M570ZM100C5                                ;
; Timing Models         ; Final                                       ;
; Total logic elements  ; 3 / 570 ( < 1 % )                           ;
; Total pins            ; 8 / 74 ( 11 % )                             ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
+-----------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; 5M570ZM100C5                   ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                             ; On                             ;
; Enable compact report table                                        ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; Guarantee I/O Paths Have Zero Hold Time at Fast Corner             ; On                             ; On                             ;
; Power Optimization During Fitting                                  ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; Periphery to Core Placement and Routing Optimization               ; Off                            ; Off                            ;
; Slow Slew Rate                                                     ; Off                            ; Off                            ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.1%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/output_files/bits_counter.pin.


+------------------------------------------------------------------+
; Fitter Resource Usage Summary                                    ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Total logic elements                        ; 3 / 570 ( < 1 % )  ;
;     -- Combinational with no register       ; 0                  ;
;     -- Register only                        ; 0                  ;
;     -- Combinational with a register        ; 3                  ;
;                                             ;                    ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 1                  ;
;     -- 3 input functions                    ; 1                  ;
;     -- 2 input functions                    ; 1                  ;
;     -- 1 input functions                    ; 0                  ;
;     -- 0 input functions                    ; 0                  ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 3                  ;
;     -- arithmetic mode                      ; 0                  ;
;     -- qfbk mode                            ; 0                  ;
;     -- register cascade mode                ; 0                  ;
;     -- synchronous clear/load mode          ; 0                  ;
;     -- asynchronous clear/load mode         ; 0                  ;
;                                             ;                    ;
; Total registers                             ; 3 / 570 ( < 1 % )  ;
; Total LABs                                  ; 1 / 57 ( 2 % )     ;
; Logic elements in carry chains              ; 0                  ;
; Virtual pins                                ; 0                  ;
; I/O pins                                    ; 8 / 74 ( 11 % )    ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )     ;
;                                             ;                    ;
; UFM blocks                                  ; 0 / 1 ( 0 % )      ;
;                                             ;                    ;
;     -- Total Fixed Point DSP Blocks         ; 0                  ;
;     -- Total Floating Point DSP Blocks      ; 0                  ;
;                                             ;                    ;
; Global signals                              ; 1                  ;
;     -- Global clocks                        ; 1 / 4 ( 25 % )     ;
; JTAGs                                       ; 0 / 1 ( 0 % )      ;
; Average interconnect usage (total/H/V)      ; 0.1% / 0.0% / 0.1% ;
; Peak interconnect usage (total/H/V)         ; 0.1% / 0.0% / 0.1% ;
; Maximum fan-out                             ; 5                  ;
; Highest non-global fan-out                  ; 5                  ;
; Total fan-out                               ; 18                 ;
; Average fan-out                             ; 1.64               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                   ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ; Slow Slew Rate ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+
; clk  ; F2    ; 1        ; 0            ; 5            ; 0           ; 3                     ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;
; rst  ; C10   ; 2        ; 13           ; 7            ; 5           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
; count[0] ; D11   ; 2        ; 13           ; 6            ; 5           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;
; count[1] ; B11   ; 2        ; 13           ; 7            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;
; count[2] ; A10   ; 2        ; 12           ; 8            ; 2           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;
; out0     ; C11   ; 2        ; 13           ; 6            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;
; out1     ; B10   ; 2        ; 13           ; 7            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;
; out2     ; A11   ; 2        ; 12           ; 8            ; 1           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 1 / 35 ( 3 % )  ; 3.3V          ; --           ;
; 2        ; 7 / 39 ( 18 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 161        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A2       ; 156        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 153        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A5       ; 149        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 144        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 141        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 139        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 135        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 126        ; 2        ; count[2]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 125        ; 2        ; out2           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ; 2          ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B2       ; 158        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B3       ; 155        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 152        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 150        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 143        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 140        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 136        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 127        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 122        ; 2        ; out1           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; B11      ; 120        ; 2        ; count[1]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 6          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 4          ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 142        ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; C8       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C10      ; 118        ; 2        ; rst            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C11      ; 116        ; 2        ; out0           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 10         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 9          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 8          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ; 111        ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D10      ; 115        ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D11      ; 112        ; 2        ; count[0]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 21         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; E10      ; 105        ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E11      ; 104        ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 20         ; 1        ; clk            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 25         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F9       ; 98         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F10      ; 101        ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F11      ; 103        ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 23         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 24         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ; 93         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G11      ; 102        ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 32         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H3       ; 34         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 89         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H10      ; 91         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H11      ; 92         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 38         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 39         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 63         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J7       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; J8       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J10      ; 84         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J11      ; 86         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 40         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 41         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ; 50         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K4       ; 52         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K5       ; 59         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K6       ; 62         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K7       ; 65         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K8       ; 67         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K9       ; 72         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ; 75         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K11      ; 83         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 47         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L2       ; 48         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L3       ; 51         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L4       ; 58         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L5       ; 60         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L6       ; 61         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L7       ; 64         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 66         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 71         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 73         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 79         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                    ;
+----------------------------+-------+------------------------+
; I/O Standard               ; Load  ; Termination Resistance ;
+----------------------------+-------+------------------------+
; 3.3-V LVTTL                ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;
; 2.5 V                      ; 10 pF ; Not Available          ;
; 1.8 V                      ; 10 pF ; Not Available          ;
; 1.5 V                      ; 10 pF ; Not Available          ;
; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;
; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;
; 1.2 V                      ; 10 pF ; Not Available          ;
; LVDS_E_3R                  ; 10 pF ; Not Available          ;
; RSDS_E_3R                  ; 10 pF ; Not Available          ;
+----------------------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------+
; I/O Assignment Warnings                ;
+----------+-----------------------------+
; Pin Name ; Reason                      ;
+----------+-----------------------------+
; count[0] ; Missing location assignment ;
; count[1] ; Missing location assignment ;
; count[2] ; Missing location assignment ;
; out0     ; Missing location assignment ;
; out1     ; Missing location assignment ;
; out2     ; Missing location assignment ;
; rst      ; Missing location assignment ;
; clk      ; Missing location assignment ;
+----------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                               ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+--------------+
; |bits_counter              ; 3 (3)       ; 3            ; 0          ; 8    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |bits_counter       ; bits_counter ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------+
; Delay Chain Summary                 ;
+----------+----------+---------------+
; Name     ; Pin Type ; Pad to Core 0 ;
+----------+----------+---------------+
; count[0] ; Output   ; --            ;
; count[1] ; Output   ; --            ;
; count[2] ; Output   ; --            ;
; out0     ; Output   ; --            ;
; out1     ; Output   ; --            ;
; out2     ; Output   ; --            ;
; rst      ; Input    ; (1)           ;
; clk      ; Input    ; (0)           ;
+----------+----------+---------------+


+--------------------------------------------------------------------------------------+
; Control Signals                                                                      ;
+------+----------+---------+-------+--------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ;
+------+----------+---------+-------+--------+----------------------+------------------+
; clk  ; PIN_F2   ; 3       ; Clock ; yes    ; Global Clock         ; GCLK0            ;
+------+----------+---------+-------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; clk  ; PIN_F2   ; 3       ; Global Clock         ; GCLK0            ;
+------+----------+---------+----------------------+------------------+


+---------------------------------------------+
; Routing Usage Summary                       ;
+-----------------------+---------------------+
; Routing Resource Type ; Usage               ;
+-----------------------+---------------------+
; C4s                   ; 2 / 1,624 ( < 1 % ) ;
; Direct links          ; 1 / 1,930 ( < 1 % ) ;
; Global clocks         ; 1 / 4 ( 25 % )      ;
; LAB clocks            ; 1 / 56 ( 2 % )      ;
; LUT chains            ; 0 / 513 ( 0 % )     ;
; Local interconnects   ; 5 / 1,930 ( < 1 % ) ;
; R4s                   ; 1 / 1,472 ( < 1 % ) ;
+-----------------------+---------------------+


+--------------------------------------------------------------------------+
; LAB Logic Elements                                                       ;
+--------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 3.00) ; Number of LABs  (Total = 1) ;
+--------------------------------------------+-----------------------------+
; 1                                          ; 0                           ;
; 2                                          ; 0                           ;
; 3                                          ; 1                           ;
; 4                                          ; 0                           ;
; 5                                          ; 0                           ;
; 6                                          ; 0                           ;
; 7                                          ; 0                           ;
; 8                                          ; 0                           ;
; 9                                          ; 0                           ;
; 10                                         ; 0                           ;
+--------------------------------------------+-----------------------------+


+------------------------------------------------------------------+
; LAB-wide Signals                                                 ;
+------------------------------------+-----------------------------+
; LAB-wide Signals  (Average = 1.00) ; Number of LABs  (Total = 1) ;
+------------------------------------+-----------------------------+
; 1 Clock                            ; 1                           ;
+------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Signals Sourced                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 3.00) ; Number of LABs  (Total = 1) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 0                           ;
; 2                                           ; 0                           ;
; 3                                           ; 1                           ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                       ;
+-------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 3.00) ; Number of LABs  (Total = 1) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Distinct Inputs                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Distinct Inputs  (Average = 2.00) ; Number of LABs  (Total = 1) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 0                           ;
; 2                                           ; 1                           ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Reserve all unused pins                      ; As output driving ground ;
+----------------------------------------------+--------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5M570ZM100C5 for design "bits_counter"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 5M160ZM100C5 is compatible
    Info (176445): Device 5M160ZM100I5 is compatible
    Info (176445): Device 5M240ZM100C5 is compatible
    Info (176445): Device 5M240ZM100I5 is compatible
    Info (176445): Device 5M570ZM100I5 is compatible
Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 8 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bits_counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000          clk
Info (186079): Completed User Assigned Global Signals Promotion Operation
Info (186215): Automatically promoted signal "clk" to use Global clock in PIN F2 File: D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Sequential_circuits/Counter/src/bits_counter.v Line: 2
Info (186079): Completed Auto Global Promotion Operation
Info (176234): Starting register packing
Info (186468): Started processing fast register assignments
Info (186469): Finished processing fast register assignments
Info (176235): Finished register packing
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 1 input, 6 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.11 seconds.
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/output_files/bits_counter.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5335 megabytes
    Info: Processing ended: Tue May 25 14:51:57 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/output_files/bits_counter.fit.smsg.


+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue May 25 14:51:58 2021 ;
; Revision Name         ; bits_counter                          ;
; Top-level Entity Name ; bits_counter                          ;
; Family                ; MAX V                                 ;
; Device                ; 5M570ZM100C5                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                ;
+----------------------------------------------------------------------------------------------------------+
; File Name                                                                                                ;
+----------------------------------------------------------------------------------------------------------+
; D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/output_files/bits_counter.pof ;
+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/output_files/bits_counter.pof ;
+----------------+-------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                           ;
+----------------+-------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x00342662                                                                                                        ;
; Checksum       ; 0x003426A0                                                                                                        ;
+----------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue May 25 14:51:58 2021
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off bits_counter -c bits_counter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4669 megabytes
    Info: Processing ended: Tue May 25 14:51:58 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; bits_counter                                        ;
; Device Family         ; MAX V                                               ;
; Device Name           ; 5M570ZM100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 177.3 MHz ; 177.3 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Setup Summary                  ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -4.640 ; -10.534       ;
+-------+--------+---------------+


+-------------------------------+
; Hold Summary                  ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 3.350 ; 0.000         ;
+-------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+--------------------------------+
; Minimum Pulse Width Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.289 ; -2.289        ;
+-------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                 ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; -4.640 ; count[0]~reg0 ; count[2]~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 5.319      ;
; -3.128 ; count[1]~reg0 ; count[2]~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.807      ;
; -3.127 ; count[1]~reg0 ; count[1]~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.806      ;
; -2.769 ; count[0]~reg0 ; count[1]~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.448      ;
; -2.767 ; count[0]~reg0 ; count[0]~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.446      ;
; -2.710 ; count[2]~reg0 ; count[2]~reg0 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.389      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                 ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 3.350 ; count[2]~reg0 ; count[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.000      ; 3.389      ;
; 3.407 ; count[0]~reg0 ; count[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.000      ; 3.446      ;
; 3.409 ; count[0]~reg0 ; count[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.000      ; 3.448      ;
; 3.767 ; count[1]~reg0 ; count[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.000      ; 3.806      ;
; 3.768 ; count[1]~reg0 ; count[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.000      ; 3.807      ;
; 5.280 ; count[0]~reg0 ; count[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.000      ; 5.319      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 6        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 6        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; count[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; count[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; count[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; count[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; count[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; count[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue May 25 14:51:59 2021
Info: Command: quartus_sta bits_counter -c bits_counter
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bits_counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.640
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.640             -10.534 clk 
Info (332146): Worst-case hold slack is 3.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.350               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4683 megabytes
    Info: Processing ended: Tue May 25 14:52:00 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate functional simulation netlist                                                            ; On                        ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; On                        ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                     ;
+----------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                ;
+----------------------------------------------------------------------------------------------------------------+
; D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/bits_counter.vo ;
+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate functional simulation netlist                                                            ; Off                       ;
; Time scale                                                                                        ; 1 ns                      ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; On                        ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+
; D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/bits_counter.vo    ;
; D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/bits_counter_v.sdo ;
+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue May 25 14:55:31 2021
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off bits_counter -c bits_counter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue May 25 14:55:32 2021
Info: Command: quartus_eda -t d:/eda/digitalcircuit/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl bits_counter bits_counter --gen_script --called_from_qeda --qsf_sim_tool "ModelSim-Altera (Verilog)" -gate_netlist bits_counter.vo -gate_timing_file bits_counter_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Info: Quartus(args): bits_counter bits_counter --gen_script --called_from_qeda --qsf_sim_tool {ModelSim-Altera (Verilog)} -gate_netlist bits_counter.vo -gate_timing_file bits_counter_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Warning: Warning: File bits_counter_run_msim_gate_verilog.do already exists - backing up current file as bits_counter_run_msim_gate_verilog.do.bak4
Info: Info: Generated ModelSim-Altera script file D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/bits_counter_run_msim_gate_verilog.do File: D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/bits_counter_run_msim_gate_verilog.do Line: 0
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script d:/eda/digitalcircuit/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4587 megabytes
    Info: Processing ended: Tue May 25 14:55:33 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info (204018): Generated files "bits_counter.vo" and "bits_counter_v.sdo" in directory "D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/bits_counter/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4632 megabytes
    Info: Processing ended: Tue May 25 14:55:33 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


