
UART_INTERRUPT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003368  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080034f0  080034f0  000134f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003590  08003590  00020d90  2**0
                  CONTENTS
  4 .ARM          00000008  08003590  08003590  00013590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003598  08003598  00020d90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003598  08003598  00013598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800359c  0800359c  0001359c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000d90  20000000  080035a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cfc  20000d90  08004330  00020d90  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001a8c  08004330  00021a8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020d90  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a2a5  00000000  00000000  00020dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001e16  00000000  00000000  0002b065  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007b8  00000000  00000000  0002ce80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000700  00000000  00000000  0002d638  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020064  00000000  00000000  0002dd38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007414  00000000  00000000  0004dd9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c251b  00000000  00000000  000551b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001176cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ecc  00000000  00000000  00117748  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000d90 	.word	0x20000d90
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080034d8 	.word	0x080034d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000d94 	.word	0x20000d94
 80001c4:	080034d8 	.word	0x080034d8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <PeripheralInit>:

#include "Peripheral_Init.h"

// main
void PeripheralInit()
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0

	      SystemClock_Config();
 80004cc:	f000 fe14 	bl	80010f8 <SystemClock_Config>
		  MX_GPIO_Init();
 80004d0:	f000 f812 	bl	80004f8 <MX_GPIO_Init>
	//	  gsm.Flags.Start= true;
		  // flag set start

}
 80004d4:	bf00      	nop
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <gsm_init>:
// gsm
void gsm_init()
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0

	  MX_USART2_UART_Init();
 80004dc:	f000 f90a 	bl	80006f4 <MX_USART2_UART_Init>
	  HAL_UART_Receive_IT(&huart2,&Uart_Rx_Buffer, sizeof(Uart_Rx_Buffer));
 80004e0:	2201      	movs	r2, #1
 80004e2:	4903      	ldr	r1, [pc, #12]	; (80004f0 <gsm_init+0x18>)
 80004e4:	4803      	ldr	r0, [pc, #12]	; (80004f4 <gsm_init+0x1c>)
 80004e6:	f002 f8fb 	bl	80026e0 <HAL_UART_Receive_IT>

//	  gsm.Flags.GsmInitialised= true;

	  		  // initilased gsm flag set

}
 80004ea:	bf00      	nop
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	20000dc1 	.word	0x20000dc1
 80004f4:	20000dc4 	.word	0x20000dc4

080004f8 <MX_GPIO_Init>:

void MX_GPIO_Init(void)
  {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b08c      	sub	sp, #48	; 0x30
 80004fc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004fe:	f107 031c 	add.w	r3, r7, #28
 8000502:	2200      	movs	r2, #0
 8000504:	601a      	str	r2, [r3, #0]
 8000506:	605a      	str	r2, [r3, #4]
 8000508:	609a      	str	r2, [r3, #8]
 800050a:	60da      	str	r2, [r3, #12]
 800050c:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800050e:	2300      	movs	r3, #0
 8000510:	61bb      	str	r3, [r7, #24]
 8000512:	4b71      	ldr	r3, [pc, #452]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000516:	4a70      	ldr	r2, [pc, #448]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000518:	f043 0310 	orr.w	r3, r3, #16
 800051c:	6313      	str	r3, [r2, #48]	; 0x30
 800051e:	4b6e      	ldr	r3, [pc, #440]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000522:	f003 0310 	and.w	r3, r3, #16
 8000526:	61bb      	str	r3, [r7, #24]
 8000528:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800052a:	2300      	movs	r3, #0
 800052c:	617b      	str	r3, [r7, #20]
 800052e:	4b6a      	ldr	r3, [pc, #424]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000532:	4a69      	ldr	r2, [pc, #420]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000534:	f043 0304 	orr.w	r3, r3, #4
 8000538:	6313      	str	r3, [r2, #48]	; 0x30
 800053a:	4b67      	ldr	r3, [pc, #412]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 800053c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053e:	f003 0304 	and.w	r3, r3, #4
 8000542:	617b      	str	r3, [r7, #20]
 8000544:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000546:	2300      	movs	r3, #0
 8000548:	613b      	str	r3, [r7, #16]
 800054a:	4b63      	ldr	r3, [pc, #396]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054e:	4a62      	ldr	r2, [pc, #392]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000554:	6313      	str	r3, [r2, #48]	; 0x30
 8000556:	4b60      	ldr	r3, [pc, #384]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800055a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800055e:	613b      	str	r3, [r7, #16]
 8000560:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000562:	2300      	movs	r3, #0
 8000564:	60fb      	str	r3, [r7, #12]
 8000566:	4b5c      	ldr	r3, [pc, #368]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056a:	4a5b      	ldr	r2, [pc, #364]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6313      	str	r3, [r2, #48]	; 0x30
 8000572:	4b59      	ldr	r3, [pc, #356]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000576:	f003 0301 	and.w	r3, r3, #1
 800057a:	60fb      	str	r3, [r7, #12]
 800057c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800057e:	2300      	movs	r3, #0
 8000580:	60bb      	str	r3, [r7, #8]
 8000582:	4b55      	ldr	r3, [pc, #340]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000586:	4a54      	ldr	r2, [pc, #336]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000588:	f043 0302 	orr.w	r3, r3, #2
 800058c:	6313      	str	r3, [r2, #48]	; 0x30
 800058e:	4b52      	ldr	r3, [pc, #328]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000592:	f003 0302 	and.w	r3, r3, #2
 8000596:	60bb      	str	r3, [r7, #8]
 8000598:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800059a:	2300      	movs	r3, #0
 800059c:	607b      	str	r3, [r7, #4]
 800059e:	4b4e      	ldr	r3, [pc, #312]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 80005a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a2:	4a4d      	ldr	r2, [pc, #308]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 80005a4:	f043 0308 	orr.w	r3, r3, #8
 80005a8:	6313      	str	r3, [r2, #48]	; 0x30
 80005aa:	4b4b      	ldr	r3, [pc, #300]	; (80006d8 <MX_GPIO_Init+0x1e0>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ae:	f003 0308 	and.w	r3, r3, #8
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2108      	movs	r1, #8
 80005ba:	4848      	ldr	r0, [pc, #288]	; (80006dc <MX_GPIO_Init+0x1e4>)
 80005bc:	f001 fb2e 	bl	8001c1c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80005c0:	2201      	movs	r2, #1
 80005c2:	2101      	movs	r1, #1
 80005c4:	4846      	ldr	r0, [pc, #280]	; (80006e0 <MX_GPIO_Init+0x1e8>)
 80005c6:	f001 fb29 	bl	8001c1c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80005ca:	2200      	movs	r2, #0
 80005cc:	f24f 0110 	movw	r1, #61456	; 0xf010
 80005d0:	4844      	ldr	r0, [pc, #272]	; (80006e4 <MX_GPIO_Init+0x1ec>)
 80005d2:	f001 fb23 	bl	8001c1c <HAL_GPIO_WritePin>
                            |Audio_RST_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin : CS_I2C_SPI_Pin */
    GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80005d6:	2308      	movs	r3, #8
 80005d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005da:	2301      	movs	r3, #1
 80005dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005de:	2300      	movs	r3, #0
 80005e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e2:	2300      	movs	r3, #0
 80005e4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80005e6:	f107 031c 	add.w	r3, r7, #28
 80005ea:	4619      	mov	r1, r3
 80005ec:	483b      	ldr	r0, [pc, #236]	; (80006dc <MX_GPIO_Init+0x1e4>)
 80005ee:	f001 f97b 	bl	80018e8 <HAL_GPIO_Init>

    /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
    GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80005f2:	2301      	movs	r3, #1
 80005f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f6:	2301      	movs	r3, #1
 80005f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fa:	2300      	movs	r3, #0
 80005fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005fe:	2300      	movs	r3, #0
 8000600:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000602:	f107 031c 	add.w	r3, r7, #28
 8000606:	4619      	mov	r1, r3
 8000608:	4835      	ldr	r0, [pc, #212]	; (80006e0 <MX_GPIO_Init+0x1e8>)
 800060a:	f001 f96d 	bl	80018e8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PDM_OUT_Pin */
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800060e:	2308      	movs	r3, #8
 8000610:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000612:	2302      	movs	r3, #2
 8000614:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000616:	2300      	movs	r3, #0
 8000618:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061a:	2300      	movs	r3, #0
 800061c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800061e:	2305      	movs	r3, #5
 8000620:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000622:	f107 031c 	add.w	r3, r7, #28
 8000626:	4619      	mov	r1, r3
 8000628:	482d      	ldr	r0, [pc, #180]	; (80006e0 <MX_GPIO_Init+0x1e8>)
 800062a:	f001 f95d 	bl	80018e8 <HAL_GPIO_Init>

    /*Configure GPIO pin : B1_Pin */
    GPIO_InitStruct.Pin = B1_Pin;
 800062e:	2301      	movs	r3, #1
 8000630:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000632:	4b2d      	ldr	r3, [pc, #180]	; (80006e8 <MX_GPIO_Init+0x1f0>)
 8000634:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	2300      	movs	r3, #0
 8000638:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800063a:	f107 031c 	add.w	r3, r7, #28
 800063e:	4619      	mov	r1, r3
 8000640:	482a      	ldr	r0, [pc, #168]	; (80006ec <MX_GPIO_Init+0x1f4>)
 8000642:	f001 f951 	bl	80018e8 <HAL_GPIO_Init>

    /*Configure GPIO pin : BOOT1_Pin */
    GPIO_InitStruct.Pin = BOOT1_Pin;
 8000646:	2304      	movs	r3, #4
 8000648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800064a:	2300      	movs	r3, #0
 800064c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064e:	2300      	movs	r3, #0
 8000650:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000652:	f107 031c 	add.w	r3, r7, #28
 8000656:	4619      	mov	r1, r3
 8000658:	4825      	ldr	r0, [pc, #148]	; (80006f0 <MX_GPIO_Init+0x1f8>)
 800065a:	f001 f945 	bl	80018e8 <HAL_GPIO_Init>

    /*Configure GPIO pin : CLK_IN_Pin */
    GPIO_InitStruct.Pin = CLK_IN_Pin;
 800065e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000662:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000664:	2302      	movs	r3, #2
 8000666:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066c:	2300      	movs	r3, #0
 800066e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000670:	2305      	movs	r3, #5
 8000672:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000674:	f107 031c 	add.w	r3, r7, #28
 8000678:	4619      	mov	r1, r3
 800067a:	481d      	ldr	r0, [pc, #116]	; (80006f0 <MX_GPIO_Init+0x1f8>)
 800067c:	f001 f934 	bl	80018e8 <HAL_GPIO_Init>

    /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                             Audio_RST_Pin */
    GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000680:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000684:	61fb      	str	r3, [r7, #28]
                            |Audio_RST_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000686:	2301      	movs	r3, #1
 8000688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	2300      	movs	r3, #0
 800068c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068e:	2300      	movs	r3, #0
 8000690:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000692:	f107 031c 	add.w	r3, r7, #28
 8000696:	4619      	mov	r1, r3
 8000698:	4812      	ldr	r0, [pc, #72]	; (80006e4 <MX_GPIO_Init+0x1ec>)
 800069a:	f001 f925 	bl	80018e8 <HAL_GPIO_Init>

    /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
    GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800069e:	2320      	movs	r3, #32
 80006a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a2:	2300      	movs	r3, #0
 80006a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80006aa:	f107 031c 	add.w	r3, r7, #28
 80006ae:	4619      	mov	r1, r3
 80006b0:	480c      	ldr	r0, [pc, #48]	; (80006e4 <MX_GPIO_Init+0x1ec>)
 80006b2:	f001 f919 	bl	80018e8 <HAL_GPIO_Init>

    /*Configure GPIO pin : MEMS_INT2_Pin */
    GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80006b6:	2302      	movs	r3, #2
 80006b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006ba:	4b0b      	ldr	r3, [pc, #44]	; (80006e8 <MX_GPIO_Init+0x1f0>)
 80006bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80006c2:	f107 031c 	add.w	r3, r7, #28
 80006c6:	4619      	mov	r1, r3
 80006c8:	4804      	ldr	r0, [pc, #16]	; (80006dc <MX_GPIO_Init+0x1e4>)
 80006ca:	f001 f90d 	bl	80018e8 <HAL_GPIO_Init>

  }
 80006ce:	bf00      	nop
 80006d0:	3730      	adds	r7, #48	; 0x30
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40021000 	.word	0x40021000
 80006e0:	40020800 	.word	0x40020800
 80006e4:	40020c00 	.word	0x40020c00
 80006e8:	10120000 	.word	0x10120000
 80006ec:	40020000 	.word	0x40020000
 80006f0:	40020400 	.word	0x40020400

080006f4 <MX_USART2_UART_Init>:

void MX_USART2_UART_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006f8:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 80006fa:	4a12      	ldr	r2, [pc, #72]	; (8000744 <MX_USART2_UART_Init+0x50>)
 80006fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80006fe:	4b10      	ldr	r3, [pc, #64]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000700:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000704:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000706:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800070c:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000712:	4b0b      	ldr	r3, [pc, #44]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000718:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 800071a:	220c      	movs	r2, #12
 800071c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071e:	4b08      	ldr	r3, [pc, #32]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000720:	2200      	movs	r2, #0
 8000722:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000726:	2200      	movs	r2, #0
 8000728:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800072a:	4805      	ldr	r0, [pc, #20]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 800072c:	f001 fef2 	bl	8002514 <HAL_UART_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000736:	f000 fd3d 	bl	80011b4 <Error_Handler>

  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	20000dc4 	.word	0x20000dc4
 8000744:	40004400 	.word	0x40004400

08000748 <Send_AT_Command>:
//ATCOMMANDS Socket_connection_Direct_Mode = {"AT+CIPOPEN=0,""\"TCP""\",""\"13.126.165.4""\",""\"4000",{"\r\nOK\r\n","","\r\n+CME ERROR"},{0,0,0},'\r','\n',5000}; //returns a number identifying the socket

ATCommadsConfig ServerResponse = {" ",{"\r\nRECV FROM:13.126.165.4:4000\r\n+IPD","","\r\n+CME ERROR"},{0,0,0},'\r','\n',500};

uint8_t Send_AT_Command(ATCommadsConfig *atcommand)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b084      	sub	sp, #16
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
	int i=0;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]

	while(atcommand->command[i] != '\0')
 8000754:	e00a      	b.n	800076c <Send_AT_Command+0x24>
	{
	HAL_UART_Transmit(&huart2,&atcommand->command[i] ,1,100);
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	18d1      	adds	r1, r2, r3
 800075c:	2364      	movs	r3, #100	; 0x64
 800075e:	2201      	movs	r2, #1
 8000760:	481f      	ldr	r0, [pc, #124]	; (80007e0 <Send_AT_Command+0x98>)
 8000762:	f001 ff24 	bl	80025ae <HAL_UART_Transmit>
	i++;
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	3301      	adds	r3, #1
 800076a:	60fb      	str	r3, [r7, #12]
	while(atcommand->command[i] != '\0')
 800076c:	687a      	ldr	r2, [r7, #4]
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	4413      	add	r3, r2
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d1ee      	bne.n	8000756 <Send_AT_Command+0xe>
	}

	HAL_UART_Transmit(&huart2,&atcommand->dillimeter1 ,1,100);
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	f103 0171 	add.w	r1, r3, #113	; 0x71
 800077e:	2364      	movs	r3, #100	; 0x64
 8000780:	2201      	movs	r2, #1
 8000782:	4817      	ldr	r0, [pc, #92]	; (80007e0 <Send_AT_Command+0x98>)
 8000784:	f001 ff13 	bl	80025ae <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2,&atcommand->dillimeter2 ,1,100);
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	f103 0172 	add.w	r1, r3, #114	; 0x72
 800078e:	2364      	movs	r3, #100	; 0x64
 8000790:	2201      	movs	r2, #1
 8000792:	4813      	ldr	r0, [pc, #76]	; (80007e0 <Send_AT_Command+0x98>)
 8000794:	f001 ff0b 	bl	80025ae <HAL_UART_Transmit>

	startTimer(&AT_timer,atcommand->timeout, false);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800079c:	2200      	movs	r2, #0
 800079e:	4619      	mov	r1, r3
 80007a0:	4810      	ldr	r0, [pc, #64]	; (80007e4 <Send_AT_Command+0x9c>)
 80007a2:	f000 fe43 	bl	800142c <startTimer>
	while (AT_Flag.AT_Response == false)
 80007a6:	e007      	b.n	80007b8 <Send_AT_Command+0x70>
	{
	 if(isTimerComplete(AT_timer))
 80007a8:	4b0e      	ldr	r3, [pc, #56]	; (80007e4 <Send_AT_Command+0x9c>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4618      	mov	r0, r3
 80007ae:	f000 fea3 	bl	80014f8 <isTimerComplete>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d107      	bne.n	80007c8 <Send_AT_Command+0x80>
	while (AT_Flag.AT_Response == false)
 80007b8:	4b0b      	ldr	r3, [pc, #44]	; (80007e8 <Send_AT_Command+0xa0>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	f003 0301 	and.w	r3, r3, #1
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d0f0      	beq.n	80007a8 <Send_AT_Command+0x60>
 80007c6:	e000      	b.n	80007ca <Send_AT_Command+0x82>
		{
         break;
 80007c8:	bf00      	nop
	    }
	}

	 stopTimer(AT_timer);
 80007ca:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <Send_AT_Command+0x9c>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 fe6c 	bl	80014ac <stopTimer>
	 return 1;
 80007d4:	2301      	movs	r3, #1

}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3710      	adds	r7, #16
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	20000dc4 	.word	0x20000dc4
 80007e4:	20000db0 	.word	0x20000db0
 80007e8:	20000dc0 	.word	0x20000dc0

080007ec <gsm_ccid>:
	return true;
}


void gsm_ccid()
{
 80007ec:	b5b0      	push	{r4, r5, r7, lr}
 80007ee:	b08e      	sub	sp, #56	; 0x38
 80007f0:	af00      	add	r7, sp, #0
	int i=0,j=0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	637b      	str	r3, [r7, #52]	; 0x34
 80007f6:	2300      	movs	r3, #0
 80007f8:	633b      	str	r3, [r7, #48]	; 0x30
	//Send_AT_Command(&CCID);
	char Data[]="\r\n+ICCID:8991102005303552671\r\n\r\nOK\r\n";
 80007fa:	4b1f      	ldr	r3, [pc, #124]	; (8000878 <gsm_ccid+0x8c>)
 80007fc:	1d3c      	adds	r4, r7, #4
 80007fe:	461d      	mov	r5, r3
 8000800:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000802:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000804:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000806:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000808:	e895 0003 	ldmia.w	r5, {r0, r1}
 800080c:	6020      	str	r0, [r4, #0]
 800080e:	3404      	adds	r4, #4
 8000810:	7021      	strb	r1, [r4, #0]
	while(Data[j]!='K')
 8000812:	e00d      	b.n	8000830 <gsm_ccid+0x44>
	{
		gsm.RxData[j] = Data[j];
 8000814:	1d3a      	adds	r2, r7, #4
 8000816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000818:	4413      	add	r3, r2
 800081a:	7819      	ldrb	r1, [r3, #0]
 800081c:	4a17      	ldr	r2, [pc, #92]	; (800087c <gsm_ccid+0x90>)
 800081e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000820:	4413      	add	r3, r2
 8000822:	f603 037c 	addw	r3, r3, #2172	; 0x87c
 8000826:	460a      	mov	r2, r1
 8000828:	701a      	strb	r2, [r3, #0]
		j++;
 800082a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800082c:	3301      	adds	r3, #1
 800082e:	633b      	str	r3, [r7, #48]	; 0x30
	while(Data[j]!='K')
 8000830:	1d3a      	adds	r2, r7, #4
 8000832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000834:	4413      	add	r3, r2
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	2b4b      	cmp	r3, #75	; 0x4b
 800083a:	d1eb      	bne.n	8000814 <gsm_ccid+0x28>

	}
	unsigned char *pktptr = &gsm.RxData[0];
 800083c:	4b10      	ldr	r3, [pc, #64]	; (8000880 <gsm_ccid+0x94>)
 800083e:	62fb      	str	r3, [r7, #44]	; 0x2c
	pktptr = jump_char_fixed(pktptr,':');
 8000840:	213a      	movs	r1, #58	; 0x3a
 8000842:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000844:	f000 f9c5 	bl	8000bd2 <jump_char_fixed>
 8000848:	62f8      	str	r0, [r7, #44]	; 0x2c
	//pktptr++;
	while(*pktptr != '\r')
 800084a:	e00c      	b.n	8000866 <gsm_ccid+0x7a>
	{
		gsm.gsm_data.ccid[i++] = *pktptr;
 800084c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800084e:	1c5a      	adds	r2, r3, #1
 8000850:	637a      	str	r2, [r7, #52]	; 0x34
 8000852:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000854:	7811      	ldrb	r1, [r2, #0]
 8000856:	4a09      	ldr	r2, [pc, #36]	; (800087c <gsm_ccid+0x90>)
 8000858:	4413      	add	r3, r2
 800085a:	460a      	mov	r2, r1
 800085c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		pktptr++;
 8000860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000862:	3301      	adds	r3, #1
 8000864:	62fb      	str	r3, [r7, #44]	; 0x2c
	while(*pktptr != '\r')
 8000866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2b0d      	cmp	r3, #13
 800086c:	d1ee      	bne.n	800084c <gsm_ccid+0x60>
	}
}
 800086e:	bf00      	nop
 8000870:	3738      	adds	r7, #56	; 0x38
 8000872:	46bd      	mov	sp, r7
 8000874:	bdb0      	pop	{r4, r5, r7, pc}
 8000876:	bf00      	nop
 8000878:	080034f0 	.word	0x080034f0
 800087c:	20000e04 	.word	0x20000e04
 8000880:	20001680 	.word	0x20001680

08000884 <gsm_imsi>:
void gsm_imsi()
{
 8000884:	b5b0      	push	{r4, r5, r7, lr}
 8000886:	b08a      	sub	sp, #40	; 0x28
 8000888:	af00      	add	r7, sp, #0
	int i=0,j=0;
 800088a:	2300      	movs	r3, #0
 800088c:	627b      	str	r3, [r7, #36]	; 0x24
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
	//Send_AT_Command(&IMSI);
	char Data[]="\r\n404100530355267\r\n\r\nOK\r\n";
 8000892:	4b1d      	ldr	r3, [pc, #116]	; (8000908 <gsm_imsi+0x84>)
 8000894:	463c      	mov	r4, r7
 8000896:	461d      	mov	r5, r3
 8000898:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800089a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800089c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008a0:	c403      	stmia	r4!, {r0, r1}
 80008a2:	8022      	strh	r2, [r4, #0]
	while(Data[j]!='K')
 80008a4:	e00d      	b.n	80008c2 <gsm_imsi+0x3e>
	{
		gsm.RxData[j] = Data[j];
 80008a6:	463a      	mov	r2, r7
 80008a8:	6a3b      	ldr	r3, [r7, #32]
 80008aa:	4413      	add	r3, r2
 80008ac:	7819      	ldrb	r1, [r3, #0]
 80008ae:	4a17      	ldr	r2, [pc, #92]	; (800090c <gsm_imsi+0x88>)
 80008b0:	6a3b      	ldr	r3, [r7, #32]
 80008b2:	4413      	add	r3, r2
 80008b4:	f603 037c 	addw	r3, r3, #2172	; 0x87c
 80008b8:	460a      	mov	r2, r1
 80008ba:	701a      	strb	r2, [r3, #0]
		j++;
 80008bc:	6a3b      	ldr	r3, [r7, #32]
 80008be:	3301      	adds	r3, #1
 80008c0:	623b      	str	r3, [r7, #32]
	while(Data[j]!='K')
 80008c2:	463a      	mov	r2, r7
 80008c4:	6a3b      	ldr	r3, [r7, #32]
 80008c6:	4413      	add	r3, r2
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	2b4b      	cmp	r3, #75	; 0x4b
 80008cc:	d1eb      	bne.n	80008a6 <gsm_imsi+0x22>

	}
	unsigned char *pktptr = &gsm.RxData[0];
 80008ce:	4b10      	ldr	r3, [pc, #64]	; (8000910 <gsm_imsi+0x8c>)
 80008d0:	61fb      	str	r3, [r7, #28]
	pktptr = jump_char_fixed(pktptr,'\n');
 80008d2:	210a      	movs	r1, #10
 80008d4:	69f8      	ldr	r0, [r7, #28]
 80008d6:	f000 f97c 	bl	8000bd2 <jump_char_fixed>
 80008da:	61f8      	str	r0, [r7, #28]
	//pktptr++;
	while(*pktptr != '\r')
 80008dc:	e00b      	b.n	80008f6 <gsm_imsi+0x72>
	{
		gsm.gsm_data.imsi[i++] = *pktptr;
 80008de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008e0:	1c5a      	adds	r2, r3, #1
 80008e2:	627a      	str	r2, [r7, #36]	; 0x24
 80008e4:	69fa      	ldr	r2, [r7, #28]
 80008e6:	7811      	ldrb	r1, [r2, #0]
 80008e8:	4a08      	ldr	r2, [pc, #32]	; (800090c <gsm_imsi+0x88>)
 80008ea:	4413      	add	r3, r2
 80008ec:	460a      	mov	r2, r1
 80008ee:	74da      	strb	r2, [r3, #19]
		pktptr++;
 80008f0:	69fb      	ldr	r3, [r7, #28]
 80008f2:	3301      	adds	r3, #1
 80008f4:	61fb      	str	r3, [r7, #28]
	while(*pktptr != '\r')
 80008f6:	69fb      	ldr	r3, [r7, #28]
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	2b0d      	cmp	r3, #13
 80008fc:	d1ef      	bne.n	80008de <gsm_imsi+0x5a>
	}
}
 80008fe:	bf00      	nop
 8000900:	3728      	adds	r7, #40	; 0x28
 8000902:	46bd      	mov	sp, r7
 8000904:	bdb0      	pop	{r4, r5, r7, pc}
 8000906:	bf00      	nop
 8000908:	08003518 	.word	0x08003518
 800090c:	20000e04 	.word	0x20000e04
 8000910:	20001680 	.word	0x20001680

08000914 <gsm_imei>:

void gsm_imei()
{
 8000914:	b5b0      	push	{r4, r5, r7, lr}
 8000916:	b08a      	sub	sp, #40	; 0x28
 8000918:	af00      	add	r7, sp, #0
	int i=0,j=0;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
 800091e:	2300      	movs	r3, #0
 8000920:	623b      	str	r3, [r7, #32]
	//Send_AT_Command(&IMEI);
	char Data[]="\r\n861123052577218\r\n\r\nOK\r\n";
 8000922:	4b1d      	ldr	r3, [pc, #116]	; (8000998 <gsm_imei+0x84>)
 8000924:	463c      	mov	r4, r7
 8000926:	461d      	mov	r5, r3
 8000928:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800092a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800092c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000930:	c403      	stmia	r4!, {r0, r1}
 8000932:	8022      	strh	r2, [r4, #0]
		while(Data[j]!='K')
 8000934:	e00d      	b.n	8000952 <gsm_imei+0x3e>
		{
			gsm.RxData[j] = Data[j];
 8000936:	463a      	mov	r2, r7
 8000938:	6a3b      	ldr	r3, [r7, #32]
 800093a:	4413      	add	r3, r2
 800093c:	7819      	ldrb	r1, [r3, #0]
 800093e:	4a17      	ldr	r2, [pc, #92]	; (800099c <gsm_imei+0x88>)
 8000940:	6a3b      	ldr	r3, [r7, #32]
 8000942:	4413      	add	r3, r2
 8000944:	f603 037c 	addw	r3, r3, #2172	; 0x87c
 8000948:	460a      	mov	r2, r1
 800094a:	701a      	strb	r2, [r3, #0]
			j++;
 800094c:	6a3b      	ldr	r3, [r7, #32]
 800094e:	3301      	adds	r3, #1
 8000950:	623b      	str	r3, [r7, #32]
		while(Data[j]!='K')
 8000952:	463a      	mov	r2, r7
 8000954:	6a3b      	ldr	r3, [r7, #32]
 8000956:	4413      	add	r3, r2
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	2b4b      	cmp	r3, #75	; 0x4b
 800095c:	d1eb      	bne.n	8000936 <gsm_imei+0x22>

		}
	unsigned char *pktptr = &gsm.RxData[0];
 800095e:	4b10      	ldr	r3, [pc, #64]	; (80009a0 <gsm_imei+0x8c>)
 8000960:	61fb      	str	r3, [r7, #28]
	pktptr = jump_char_fixed(pktptr,'\n');
 8000962:	210a      	movs	r1, #10
 8000964:	69f8      	ldr	r0, [r7, #28]
 8000966:	f000 f934 	bl	8000bd2 <jump_char_fixed>
 800096a:	61f8      	str	r0, [r7, #28]
	//pktptr++;
	while(*pktptr != '\r')
 800096c:	e00b      	b.n	8000986 <gsm_imei+0x72>
	{
		gsm.gsm_data.imei[i++] = *pktptr;
 800096e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000970:	1c5a      	adds	r2, r3, #1
 8000972:	627a      	str	r2, [r7, #36]	; 0x24
 8000974:	69fa      	ldr	r2, [r7, #28]
 8000976:	7811      	ldrb	r1, [r2, #0]
 8000978:	4a08      	ldr	r2, [pc, #32]	; (800099c <gsm_imei+0x88>)
 800097a:	4413      	add	r3, r2
 800097c:	460a      	mov	r2, r1
 800097e:	70da      	strb	r2, [r3, #3]
		pktptr++;
 8000980:	69fb      	ldr	r3, [r7, #28]
 8000982:	3301      	adds	r3, #1
 8000984:	61fb      	str	r3, [r7, #28]
	while(*pktptr != '\r')
 8000986:	69fb      	ldr	r3, [r7, #28]
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b0d      	cmp	r3, #13
 800098c:	d1ef      	bne.n	800096e <gsm_imei+0x5a>
	}
}
 800098e:	bf00      	nop
 8000990:	3728      	adds	r7, #40	; 0x28
 8000992:	46bd      	mov	sp, r7
 8000994:	bdb0      	pop	{r4, r5, r7, pc}
 8000996:	bf00      	nop
 8000998:	08003534 	.word	0x08003534
 800099c:	20000e04 	.word	0x20000e04
 80009a0:	20001680 	.word	0x20001680

080009a4 <network_signal_strength>:
//	else
//		return false;
}

void network_signal_strength()
{
 80009a4:	b5b0      	push	{r4, r5, r7, lr}
 80009a6:	b08a      	sub	sp, #40	; 0x28
 80009a8:	af00      	add	r7, sp, #0
	int i=0,j=0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	627b      	str	r3, [r7, #36]	; 0x24
 80009ae:	2300      	movs	r3, #0
 80009b0:	623b      	str	r3, [r7, #32]
//	Send_AT_Command(&NetwrokSignalStrength);
	char Data[]="\r\n+CSQ: 22,0\r\n\r\nOK\r\n";
 80009b2:	4b1f      	ldr	r3, [pc, #124]	; (8000a30 <network_signal_strength+0x8c>)
 80009b4:	1d3c      	adds	r4, r7, #4
 80009b6:	461d      	mov	r5, r3
 80009b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009bc:	e895 0003 	ldmia.w	r5, {r0, r1}
 80009c0:	6020      	str	r0, [r4, #0]
 80009c2:	3404      	adds	r4, #4
 80009c4:	7021      	strb	r1, [r4, #0]
		while(Data[j]!='K')
 80009c6:	e00d      	b.n	80009e4 <network_signal_strength+0x40>
		{
			gsm.RxData[j] = Data[j];
 80009c8:	1d3a      	adds	r2, r7, #4
 80009ca:	6a3b      	ldr	r3, [r7, #32]
 80009cc:	4413      	add	r3, r2
 80009ce:	7819      	ldrb	r1, [r3, #0]
 80009d0:	4a18      	ldr	r2, [pc, #96]	; (8000a34 <network_signal_strength+0x90>)
 80009d2:	6a3b      	ldr	r3, [r7, #32]
 80009d4:	4413      	add	r3, r2
 80009d6:	f603 037c 	addw	r3, r3, #2172	; 0x87c
 80009da:	460a      	mov	r2, r1
 80009dc:	701a      	strb	r2, [r3, #0]
			j++;
 80009de:	6a3b      	ldr	r3, [r7, #32]
 80009e0:	3301      	adds	r3, #1
 80009e2:	623b      	str	r3, [r7, #32]
		while(Data[j]!='K')
 80009e4:	1d3a      	adds	r2, r7, #4
 80009e6:	6a3b      	ldr	r3, [r7, #32]
 80009e8:	4413      	add	r3, r2
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b4b      	cmp	r3, #75	; 0x4b
 80009ee:	d1eb      	bne.n	80009c8 <network_signal_strength+0x24>

		}
	unsigned char *pktptr = &gsm.RxData[0];
 80009f0:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <network_signal_strength+0x94>)
 80009f2:	61fb      	str	r3, [r7, #28]
	pktptr = jump_char_fixed(pktptr,':');
 80009f4:	213a      	movs	r1, #58	; 0x3a
 80009f6:	69f8      	ldr	r0, [r7, #28]
 80009f8:	f000 f8eb 	bl	8000bd2 <jump_char_fixed>
 80009fc:	61f8      	str	r0, [r7, #28]
	pktptr++;
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	3301      	adds	r3, #1
 8000a02:	61fb      	str	r3, [r7, #28]
	while(*pktptr != '\r')
 8000a04:	e00c      	b.n	8000a20 <network_signal_strength+0x7c>
	{
		gsm.gsm_data.network_strength[i++] = *pktptr;
 8000a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a08:	1c5a      	adds	r2, r3, #1
 8000a0a:	627a      	str	r2, [r7, #36]	; 0x24
 8000a0c:	69fa      	ldr	r2, [r7, #28]
 8000a0e:	7811      	ldrb	r1, [r2, #0]
 8000a10:	4a08      	ldr	r2, [pc, #32]	; (8000a34 <network_signal_strength+0x90>)
 8000a12:	4413      	add	r3, r2
 8000a14:	460a      	mov	r2, r1
 8000a16:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		pktptr++;
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	61fb      	str	r3, [r7, #28]
	while(*pktptr != '\r')
 8000a20:	69fb      	ldr	r3, [r7, #28]
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	2b0d      	cmp	r3, #13
 8000a26:	d1ee      	bne.n	8000a06 <network_signal_strength+0x62>
	}
}
 8000a28:	bf00      	nop
 8000a2a:	3728      	adds	r7, #40	; 0x28
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bdb0      	pop	{r4, r5, r7, pc}
 8000a30:	08003550 	.word	0x08003550
 8000a34:	20000e04 	.word	0x20000e04
 8000a38:	20001680 	.word	0x20001680

08000a3c <cops>:

void cops(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
	int i=0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	607b      	str	r3, [r7, #4]
	Send_AT_Command(&OperatorSelection);
 8000a46:	4811      	ldr	r0, [pc, #68]	; (8000a8c <cops+0x50>)
 8000a48:	f7ff fe7e 	bl	8000748 <Send_AT_Command>
	unsigned char *pktptr = &gsm.RxData[0];
 8000a4c:	4b10      	ldr	r3, [pc, #64]	; (8000a90 <cops+0x54>)
 8000a4e:	603b      	str	r3, [r7, #0]
	pktptr = jump_char_fixed(pktptr,':');
 8000a50:	213a      	movs	r1, #58	; 0x3a
 8000a52:	6838      	ldr	r0, [r7, #0]
 8000a54:	f000 f8bd 	bl	8000bd2 <jump_char_fixed>
 8000a58:	6038      	str	r0, [r7, #0]
	pktptr++;
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	603b      	str	r3, [r7, #0]
	while(*pktptr != '\r')
 8000a60:	e00c      	b.n	8000a7c <cops+0x40>
	{
		gsm.gsm_data.cops[i++] = *pktptr;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	1c5a      	adds	r2, r3, #1
 8000a66:	607a      	str	r2, [r7, #4]
 8000a68:	683a      	ldr	r2, [r7, #0]
 8000a6a:	7811      	ldrb	r1, [r2, #0]
 8000a6c:	4a09      	ldr	r2, [pc, #36]	; (8000a94 <cops+0x58>)
 8000a6e:	4413      	add	r3, r2
 8000a70:	460a      	mov	r2, r1
 8000a72:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
		pktptr++;
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	603b      	str	r3, [r7, #0]
	while(*pktptr != '\r')
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b0d      	cmp	r3, #13
 8000a82:	d1ee      	bne.n	8000a62 <cops+0x26>
	}
}
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	200001e0 	.word	0x200001e0
 8000a90:	20001680 	.word	0x20001680
 8000a94:	20000e04 	.word	0x20000e04

08000a98 <copn>:

void copn(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
	int i=0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	607b      	str	r3, [r7, #4]
	Send_AT_Command(&ReadOperatorName);
 8000aa2:	4811      	ldr	r0, [pc, #68]	; (8000ae8 <copn+0x50>)
 8000aa4:	f7ff fe50 	bl	8000748 <Send_AT_Command>
	unsigned char *pktptr = &gsm.RxData[0];
 8000aa8:	4b10      	ldr	r3, [pc, #64]	; (8000aec <copn+0x54>)
 8000aaa:	603b      	str	r3, [r7, #0]
	pktptr = jump_char_fixed(pktptr,':');
 8000aac:	213a      	movs	r1, #58	; 0x3a
 8000aae:	6838      	ldr	r0, [r7, #0]
 8000ab0:	f000 f88f 	bl	8000bd2 <jump_char_fixed>
 8000ab4:	6038      	str	r0, [r7, #0]
	pktptr++;
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	3301      	adds	r3, #1
 8000aba:	603b      	str	r3, [r7, #0]
	while(*pktptr != '\r')
 8000abc:	e00c      	b.n	8000ad8 <copn+0x40>
	{
		gsm.gsm_data.copn[i++] = *pktptr;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	1c5a      	adds	r2, r3, #1
 8000ac2:	607a      	str	r2, [r7, #4]
 8000ac4:	683a      	ldr	r2, [r7, #0]
 8000ac6:	7811      	ldrb	r1, [r2, #0]
 8000ac8:	4a09      	ldr	r2, [pc, #36]	; (8000af0 <copn+0x58>)
 8000aca:	4413      	add	r3, r2
 8000acc:	460a      	mov	r2, r1
 8000ace:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
		pktptr++;
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	603b      	str	r3, [r7, #0]
	while(*pktptr != '\r')
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b0d      	cmp	r3, #13
 8000ade:	d1ee      	bne.n	8000abe <copn+0x26>
	}
}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20000258 	.word	0x20000258
 8000aec:	20001680 	.word	0x20001680
 8000af0:	20000e04 	.word	0x20000e04

08000af4 <serverdata>:

void serverdata(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
	int i=0;
 8000afa:	2300      	movs	r3, #0
 8000afc:	607b      	str	r3, [r7, #4]
	Send_AT_Command(&ServerResponse);
 8000afe:	4811      	ldr	r0, [pc, #68]	; (8000b44 <serverdata+0x50>)
 8000b00:	f7ff fe22 	bl	8000748 <Send_AT_Command>
	unsigned char *pktptr = &gsm.RxData[0];
 8000b04:	4b10      	ldr	r3, [pc, #64]	; (8000b48 <serverdata+0x54>)
 8000b06:	603b      	str	r3, [r7, #0]
	pktptr = jump_char_fixed(pktptr,':');
 8000b08:	213a      	movs	r1, #58	; 0x3a
 8000b0a:	6838      	ldr	r0, [r7, #0]
 8000b0c:	f000 f861 	bl	8000bd2 <jump_char_fixed>
 8000b10:	6038      	str	r0, [r7, #0]
	pktptr++;
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	3301      	adds	r3, #1
 8000b16:	603b      	str	r3, [r7, #0]
	while(*pktptr != '\r')
 8000b18:	e00c      	b.n	8000b34 <serverdata+0x40>
	{
		gsm.gsm_data.Server_Response[i++] = *pktptr;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	1c5a      	adds	r2, r3, #1
 8000b1e:	607a      	str	r2, [r7, #4]
 8000b20:	683a      	ldr	r2, [r7, #0]
 8000b22:	7811      	ldrb	r1, [r2, #0]
 8000b24:	4a09      	ldr	r2, [pc, #36]	; (8000b4c <serverdata+0x58>)
 8000b26:	4413      	add	r3, r2
 8000b28:	460a      	mov	r2, r1
 8000b2a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
		pktptr++;
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	3301      	adds	r3, #1
 8000b32:	603b      	str	r3, [r7, #0]
	while(*pktptr != '\r')
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b0d      	cmp	r3, #13
 8000b3a:	d1ee      	bne.n	8000b1a <serverdata+0x26>
	}
}
 8000b3c:	bf00      	nop
 8000b3e:	3708      	adds	r7, #8
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20000ca8 	.word	0x20000ca8
 8000b48:	20001680 	.word	0x20001680
 8000b4c:	20000e04 	.word	0x20000e04

08000b50 <cnbp>:


void cnbp(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
	int i=0;
 8000b56:	2300      	movs	r3, #0
 8000b58:	607b      	str	r3, [r7, #4]
	Send_AT_Command(&BaudSelection);
 8000b5a:	4811      	ldr	r0, [pc, #68]	; (8000ba0 <cnbp+0x50>)
 8000b5c:	f7ff fdf4 	bl	8000748 <Send_AT_Command>
	unsigned char *pktptr = &gsm.RxData[0];
 8000b60:	4b10      	ldr	r3, [pc, #64]	; (8000ba4 <cnbp+0x54>)
 8000b62:	603b      	str	r3, [r7, #0]
	pktptr = jump_char_fixed(pktptr,':');
 8000b64:	213a      	movs	r1, #58	; 0x3a
 8000b66:	6838      	ldr	r0, [r7, #0]
 8000b68:	f000 f833 	bl	8000bd2 <jump_char_fixed>
 8000b6c:	6038      	str	r0, [r7, #0]
	pktptr++;
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	3301      	adds	r3, #1
 8000b72:	603b      	str	r3, [r7, #0]
	while(*pktptr != '\r')
 8000b74:	e00c      	b.n	8000b90 <cnbp+0x40>
	{
		gsm.gsm_data.cnbp[i++] = *pktptr;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	1c5a      	adds	r2, r3, #1
 8000b7a:	607a      	str	r2, [r7, #4]
 8000b7c:	683a      	ldr	r2, [r7, #0]
 8000b7e:	7811      	ldrb	r1, [r2, #0]
 8000b80:	4a09      	ldr	r2, [pc, #36]	; (8000ba8 <cnbp+0x58>)
 8000b82:	4413      	add	r3, r2
 8000b84:	460a      	mov	r2, r1
 8000b86:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
		pktptr++;
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	603b      	str	r3, [r7, #0]
	while(*pktptr != '\r')
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b0d      	cmp	r3, #13
 8000b96:	d1ee      	bne.n	8000b76 <cnbp+0x26>
	}
}
 8000b98:	bf00      	nop
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	200002d0 	.word	0x200002d0
 8000ba4:	20001680 	.word	0x20001680
 8000ba8:	20000e04 	.word	0x20000e04

08000bac <gsm_data>:
//	else
//		return false;
//}

void gsm_data()
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
	copn();
 8000bb0:	f7ff ff72 	bl	8000a98 <copn>
	cnbp();
 8000bb4:	f7ff ffcc 	bl	8000b50 <cnbp>


}
 8000bb8:	bf00      	nop
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <VerifyResponseCommand>:

bool VerifyResponseCommand(ATCommadsConfig *atcommand)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
//	}
//	else
//	{
//		return 0;
//	}
	return true;
 8000bc4:	2301      	movs	r3, #1
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	370c      	adds	r7, #12
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr

08000bd2 <jump_char_fixed>:
unsigned char* jump_char_fixed(unsigned char *pktPtr, char character)
{
 8000bd2:	b480      	push	{r7}
 8000bd4:	b083      	sub	sp, #12
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	6078      	str	r0, [r7, #4]
 8000bda:	460b      	mov	r3, r1
 8000bdc:	70fb      	strb	r3, [r7, #3]
    while(*pktPtr++ !=  character);
 8000bde:	bf00      	nop
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	1c5a      	adds	r2, r3, #1
 8000be4:	607a      	str	r2, [r7, #4]
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	78fa      	ldrb	r2, [r7, #3]
 8000bea:	429a      	cmp	r2, r3
 8000bec:	d1f8      	bne.n	8000be0 <jump_char_fixed+0xe>
    return pktPtr;
 8000bee:	687b      	ldr	r3, [r7, #4]
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <gsmtask>:

void gsmtask()
{
 8000bfc:	b590      	push	{r4, r7, lr}
 8000bfe:	b093      	sub	sp, #76	; 0x4c
 8000c00:	af00      	add	r7, sp, #0

	switch(gsm_state)
 8000c02:	4bb5      	ldr	r3, [pc, #724]	; (8000ed8 <gsmtask+0x2dc>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b05      	cmp	r3, #5
 8000c08:	f200 8220 	bhi.w	800104c <gsmtask+0x450>
 8000c0c:	a201      	add	r2, pc, #4	; (adr r2, 8000c14 <gsmtask+0x18>)
 8000c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c12:	bf00      	nop
 8000c14:	08000c2d 	.word	0x08000c2d
 8000c18:	08000c87 	.word	0x08000c87
 8000c1c:	08000cb9 	.word	0x08000cb9
 8000c20:	08000def 	.word	0x08000def
 8000c24:	08000df9 	.word	0x08000df9
 8000c28:	08000fef 	.word	0x08000fef
		{
		case GSM_INIT_STATE:
		{
			int GSM_Sim_state=0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	647b      	str	r3, [r7, #68]	; 0x44
			GSM_Sim_state=VerifyResponseCommand(&Sim_Detect);
 8000c30:	48aa      	ldr	r0, [pc, #680]	; (8000edc <gsmtask+0x2e0>)
 8000c32:	f7ff ffc3 	bl	8000bbc <VerifyResponseCommand>
 8000c36:	4603      	mov	r3, r0
 8000c38:	647b      	str	r3, [r7, #68]	; 0x44
			if (gsm.Flags.Start == true && gsm.Flags.GsmInitialised !=true)
 8000c3a:	4ba9      	ldr	r3, [pc, #676]	; (8000ee0 <gsmtask+0x2e4>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	f003 0301 	and.w	r3, r3, #1
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d00b      	beq.n	8000c60 <gsmtask+0x64>
 8000c48:	4ba5      	ldr	r3, [pc, #660]	; (8000ee0 <gsmtask+0x2e4>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	f003 0302 	and.w	r3, r3, #2
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d104      	bne.n	8000c60 <gsmtask+0x64>
			{
				gsm_init();
 8000c56:	f7ff fc3f 	bl	80004d8 <gsm_init>
				Send_AT_Command(&ECHO);
 8000c5a:	48a2      	ldr	r0, [pc, #648]	; (8000ee4 <gsmtask+0x2e8>)
 8000c5c:	f7ff fd74 	bl	8000748 <Send_AT_Command>

			}
			if(GSM_Sim_state == true && gsm.Flags.GsmInitialised == true)
 8000c60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d10f      	bne.n	8000c86 <gsmtask+0x8a>
 8000c66:	4b9e      	ldr	r3, [pc, #632]	; (8000ee0 <gsmtask+0x2e4>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d008      	beq.n	8000c86 <gsmtask+0x8a>
			{
				gsm_imsi();
 8000c74:	f7ff fe06 	bl	8000884 <gsm_imsi>
				gsm_imei();
 8000c78:	f7ff fe4c 	bl	8000914 <gsm_imei>
				gsm_ccid();
 8000c7c:	f7ff fdb6 	bl	80007ec <gsm_ccid>
				gsm_state = NETWORK_STATE;
 8000c80:	4b95      	ldr	r3, [pc, #596]	; (8000ed8 <gsmtask+0x2dc>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	701a      	strb	r2, [r3, #0]
		}

	//	break;
		case NETWORK_STATE:
		{
			Send_AT_Command(&NetwrokRegistration);
 8000c86:	4898      	ldr	r0, [pc, #608]	; (8000ee8 <gsmtask+0x2ec>)
 8000c88:	f7ff fd5e 	bl	8000748 <Send_AT_Command>
			int network_registration_state=0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	643b      	str	r3, [r7, #64]	; 0x40
			network_registration_state=VerifyResponseCommand(&NetwrokRegistrationStatus);
 8000c90:	4896      	ldr	r0, [pc, #600]	; (8000eec <gsmtask+0x2f0>)
 8000c92:	f7ff ff93 	bl	8000bbc <VerifyResponseCommand>
 8000c96:	4603      	mov	r3, r0
 8000c98:	643b      	str	r3, [r7, #64]	; 0x40
			if (network_registration_state == true)
 8000c9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d10b      	bne.n	8000cb8 <gsmtask+0xbc>
			{
				cops();
 8000ca0:	f7ff fecc 	bl	8000a3c <cops>
				network_signal_strength();
 8000ca4:	f7ff fe7e 	bl	80009a4 <network_signal_strength>
				gsm.Flags.GsmNetworkInitialised = true;
 8000ca8:	4a8d      	ldr	r2, [pc, #564]	; (8000ee0 <gsmtask+0x2e4>)
 8000caa:	7813      	ldrb	r3, [r2, #0]
 8000cac:	f043 0304 	orr.w	r3, r3, #4
 8000cb0:	7013      	strb	r3, [r2, #0]
				gsm_state = GSM_GPRS_STATE;
 8000cb2:	4b89      	ldr	r3, [pc, #548]	; (8000ed8 <gsmtask+0x2dc>)
 8000cb4:	2202      	movs	r2, #2
 8000cb6:	701a      	strb	r2, [r3, #0]
		}
	//	break;
		case GSM_GPRS_STATE:
		{

			if(gsm.Flags.GsmNetworkInitialised == true)
 8000cb8:	4b89      	ldr	r3, [pc, #548]	; (8000ee0 <gsmtask+0x2e4>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	f003 0304 	and.w	r3, r3, #4
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f000 8093 	beq.w	8000dee <gsmtask+0x1f2>
			{
				switch(gprs_state)
 8000cc8:	4b89      	ldr	r3, [pc, #548]	; (8000ef0 <gsmtask+0x2f4>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	2b03      	cmp	r3, #3
 8000cce:	f200 808e 	bhi.w	8000dee <gsmtask+0x1f2>
 8000cd2:	a201      	add	r2, pc, #4	; (adr r2, 8000cd8 <gsmtask+0xdc>)
 8000cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cd8:	08000ce9 	.word	0x08000ce9
 8000cdc:	08000d25 	.word	0x08000d25
 8000ce0:	08000d61 	.word	0x08000d61
 8000ce4:	08000d9d 	.word	0x08000d9d
				{
					case gprs_registration:
					{
						int gprs_reg_state=0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	63fb      	str	r3, [r7, #60]	; 0x3c
						Send_AT_Command(&GPRSRegistration);
 8000cec:	4881      	ldr	r0, [pc, #516]	; (8000ef4 <gsmtask+0x2f8>)
 8000cee:	f7ff fd2b 	bl	8000748 <Send_AT_Command>
						Send_AT_Command(&GPRSRegistrationStatus);
 8000cf2:	4881      	ldr	r0, [pc, #516]	; (8000ef8 <gsmtask+0x2fc>)
 8000cf4:	f7ff fd28 	bl	8000748 <Send_AT_Command>
						gprs_reg_state=VerifyResponseCommand(&GPRSRegistrationStatus);
 8000cf8:	487f      	ldr	r0, [pc, #508]	; (8000ef8 <gsmtask+0x2fc>)
 8000cfa:	f7ff ff5f 	bl	8000bbc <VerifyResponseCommand>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	63fb      	str	r3, [r7, #60]	; 0x3c
						if(gprs_reg_state==true)
 8000d02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d108      	bne.n	8000d1a <gsmtask+0x11e>
						{
							gsm.Flags.GPRS_REG_Flag = true;
 8000d08:	4a75      	ldr	r2, [pc, #468]	; (8000ee0 <gsmtask+0x2e4>)
 8000d0a:	7813      	ldrb	r3, [r2, #0]
 8000d0c:	f043 0308 	orr.w	r3, r3, #8
 8000d10:	7013      	strb	r3, [r2, #0]
							gprs_state = gprs_PDP_Attachment;
 8000d12:	4b77      	ldr	r3, [pc, #476]	; (8000ef0 <gsmtask+0x2f4>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	701a      	strb	r2, [r3, #0]
 8000d18:	e004      	b.n	8000d24 <gsmtask+0x128>
						}
						else
						{
							gsm.Flags.GPRS_REG_Flag =false;
 8000d1a:	4a71      	ldr	r2, [pc, #452]	; (8000ee0 <gsmtask+0x2e4>)
 8000d1c:	7813      	ldrb	r3, [r2, #0]
 8000d1e:	f36f 03c3 	bfc	r3, #3, #1
 8000d22:	7013      	strb	r3, [r2, #0]
						}
					}
				//	break;
					case gprs_PDP_Attachment:
					{
						int gprs_attachment_state=0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	63bb      	str	r3, [r7, #56]	; 0x38
					    Send_AT_Command(&PDPAttachWrite);
 8000d28:	4874      	ldr	r0, [pc, #464]	; (8000efc <gsmtask+0x300>)
 8000d2a:	f7ff fd0d 	bl	8000748 <Send_AT_Command>
					    Send_AT_Command(&PDPStatus);
 8000d2e:	4874      	ldr	r0, [pc, #464]	; (8000f00 <gsmtask+0x304>)
 8000d30:	f7ff fd0a 	bl	8000748 <Send_AT_Command>
					    gprs_attachment_state=VerifyResponseCommand(&PDPStatus);
 8000d34:	4872      	ldr	r0, [pc, #456]	; (8000f00 <gsmtask+0x304>)
 8000d36:	f7ff ff41 	bl	8000bbc <VerifyResponseCommand>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	63bb      	str	r3, [r7, #56]	; 0x38
						if(gprs_attachment_state== true)
 8000d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d108      	bne.n	8000d56 <gsmtask+0x15a>
						{
							gsm.Flags.GPRS_Attachment_Flag =true;
 8000d44:	4a66      	ldr	r2, [pc, #408]	; (8000ee0 <gsmtask+0x2e4>)
 8000d46:	7813      	ldrb	r3, [r2, #0]
 8000d48:	f043 0310 	orr.w	r3, r3, #16
 8000d4c:	7013      	strb	r3, [r2, #0]
							gprs_state = gprs_PDP_Context;
 8000d4e:	4b68      	ldr	r3, [pc, #416]	; (8000ef0 <gsmtask+0x2f4>)
 8000d50:	2202      	movs	r2, #2
 8000d52:	701a      	strb	r2, [r3, #0]
 8000d54:	e004      	b.n	8000d60 <gsmtask+0x164>
						}
						else
						{
							gsm.Flags.GPRS_Attachment_Flag =false;
 8000d56:	4a62      	ldr	r2, [pc, #392]	; (8000ee0 <gsmtask+0x2e4>)
 8000d58:	7813      	ldrb	r3, [r2, #0]
 8000d5a:	f36f 1304 	bfc	r3, #4, #1
 8000d5e:	7013      	strb	r3, [r2, #0]
						}
					}
				//	break;
					case gprs_PDP_Context:
					{
						int gprs_PDP_Context_state=0;
 8000d60:	2300      	movs	r3, #0
 8000d62:	637b      	str	r3, [r7, #52]	; 0x34
						Send_AT_Command(&PDPContext);
 8000d64:	4867      	ldr	r0, [pc, #412]	; (8000f04 <gsmtask+0x308>)
 8000d66:	f7ff fcef 	bl	8000748 <Send_AT_Command>
						Send_AT_Command(&PDPContextStatus);
 8000d6a:	4867      	ldr	r0, [pc, #412]	; (8000f08 <gsmtask+0x30c>)
 8000d6c:	f7ff fcec 	bl	8000748 <Send_AT_Command>
						gprs_PDP_Context_state=VerifyResponseCommand(&PDPContextStatus);
 8000d70:	4865      	ldr	r0, [pc, #404]	; (8000f08 <gsmtask+0x30c>)
 8000d72:	f7ff ff23 	bl	8000bbc <VerifyResponseCommand>
 8000d76:	4603      	mov	r3, r0
 8000d78:	637b      	str	r3, [r7, #52]	; 0x34
						if(gprs_PDP_Context_state== true)
 8000d7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d108      	bne.n	8000d92 <gsmtask+0x196>
						{
							gsm.Flags.GPRS_PDP_Context_Flag =true;
 8000d80:	4a57      	ldr	r2, [pc, #348]	; (8000ee0 <gsmtask+0x2e4>)
 8000d82:	7813      	ldrb	r3, [r2, #0]
 8000d84:	f043 0320 	orr.w	r3, r3, #32
 8000d88:	7013      	strb	r3, [r2, #0]
							gprs_state = gprs_PDP_Activate;
 8000d8a:	4b59      	ldr	r3, [pc, #356]	; (8000ef0 <gsmtask+0x2f4>)
 8000d8c:	2203      	movs	r2, #3
 8000d8e:	701a      	strb	r2, [r3, #0]
 8000d90:	e004      	b.n	8000d9c <gsmtask+0x1a0>
						}
						else
						{
							gsm.Flags.GPRS_PDP_Context_Flag =false;
 8000d92:	4a53      	ldr	r2, [pc, #332]	; (8000ee0 <gsmtask+0x2e4>)
 8000d94:	7813      	ldrb	r3, [r2, #0]
 8000d96:	f36f 1345 	bfc	r3, #5, #1
 8000d9a:	7013      	strb	r3, [r2, #0]
						}
					}
				//	break;
					case gprs_PDP_Activate:
					{
						int gprs_PDP_Activate_state=0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	633b      	str	r3, [r7, #48]	; 0x30
						Send_AT_Command(&PDPActivate);
 8000da0:	485a      	ldr	r0, [pc, #360]	; (8000f0c <gsmtask+0x310>)
 8000da2:	f7ff fcd1 	bl	8000748 <Send_AT_Command>
						Send_AT_Command(&PDPActivateStatus);
 8000da6:	485a      	ldr	r0, [pc, #360]	; (8000f10 <gsmtask+0x314>)
 8000da8:	f7ff fcce 	bl	8000748 <Send_AT_Command>
						gprs_PDP_Activate_state=VerifyResponseCommand(&PDPActivateStatus);
 8000dac:	4858      	ldr	r0, [pc, #352]	; (8000f10 <gsmtask+0x314>)
 8000dae:	f7ff ff05 	bl	8000bbc <VerifyResponseCommand>
 8000db2:	4603      	mov	r3, r0
 8000db4:	633b      	str	r3, [r7, #48]	; 0x30
						if(gprs_PDP_Activate_state == true)
 8000db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d110      	bne.n	8000dde <gsmtask+0x1e2>
						{
							gsm.Flags.GPRS_PDP_Activate_Flag =true;
 8000dbc:	4a48      	ldr	r2, [pc, #288]	; (8000ee0 <gsmtask+0x2e4>)
 8000dbe:	7813      	ldrb	r3, [r2, #0]
 8000dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dc4:	7013      	strb	r3, [r2, #0]
							gsm.Flags.GPRSInitialised =true;
 8000dc6:	4a46      	ldr	r2, [pc, #280]	; (8000ee0 <gsmtask+0x2e4>)
 8000dc8:	7813      	ldrb	r3, [r2, #0]
 8000dca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dce:	7013      	strb	r3, [r2, #0]
							gprs_state = gprs_PDP_Attachment;
 8000dd0:	4b47      	ldr	r3, [pc, #284]	; (8000ef0 <gsmtask+0x2f4>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
							gsm_state = GSM_DATAPACKET_STATE;
 8000dd6:	4b40      	ldr	r3, [pc, #256]	; (8000ed8 <gsmtask+0x2dc>)
 8000dd8:	2203      	movs	r2, #3
 8000dda:	701a      	strb	r2, [r3, #0]
 8000ddc:	e007      	b.n	8000dee <gsmtask+0x1f2>
						}
						else
						{

							Send_AT_Command(&PDPDeactivate);
 8000dde:	484d      	ldr	r0, [pc, #308]	; (8000f14 <gsmtask+0x318>)
 8000de0:	f7ff fcb2 	bl	8000748 <Send_AT_Command>
							gsm.Flags.GPRS_PDP_Activate_Flag =false;
 8000de4:	4a3e      	ldr	r2, [pc, #248]	; (8000ee0 <gsmtask+0x2e4>)
 8000de6:	7813      	ldrb	r3, [r2, #0]
 8000de8:	f36f 1386 	bfc	r3, #6, #1
 8000dec:	7013      	strb	r3, [r2, #0]
			}
		}
	//	break;
		case GSM_DATAPACKET_STATE:
				{
					gsm_data();
 8000dee:	f7ff fedd 	bl	8000bac <gsm_data>
					gsm_state = GSM_TCPIP_STATE;
 8000df2:	4b39      	ldr	r3, [pc, #228]	; (8000ed8 <gsmtask+0x2dc>)
 8000df4:	2204      	movs	r2, #4
 8000df6:	701a      	strb	r2, [r3, #0]
				}
	  //  break;
		case GSM_TCPIP_STATE:
				{
					if(gsm.Flags.GPRSInitialised == true)
 8000df8:	4b39      	ldr	r3, [pc, #228]	; (8000ee0 <gsmtask+0x2e4>)
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	f000 80f3 	beq.w	8000fee <gsmtask+0x3f2>
					{
						switch(tcp_state)
 8000e08:	4b43      	ldr	r3, [pc, #268]	; (8000f18 <gsmtask+0x31c>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	2b04      	cmp	r3, #4
 8000e0e:	f200 80ee 	bhi.w	8000fee <gsmtask+0x3f2>
 8000e12:	a201      	add	r2, pc, #4	; (adr r2, 8000e18 <gsmtask+0x21c>)
 8000e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e18:	08000e2d 	.word	0x08000e2d
 8000e1c:	08000e69 	.word	0x08000e69
 8000e20:	08000ea5 	.word	0x08000ea5
 8000e24:	08000f3f 	.word	0x08000f3f
 8000e28:	08000f7b 	.word	0x08000f7b
						{
						case TCPIP_Application_Mode_NonTransparent:
						{
							int TCPIP_Application_Mode_state=0;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
							Send_AT_Command(&TCPIP_Application_Mode);
 8000e30:	483a      	ldr	r0, [pc, #232]	; (8000f1c <gsmtask+0x320>)
 8000e32:	f7ff fc89 	bl	8000748 <Send_AT_Command>
							Send_AT_Command(&TCPIP_Application_Mode_Status);
 8000e36:	483a      	ldr	r0, [pc, #232]	; (8000f20 <gsmtask+0x324>)
 8000e38:	f7ff fc86 	bl	8000748 <Send_AT_Command>
							TCPIP_Application_Mode_state=VerifyResponseCommand(&TCPIP_Application_Mode_Status);
 8000e3c:	4838      	ldr	r0, [pc, #224]	; (8000f20 <gsmtask+0x324>)
 8000e3e:	f7ff febd 	bl	8000bbc <VerifyResponseCommand>
 8000e42:	4603      	mov	r3, r0
 8000e44:	62fb      	str	r3, [r7, #44]	; 0x2c
							if( TCPIP_Application_Mode_state == true)
 8000e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d108      	bne.n	8000e5e <gsmtask+0x262>
							{
								gsm.Flags.TCPIP_Nontransparent_Mode =true;
 8000e4c:	4a24      	ldr	r2, [pc, #144]	; (8000ee0 <gsmtask+0x2e4>)
 8000e4e:	7853      	ldrb	r3, [r2, #1]
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	7053      	strb	r3, [r2, #1]
								tcp_state = TCPIP_Start_Connection_Mode;
 8000e56:	4b30      	ldr	r3, [pc, #192]	; (8000f18 <gsmtask+0x31c>)
 8000e58:	2201      	movs	r2, #1
 8000e5a:	701a      	strb	r2, [r3, #0]
 8000e5c:	e004      	b.n	8000e68 <gsmtask+0x26c>
							}
							else
							{
								gsm.Flags.TCPIP_Nontransparent_Mode =false;
 8000e5e:	4a20      	ldr	r2, [pc, #128]	; (8000ee0 <gsmtask+0x2e4>)
 8000e60:	7853      	ldrb	r3, [r2, #1]
 8000e62:	f36f 0300 	bfc	r3, #0, #1
 8000e66:	7053      	strb	r3, [r2, #1]
							}
						}
					//	break;
						case TCPIP_Start_Connection_Mode:
						{
							int TCPIP_Connection_Mode_state=0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	62bb      	str	r3, [r7, #40]	; 0x28
							Send_AT_Command(&TCPIP_Connection);
 8000e6c:	482d      	ldr	r0, [pc, #180]	; (8000f24 <gsmtask+0x328>)
 8000e6e:	f7ff fc6b 	bl	8000748 <Send_AT_Command>
							Send_AT_Command(&TCPIP_Connection_Status);
 8000e72:	482d      	ldr	r0, [pc, #180]	; (8000f28 <gsmtask+0x32c>)
 8000e74:	f7ff fc68 	bl	8000748 <Send_AT_Command>
							TCPIP_Connection_Mode_state=VerifyResponseCommand(&TCPIP_Connection_Status);
 8000e78:	482b      	ldr	r0, [pc, #172]	; (8000f28 <gsmtask+0x32c>)
 8000e7a:	f7ff fe9f 	bl	8000bbc <VerifyResponseCommand>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	62bb      	str	r3, [r7, #40]	; 0x28
							if( TCPIP_Connection_Mode_state == true)
 8000e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d108      	bne.n	8000e9a <gsmtask+0x29e>
							{
								gsm.Flags.TCPIP_Connection_Mode =true;
 8000e88:	4a15      	ldr	r2, [pc, #84]	; (8000ee0 <gsmtask+0x2e4>)
 8000e8a:	7853      	ldrb	r3, [r2, #1]
 8000e8c:	f043 0302 	orr.w	r3, r3, #2
 8000e90:	7053      	strb	r3, [r2, #1]
								tcp_state = TCPIP_DataRetrieve_DirectPUSh_Mode;
 8000e92:	4b21      	ldr	r3, [pc, #132]	; (8000f18 <gsmtask+0x31c>)
 8000e94:	2202      	movs	r2, #2
 8000e96:	701a      	strb	r2, [r3, #0]
 8000e98:	e004      	b.n	8000ea4 <gsmtask+0x2a8>
							}
							else
							{
								gsm.Flags.TCPIP_Connection_Mode =false;
 8000e9a:	4a11      	ldr	r2, [pc, #68]	; (8000ee0 <gsmtask+0x2e4>)
 8000e9c:	7853      	ldrb	r3, [r2, #1]
 8000e9e:	f36f 0341 	bfc	r3, #1, #1
 8000ea2:	7053      	strb	r3, [r2, #1]
							}
						}
					//	break;
						case TCPIP_DataRetrieve_DirectPUSh_Mode:
						{
							int TCPIP_DataRetrieve_Mode_state=0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	627b      	str	r3, [r7, #36]	; 0x24
							Send_AT_Command(&TCPIP_DataRetrieve);
 8000ea8:	4820      	ldr	r0, [pc, #128]	; (8000f2c <gsmtask+0x330>)
 8000eaa:	f7ff fc4d 	bl	8000748 <Send_AT_Command>
							Send_AT_Command(&TCPIP_DataRetrieve_Status);
 8000eae:	4820      	ldr	r0, [pc, #128]	; (8000f30 <gsmtask+0x334>)
 8000eb0:	f7ff fc4a 	bl	8000748 <Send_AT_Command>
							TCPIP_DataRetrieve_Mode_state=VerifyResponseCommand(&TCPIP_DataRetrieve_Status);
 8000eb4:	481e      	ldr	r0, [pc, #120]	; (8000f30 <gsmtask+0x334>)
 8000eb6:	f7ff fe81 	bl	8000bbc <VerifyResponseCommand>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	627b      	str	r3, [r7, #36]	; 0x24
							if( TCPIP_DataRetrieve_Mode_state == true)
 8000ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d137      	bne.n	8000f34 <gsmtask+0x338>
							{
								gsm.Flags.TCPIP_DataRetrieve_Mode =true;
 8000ec4:	4a06      	ldr	r2, [pc, #24]	; (8000ee0 <gsmtask+0x2e4>)
 8000ec6:	7853      	ldrb	r3, [r2, #1]
 8000ec8:	f043 0304 	orr.w	r3, r3, #4
 8000ecc:	7053      	strb	r3, [r2, #1]
								tcp_state = TCPIP_Open_Connection_Mode;
 8000ece:	4b12      	ldr	r3, [pc, #72]	; (8000f18 <gsmtask+0x31c>)
 8000ed0:	2203      	movs	r2, #3
 8000ed2:	701a      	strb	r2, [r3, #0]
 8000ed4:	e033      	b.n	8000f3e <gsmtask+0x342>
 8000ed6:	bf00      	nop
 8000ed8:	20000dac 	.word	0x20000dac
 8000edc:	20000078 	.word	0x20000078
 8000ee0:	20000e04 	.word	0x20000e04
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	200000f0 	.word	0x200000f0
 8000eec:	20000168 	.word	0x20000168
 8000ef0:	20000dad 	.word	0x20000dad
 8000ef4:	20000348 	.word	0x20000348
 8000ef8:	200003c0 	.word	0x200003c0
 8000efc:	20000438 	.word	0x20000438
 8000f00:	200004b0 	.word	0x200004b0
 8000f04:	20000690 	.word	0x20000690
 8000f08:	20000708 	.word	0x20000708
 8000f0c:	20000528 	.word	0x20000528
 8000f10:	20000618 	.word	0x20000618
 8000f14:	200005a0 	.word	0x200005a0
 8000f18:	20000dae 	.word	0x20000dae
 8000f1c:	20000780 	.word	0x20000780
 8000f20:	200007f8 	.word	0x200007f8
 8000f24:	20000870 	.word	0x20000870
 8000f28:	200008e8 	.word	0x200008e8
 8000f2c:	20000960 	.word	0x20000960
 8000f30:	200009d8 	.word	0x200009d8
							}
							else
							{
								gsm.Flags.TCPIP_DataRetrieve_Mode =false;
 8000f34:	4a49      	ldr	r2, [pc, #292]	; (800105c <gsmtask+0x460>)
 8000f36:	7853      	ldrb	r3, [r2, #1]
 8000f38:	f36f 0382 	bfc	r3, #2, #1
 8000f3c:	7053      	strb	r3, [r2, #1]
							}
						}
					//	break;
						case TCPIP_Open_Connection_Mode:
						{
							int TCPIP_Open_Connection_Mode_state=0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	623b      	str	r3, [r7, #32]
							Send_AT_Command(&TCPIP_Connection_Establish);
 8000f42:	4847      	ldr	r0, [pc, #284]	; (8001060 <gsmtask+0x464>)
 8000f44:	f7ff fc00 	bl	8000748 <Send_AT_Command>
							Send_AT_Command(&TCPIP_Connection_Establish_Status);
 8000f48:	4846      	ldr	r0, [pc, #280]	; (8001064 <gsmtask+0x468>)
 8000f4a:	f7ff fbfd 	bl	8000748 <Send_AT_Command>
							TCPIP_Open_Connection_Mode_state=VerifyResponseCommand(&TCPIP_Connection_Establish_Status);
 8000f4e:	4845      	ldr	r0, [pc, #276]	; (8001064 <gsmtask+0x468>)
 8000f50:	f7ff fe34 	bl	8000bbc <VerifyResponseCommand>
 8000f54:	4603      	mov	r3, r0
 8000f56:	623b      	str	r3, [r7, #32]
							if( TCPIP_Open_Connection_Mode_state == true)
 8000f58:	6a3b      	ldr	r3, [r7, #32]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d108      	bne.n	8000f70 <gsmtask+0x374>
							{
								gsm.Flags.TCPIP_Open_Connection_Mode =true;
 8000f5e:	4a3f      	ldr	r2, [pc, #252]	; (800105c <gsmtask+0x460>)
 8000f60:	7853      	ldrb	r3, [r2, #1]
 8000f62:	f043 0308 	orr.w	r3, r3, #8
 8000f66:	7053      	strb	r3, [r2, #1]
								tcp_state =TCPIP_Send_Data_Mode ;
 8000f68:	4b3f      	ldr	r3, [pc, #252]	; (8001068 <gsmtask+0x46c>)
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	701a      	strb	r2, [r3, #0]
 8000f6e:	e004      	b.n	8000f7a <gsmtask+0x37e>
							}
							else
							{
								gsm.Flags.TCPIP_Open_Connection_Mode =false;
 8000f70:	4a3a      	ldr	r2, [pc, #232]	; (800105c <gsmtask+0x460>)
 8000f72:	7853      	ldrb	r3, [r2, #1]
 8000f74:	f36f 03c3 	bfc	r3, #3, #1
 8000f78:	7053      	strb	r3, [r2, #1]
					//	break;

						case TCPIP_Send_Data_Mode:
						{
							// frame function call, prepare frame array with crc ----> gsm tx data
							Send_AT_Command(&TCPIP_DataSend);
 8000f7a:	483c      	ldr	r0, [pc, #240]	; (800106c <gsmtask+0x470>)
 8000f7c:	f7ff fbe4 	bl	8000748 <Send_AT_Command>
							char data[] ="Hello GS group";
 8000f80:	4b3b      	ldr	r3, [pc, #236]	; (8001070 <gsmtask+0x474>)
 8000f82:	f107 0408 	add.w	r4, r7, #8
 8000f86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f88:	c407      	stmia	r4!, {r0, r1, r2}
 8000f8a:	8023      	strh	r3, [r4, #0]
 8000f8c:	3402      	adds	r4, #2
 8000f8e:	0c1b      	lsrs	r3, r3, #16
 8000f90:	7023      	strb	r3, [r4, #0]
							uint8_t CNTRL_Z = 0x1A;
 8000f92:	231a      	movs	r3, #26
 8000f94:	71fb      	strb	r3, [r7, #7]
							int TCPIP_DATA_Send_Mode_state=0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
							//if(TCPIP_DataSend.Response[1][0] == "\r\n>")
							//{
								HAL_UART_Transmit(&huart2, &data, sizeof(data), 1000);
 8000f9a:	f107 0108 	add.w	r1, r7, #8
 8000f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa2:	220f      	movs	r2, #15
 8000fa4:	4833      	ldr	r0, [pc, #204]	; (8001074 <gsmtask+0x478>)
 8000fa6:	f001 fb02 	bl	80025ae <HAL_UART_Transmit>
								HAL_UART_Transmit(&huart2,&CNTRL_Z, 1, 1000);
 8000faa:	1df9      	adds	r1, r7, #7
 8000fac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	4830      	ldr	r0, [pc, #192]	; (8001074 <gsmtask+0x478>)
 8000fb4:	f001 fafb 	bl	80025ae <HAL_UART_Transmit>
								//Send_AT_Command(&CNTRL_Z);
						//	}
						    HAL_Delay(1000);    //delay 1sec
 8000fb8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fbc:	f000 fb42 	bl	8001644 <HAL_Delay>
							TCPIP_DATA_Send_Mode_state=VerifyResponseCommand(&TCPIP_DataSend);
 8000fc0:	482a      	ldr	r0, [pc, #168]	; (800106c <gsmtask+0x470>)
 8000fc2:	f7ff fdfb 	bl	8000bbc <VerifyResponseCommand>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	61fb      	str	r3, [r7, #28]
							if(TCPIP_DATA_Send_Mode_state == true)
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d108      	bne.n	8000fe2 <gsmtask+0x3e6>
							{
								gsm.Flags.TCPIP_Data_Send_Mode =true;
 8000fd0:	4a22      	ldr	r2, [pc, #136]	; (800105c <gsmtask+0x460>)
 8000fd2:	7853      	ldrb	r3, [r2, #1]
 8000fd4:	f043 0310 	orr.w	r3, r3, #16
 8000fd8:	7053      	strb	r3, [r2, #1]
								gsm_state ==TCP_RECEIVE_DATA;
				                tcp_state =TCPIP_Send_Data_Mode ;
 8000fda:	4b23      	ldr	r3, [pc, #140]	; (8001068 <gsmtask+0x46c>)
 8000fdc:	2204      	movs	r2, #4
 8000fde:	701a      	strb	r2, [r3, #0]
							else
							{
								gsm.Flags.TCPIP_Data_Send_Mode =false;
							}
						}
						break;
 8000fe0:	e004      	b.n	8000fec <gsmtask+0x3f0>
								gsm.Flags.TCPIP_Data_Send_Mode =false;
 8000fe2:	4a1e      	ldr	r2, [pc, #120]	; (800105c <gsmtask+0x460>)
 8000fe4:	7853      	ldrb	r3, [r2, #1]
 8000fe6:	f36f 1304 	bfc	r3, #4, #1
 8000fea:	7053      	strb	r3, [r2, #1]
						break;
 8000fec:	bf00      	nop
					}
				}

		case TCP_RECEIVE_DATA:
		{
			int TCPIP_RECEIVE_DATA_state=0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61bb      	str	r3, [r7, #24]
			gsm.Flags.Server_Response_Flag = false;
 8000ff2:	4a1a      	ldr	r2, [pc, #104]	; (800105c <gsmtask+0x460>)
 8000ff4:	7853      	ldrb	r3, [r2, #1]
 8000ff6:	f36f 13c7 	bfc	r3, #7, #1
 8000ffa:	7053      	strb	r3, [r2, #1]
//				}
//			}
//		   stopTimer(AT_timer);
			//gsm.Flags.Server_Response_Flag = true;// for testing

			if(gsm.Flags.Server_Response_Flag == true )
 8000ffc:	4b17      	ldr	r3, [pc, #92]	; (800105c <gsmtask+0x460>)
 8000ffe:	785b      	ldrb	r3, [r3, #1]
 8001000:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001004:	b2db      	uxtb	r3, r3
 8001006:	2b00      	cmp	r3, #0
 8001008:	d01a      	beq.n	8001040 <gsmtask+0x444>
			{
				TCPIP_RECEIVE_DATA_state=VerifyResponseCommand(&ServerResponse);
 800100a:	481b      	ldr	r0, [pc, #108]	; (8001078 <gsmtask+0x47c>)
 800100c:	f7ff fdd6 	bl	8000bbc <VerifyResponseCommand>
 8001010:	4603      	mov	r3, r0
 8001012:	61bb      	str	r3, [r7, #24]
				if(TCPIP_RECEIVE_DATA_state == true)
 8001014:	69bb      	ldr	r3, [r7, #24]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d11a      	bne.n	8001050 <gsmtask+0x454>
				{
				gsm.Flags.Server_Response_Flag = false;
 800101a:	4a10      	ldr	r2, [pc, #64]	; (800105c <gsmtask+0x460>)
 800101c:	7853      	ldrb	r3, [r2, #1]
 800101e:	f36f 13c7 	bfc	r3, #7, #1
 8001022:	7053      	strb	r3, [r2, #1]
				serverdata();
 8001024:	f7ff fd66 	bl	8000af4 <serverdata>
				Send_AT_Command(&TCPIP_END_Connection);
 8001028:	4814      	ldr	r0, [pc, #80]	; (800107c <gsmtask+0x480>)
 800102a:	f7ff fb8d 	bl	8000748 <Send_AT_Command>
				Send_AT_Command(&TCPIP_Close_Connection);
 800102e:	4814      	ldr	r0, [pc, #80]	; (8001080 <gsmtask+0x484>)
 8001030:	f7ff fb8a 	bl	8000748 <Send_AT_Command>
				gsm.Flags.Receive_Data_Flag = true;
 8001034:	4a09      	ldr	r2, [pc, #36]	; (800105c <gsmtask+0x460>)
 8001036:	7893      	ldrb	r3, [r2, #2]
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	7093      	strb	r3, [r2, #2]
			{
				gsm.Flags.Receive_Data_Flag = false;
			}

		}
		break;
 800103e:	e007      	b.n	8001050 <gsmtask+0x454>
				gsm.Flags.Receive_Data_Flag = false;
 8001040:	4a06      	ldr	r2, [pc, #24]	; (800105c <gsmtask+0x460>)
 8001042:	7893      	ldrb	r3, [r2, #2]
 8001044:	f36f 0300 	bfc	r3, #0, #1
 8001048:	7093      	strb	r3, [r2, #2]
		break;
 800104a:	e001      	b.n	8001050 <gsmtask+0x454>
		default:
		break;
 800104c:	bf00      	nop
 800104e:	e000      	b.n	8001052 <gsmtask+0x456>
		break;
 8001050:	bf00      	nop
	}
}
 8001052:	bf00      	nop
 8001054:	374c      	adds	r7, #76	; 0x4c
 8001056:	46bd      	mov	sp, r7
 8001058:	bd90      	pop	{r4, r7, pc}
 800105a:	bf00      	nop
 800105c:	20000e04 	.word	0x20000e04
 8001060:	20000a50 	.word	0x20000a50
 8001064:	20000ac8 	.word	0x20000ac8
 8001068:	20000dae 	.word	0x20000dae
 800106c:	20000c30 	.word	0x20000c30
 8001070:	08003568 	.word	0x08003568
 8001074:	20000dc4 	.word	0x20000dc4
 8001078:	20000ca8 	.word	0x20000ca8
 800107c:	20000bb8 	.word	0x20000bb8
 8001080:	20000b40 	.word	0x20000b40

08001084 <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	gsm.Flags.Server_Response_Flag = true;
 800108c:	4a13      	ldr	r2, [pc, #76]	; (80010dc <HAL_UART_RxCpltCallback+0x58>)
 800108e:	7853      	ldrb	r3, [r2, #1]
 8001090:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001094:	7053      	strb	r3, [r2, #1]
	gsm.RxData[gsm.RxDataCnt]=Uart_Rx_Buffer;
 8001096:	4b11      	ldr	r3, [pc, #68]	; (80010dc <HAL_UART_RxCpltCallback+0x58>)
 8001098:	f8b3 3478 	ldrh.w	r3, [r3, #1144]	; 0x478
 800109c:	4619      	mov	r1, r3
 800109e:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <HAL_UART_RxCpltCallback+0x5c>)
 80010a0:	781a      	ldrb	r2, [r3, #0]
 80010a2:	4b0e      	ldr	r3, [pc, #56]	; (80010dc <HAL_UART_RxCpltCallback+0x58>)
 80010a4:	440b      	add	r3, r1
 80010a6:	f883 287c 	strb.w	r2, [r3, #2172]	; 0x87c
	gsm.RxDataCnt=(1+ gsm.RxDataCnt) % MAX_Buff_Size;
 80010aa:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <HAL_UART_RxCpltCallback+0x58>)
 80010ac:	f8b3 3478 	ldrh.w	r3, [r3, #1144]	; 0x478
 80010b0:	3301      	adds	r3, #1
 80010b2:	425a      	negs	r2, r3
 80010b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010b8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80010bc:	bf58      	it	pl
 80010be:	4253      	negpl	r3, r2
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	4b06      	ldr	r3, [pc, #24]	; (80010dc <HAL_UART_RxCpltCallback+0x58>)
 80010c4:	f8a3 2478 	strh.w	r2, [r3, #1144]	; 0x478
	HAL_UART_Receive_IT(&huart2,&Uart_Rx_Buffer, sizeof(Uart_Rx_Buffer));
 80010c8:	2201      	movs	r2, #1
 80010ca:	4905      	ldr	r1, [pc, #20]	; (80010e0 <HAL_UART_RxCpltCallback+0x5c>)
 80010cc:	4805      	ldr	r0, [pc, #20]	; (80010e4 <HAL_UART_RxCpltCallback+0x60>)
 80010ce:	f001 fb07 	bl	80026e0 <HAL_UART_Receive_IT>

}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000e04 	.word	0x20000e04
 80010e0:	20000dc1 	.word	0x20000dc1
 80010e4:	20000dc4 	.word	0x20000dc4

080010e8 <main>:

 //ATCommadsConfig AT_ECHO ={"ATE0",{"\r\nOK\r\n"," ","\r\nERROR\r\n"},{0,0,0},'\r','\n',300};
 //char data[] = "HELLO DS GROUP \r\n";

int main(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0

	//  HAL_Init();
	  PeripheralInit();
 80010ec:	f7ff f9ec 	bl	80004c8 <PeripheralInit>
	  gsmtask();
 80010f0:	f7ff fd84 	bl	8000bfc <gsmtask>
	  /* USER CODE BEGIN WHILE */
//	  HAL_UART_Receive_IT(&huart2,&Uart_Rx_Buffer, sizeof(Uart_Rx_Buffer));

	 // Send_AT_Command(&AT_ECHO,1);

	  while (1)
 80010f4:	e7fe      	b.n	80010f4 <main+0xc>
	...

080010f8 <SystemClock_Config>:
//		HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_12);
//	}
//}

void SystemClock_Config(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b094      	sub	sp, #80	; 0x50
 80010fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fe:	f107 0320 	add.w	r3, r7, #32
 8001102:	2230      	movs	r2, #48	; 0x30
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f002 f972 	bl	80033f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800111c:	2300      	movs	r3, #0
 800111e:	60bb      	str	r3, [r7, #8]
 8001120:	4b22      	ldr	r3, [pc, #136]	; (80011ac <SystemClock_Config+0xb4>)
 8001122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001124:	4a21      	ldr	r2, [pc, #132]	; (80011ac <SystemClock_Config+0xb4>)
 8001126:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800112a:	6413      	str	r3, [r2, #64]	; 0x40
 800112c:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <SystemClock_Config+0xb4>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	4b1c      	ldr	r3, [pc, #112]	; (80011b0 <SystemClock_Config+0xb8>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a1b      	ldr	r2, [pc, #108]	; (80011b0 <SystemClock_Config+0xb8>)
 8001142:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	4b19      	ldr	r3, [pc, #100]	; (80011b0 <SystemClock_Config+0xb8>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001154:	2302      	movs	r3, #2
 8001156:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001158:	2301      	movs	r3, #1
 800115a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800115c:	2310      	movs	r3, #16
 800115e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001160:	2300      	movs	r3, #0
 8001162:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001164:	f107 0320 	add.w	r3, r7, #32
 8001168:	4618      	mov	r0, r3
 800116a:	f000 fd71 	bl	8001c50 <HAL_RCC_OscConfig>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001174:	f000 f81e 	bl	80011b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001178:	230f      	movs	r3, #15
 800117a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800117c:	2300      	movs	r3, #0
 800117e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001188:	2300      	movs	r3, #0
 800118a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	2100      	movs	r1, #0
 8001192:	4618      	mov	r0, r3
 8001194:	f000 ffcc 	bl	8002130 <HAL_RCC_ClockConfig>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800119e:	f000 f809 	bl	80011b4 <Error_Handler>
  }
}
 80011a2:	bf00      	nop
 80011a4:	3750      	adds	r7, #80	; 0x50
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40023800 	.word	0x40023800
 80011b0:	40007000 	.word	0x40007000

080011b4 <Error_Handler>:
//
//  /* USER CODE END USART2_Init 2 */
//
//}
void Error_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
	...

080011c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	; 0x28
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 0314 	add.w	r3, r7, #20
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a1d      	ldr	r2, [pc, #116]	; (8001258 <HAL_UART_MspInit+0x94>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d133      	bne.n	800124e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	4b1c      	ldr	r3, [pc, #112]	; (800125c <HAL_UART_MspInit+0x98>)
 80011ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ee:	4a1b      	ldr	r2, [pc, #108]	; (800125c <HAL_UART_MspInit+0x98>)
 80011f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011f4:	6413      	str	r3, [r2, #64]	; 0x40
 80011f6:	4b19      	ldr	r3, [pc, #100]	; (800125c <HAL_UART_MspInit+0x98>)
 80011f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	4b15      	ldr	r3, [pc, #84]	; (800125c <HAL_UART_MspInit+0x98>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	4a14      	ldr	r2, [pc, #80]	; (800125c <HAL_UART_MspInit+0x98>)
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	6313      	str	r3, [r2, #48]	; 0x30
 8001212:	4b12      	ldr	r3, [pc, #72]	; (800125c <HAL_UART_MspInit+0x98>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800121e:	230c      	movs	r3, #12
 8001220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001222:	2302      	movs	r3, #2
 8001224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122a:	2303      	movs	r3, #3
 800122c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800122e:	2307      	movs	r3, #7
 8001230:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	4619      	mov	r1, r3
 8001238:	4809      	ldr	r0, [pc, #36]	; (8001260 <HAL_UART_MspInit+0x9c>)
 800123a:	f000 fb55 	bl	80018e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800123e:	2200      	movs	r2, #0
 8001240:	2100      	movs	r1, #0
 8001242:	2026      	movs	r0, #38	; 0x26
 8001244:	f000 faea 	bl	800181c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001248:	2026      	movs	r0, #38	; 0x26
 800124a:	f000 fb03 	bl	8001854 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800124e:	bf00      	nop
 8001250:	3728      	adds	r7, #40	; 0x28
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40004400 	.word	0x40004400
 800125c:	40023800 	.word	0x40023800
 8001260:	40020000 	.word	0x40020000

08001264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001276:	e7fe      	b.n	8001276 <HardFault_Handler+0x4>

08001278 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800127c:	e7fe      	b.n	800127c <MemManage_Handler+0x4>

0800127e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800127e:	b480      	push	{r7}
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001282:	e7fe      	b.n	8001282 <BusFault_Handler+0x4>

08001284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001288:	e7fe      	b.n	8001288 <UsageFault_Handler+0x4>

0800128a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800128a:	b480      	push	{r7}
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012b8:	f000 f9a4 	bl	8001604 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}

080012c0 <USART2_IRQHandler>:
  * @brief This function handles USART2 global interrupt.
  */


void USART2_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */


    HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 80012c4:	2026      	movs	r0, #38	; 0x26
 80012c6:	f000 fadf 	bl	8001888 <HAL_NVIC_ClearPendingIRQ>

  HAL_UART_IRQHandler(&huart2);
 80012ca:	4802      	ldr	r0, [pc, #8]	; (80012d4 <USART2_IRQHandler+0x14>)
 80012cc:	f001 fa5e 	bl	800278c <HAL_UART_IRQHandler>


  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000dc4 	.word	0x20000dc4

080012d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012e0:	4a14      	ldr	r2, [pc, #80]	; (8001334 <_sbrk+0x5c>)
 80012e2:	4b15      	ldr	r3, [pc, #84]	; (8001338 <_sbrk+0x60>)
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012ec:	4b13      	ldr	r3, [pc, #76]	; (800133c <_sbrk+0x64>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d102      	bne.n	80012fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f4:	4b11      	ldr	r3, [pc, #68]	; (800133c <_sbrk+0x64>)
 80012f6:	4a12      	ldr	r2, [pc, #72]	; (8001340 <_sbrk+0x68>)
 80012f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012fa:	4b10      	ldr	r3, [pc, #64]	; (800133c <_sbrk+0x64>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4413      	add	r3, r2
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	429a      	cmp	r2, r3
 8001306:	d207      	bcs.n	8001318 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001308:	f002 f840 	bl	800338c <__errno>
 800130c:	4602      	mov	r2, r0
 800130e:	230c      	movs	r3, #12
 8001310:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001312:	f04f 33ff 	mov.w	r3, #4294967295
 8001316:	e009      	b.n	800132c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <_sbrk+0x64>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800131e:	4b07      	ldr	r3, [pc, #28]	; (800133c <_sbrk+0x64>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	4a05      	ldr	r2, [pc, #20]	; (800133c <_sbrk+0x64>)
 8001328:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800132a:	68fb      	ldr	r3, [r7, #12]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20020000 	.word	0x20020000
 8001338:	00000400 	.word	0x00000400
 800133c:	20000db4 	.word	0x20000db4
 8001340:	20001a90 	.word	0x20001a90

08001344 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001348:	4b08      	ldr	r3, [pc, #32]	; (800136c <SystemInit+0x28>)
 800134a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800134e:	4a07      	ldr	r2, [pc, #28]	; (800136c <SystemInit+0x28>)
 8001350:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001354:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001358:	4b04      	ldr	r3, [pc, #16]	; (800136c <SystemInit+0x28>)
 800135a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800135e:	609a      	str	r2, [r3, #8]
#endif
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <searchTimerId>:

timerList *masterTimerList;
static int delayTimer;

int searchTimerId(void)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
    int id = 1;
 8001376:	2301      	movs	r3, #1
 8001378:	607b      	str	r3, [r7, #4]
    timerList *temp = masterTimerList;
 800137a:	4b0e      	ldr	r3, [pc, #56]	; (80013b4 <searchTimerId+0x44>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	603b      	str	r3, [r7, #0]
    if(!temp)
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d107      	bne.n	8001396 <searchTimerId+0x26>
        return id;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	e00d      	b.n	80013a6 <searchTimerId+0x36>
    else{
        while(temp->nextTimer != 0){
            temp = temp->nextTimer;
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	691b      	ldr	r3, [r3, #16]
 800138e:	603b      	str	r3, [r7, #0]
            id++;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	3301      	adds	r3, #1
 8001394:	607b      	str	r3, [r7, #4]
        while(temp->nextTimer != 0){
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	691b      	ldr	r3, [r3, #16]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d1f5      	bne.n	800138a <searchTimerId+0x1a>
        }
    }
    return ++id;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	3301      	adds	r3, #1
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	20001a80 	.word	0x20001a80

080013b8 <addTimer>:

bool addTimer(int *id)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
    timerList *temp = masterTimerList;
 80013c0:	4b19      	ldr	r3, [pc, #100]	; (8001428 <addTimer+0x70>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	60fb      	str	r3, [r7, #12]
    timerList *timerptr = (timerList *)malloc(sizeof(timerList));
 80013c6:	2014      	movs	r0, #20
 80013c8:	f002 f80a 	bl	80033e0 <malloc>
 80013cc:	4603      	mov	r3, r0
 80013ce:	60bb      	str	r3, [r7, #8]
    if(!timerptr)
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d101      	bne.n	80013da <addTimer+0x22>
        return false;
 80013d6:	2300      	movs	r3, #0
 80013d8:	e021      	b.n	800141e <addTimer+0x66>

    timerptr->timer.start = false;
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	2200      	movs	r2, #0
 80013de:	725a      	strb	r2, [r3, #9]
    //search for timer id
    timerptr->timer.timerId = searchTimerId();
 80013e0:	f7ff ffc6 	bl	8001370 <searchTimerId>
 80013e4:	4602      	mov	r2, r0
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	601a      	str	r2, [r3, #0]
    *id = timerptr->timer.timerId;
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	601a      	str	r2, [r3, #0]
    timerptr->nextTimer = 0;
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	2200      	movs	r2, #0
 80013f6:	611a      	str	r2, [r3, #16]
    if(!masterTimerList){
 80013f8:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <addTimer+0x70>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d106      	bne.n	800140e <addTimer+0x56>
        masterTimerList = timerptr;
 8001400:	4a09      	ldr	r2, [pc, #36]	; (8001428 <addTimer+0x70>)
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	6013      	str	r3, [r2, #0]
 8001406:	e009      	b.n	800141c <addTimer+0x64>
    }
    else{       //add the node to the end of the list
        while(temp->nextTimer != 0)
            temp = temp->nextTimer;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	691b      	ldr	r3, [r3, #16]
 800140c:	60fb      	str	r3, [r7, #12]
        while(temp->nextTimer != 0)
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	691b      	ldr	r3, [r3, #16]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d1f8      	bne.n	8001408 <addTimer+0x50>
        temp->nextTimer = timerptr;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	68ba      	ldr	r2, [r7, #8]
 800141a:	611a      	str	r2, [r3, #16]
    }
    return true;
 800141c:	2301      	movs	r3, #1
}
 800141e:	4618      	mov	r0, r3
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20001a80 	.word	0x20001a80

0800142c <startTimer>:

bool startTimer(int *id, uint32_t time, bool reload)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	4613      	mov	r3, r2
 8001438:	71fb      	strb	r3, [r7, #7]
    if(!*id){
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d107      	bne.n	8001452 <startTimer+0x26>
        if(addTimer(id)==false)
 8001442:	68f8      	ldr	r0, [r7, #12]
 8001444:	f7ff ffb8 	bl	80013b8 <addTimer>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d101      	bne.n	8001452 <startTimer+0x26>
            return false;
 800144e:	2300      	movs	r3, #0
 8001450:	e026      	b.n	80014a0 <startTimer+0x74>
    }
    timerList *temp = masterTimerList;
 8001452:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <startTimer+0x7c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	617b      	str	r3, [r7, #20]
    if(temp == 0)
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d10a      	bne.n	8001474 <startTimer+0x48>
        return false;
 800145e:	2300      	movs	r3, #0
 8001460:	e01e      	b.n	80014a0 <startTimer+0x74>
    while(temp->timer.timerId != *id){
        if(!temp->nextTimer)
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <startTimer+0x42>
            return false;
 800146a:	2300      	movs	r3, #0
 800146c:	e018      	b.n	80014a0 <startTimer+0x74>
        temp = temp->nextTimer;
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	691b      	ldr	r3, [r3, #16]
 8001472:	617b      	str	r3, [r7, #20]
    while(temp->timer.timerId != *id){
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	429a      	cmp	r2, r3
 800147e:	d1f0      	bne.n	8001462 <startTimer+0x36>
    }
    temp->timer.start = true;
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	2201      	movs	r2, #1
 8001484:	725a      	strb	r2, [r3, #9]
    temp->timer.runningPeriod = 0;
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	2200      	movs	r2, #0
 800148a:	60da      	str	r2, [r3, #12]
    temp->timer.complete = false;
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	2200      	movs	r2, #0
 8001490:	729a      	strb	r2, [r3, #10]
    temp->timer.period = time;
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	68ba      	ldr	r2, [r7, #8]
 8001496:	605a      	str	r2, [r3, #4]
    temp->timer.reload = reload;
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	79fa      	ldrb	r2, [r7, #7]
 800149c:	721a      	strb	r2, [r3, #8]
    return true;
 800149e:	2301      	movs	r3, #1
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3718      	adds	r7, #24
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20001a80 	.word	0x20001a80

080014ac <stopTimer>:

bool stopTimer(int id)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
    timerList *temp = masterTimerList;
 80014b4:	4b0f      	ldr	r3, [pc, #60]	; (80014f4 <stopTimer+0x48>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	60fb      	str	r3, [r7, #12]
    if(temp == 0)
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d10a      	bne.n	80014d6 <stopTimer+0x2a>
        return false;
 80014c0:	2300      	movs	r3, #0
 80014c2:	e011      	b.n	80014e8 <stopTimer+0x3c>
    while(temp->timer.timerId != id){
        if(!temp->nextTimer)
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	691b      	ldr	r3, [r3, #16]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d101      	bne.n	80014d0 <stopTimer+0x24>
            return false;
 80014cc:	2300      	movs	r3, #0
 80014ce:	e00b      	b.n	80014e8 <stopTimer+0x3c>
        temp = temp->nextTimer;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	691b      	ldr	r3, [r3, #16]
 80014d4:	60fb      	str	r3, [r7, #12]
    while(temp->timer.timerId != id){
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d1f1      	bne.n	80014c4 <stopTimer+0x18>
    }
    temp->timer.start = false;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	2200      	movs	r2, #0
 80014e4:	725a      	strb	r2, [r3, #9]
    return true;
 80014e6:	2301      	movs	r3, #1
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	20001a80 	.word	0x20001a80

080014f8 <isTimerComplete>:

int isTimerComplete(int id)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
    timerList *temp = masterTimerList;
 8001500:	4b12      	ldr	r3, [pc, #72]	; (800154c <isTimerComplete+0x54>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	60fb      	str	r3, [r7, #12]
    if(temp == 0)
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d10a      	bne.n	8001522 <isTimerComplete+0x2a>
        return 0;
 800150c:	2300      	movs	r3, #0
 800150e:	e017      	b.n	8001540 <isTimerComplete+0x48>
    while(temp->timer.timerId != id){
        if(!temp->nextTimer)
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	691b      	ldr	r3, [r3, #16]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d101      	bne.n	800151c <isTimerComplete+0x24>
            return 0;
 8001518:	2300      	movs	r3, #0
 800151a:	e011      	b.n	8001540 <isTimerComplete+0x48>
        temp = temp->nextTimer;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	691b      	ldr	r3, [r3, #16]
 8001520:	60fb      	str	r3, [r7, #12]
    while(temp->timer.timerId != id){
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	429a      	cmp	r2, r3
 800152a:	d1f1      	bne.n	8001510 <isTimerComplete+0x18>
    }
    if(temp->timer.complete == true){
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	7a9b      	ldrb	r3, [r3, #10]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d104      	bne.n	800153e <isTimerComplete+0x46>
        temp->timer.complete = false;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2200      	movs	r2, #0
 8001538:	729a      	strb	r2, [r3, #10]
        return 1;
 800153a:	2301      	movs	r3, #1
 800153c:	e000      	b.n	8001540 <isTimerComplete+0x48>
    }
    else
        return 0;
 800153e:	2300      	movs	r3, #0
}
 8001540:	4618      	mov	r0, r3
 8001542:	3714      	adds	r7, #20
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	20001a80 	.word	0x20001a80

08001550 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001550:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001588 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001554:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001556:	e003      	b.n	8001560 <LoopCopyDataInit>

08001558 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001558:	4b0c      	ldr	r3, [pc, #48]	; (800158c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800155a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800155c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800155e:	3104      	adds	r1, #4

08001560 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001560:	480b      	ldr	r0, [pc, #44]	; (8001590 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001562:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001564:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001566:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001568:	d3f6      	bcc.n	8001558 <CopyDataInit>
  ldr  r2, =_sbss
 800156a:	4a0b      	ldr	r2, [pc, #44]	; (8001598 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800156c:	e002      	b.n	8001574 <LoopFillZerobss>

0800156e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800156e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001570:	f842 3b04 	str.w	r3, [r2], #4

08001574 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001574:	4b09      	ldr	r3, [pc, #36]	; (800159c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001576:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001578:	d3f9      	bcc.n	800156e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800157a:	f7ff fee3 	bl	8001344 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800157e:	f001 ff0b 	bl	8003398 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001582:	f7ff fdb1 	bl	80010e8 <main>
  bx  lr    
 8001586:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001588:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800158c:	080035a0 	.word	0x080035a0
  ldr  r0, =_sdata
 8001590:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001594:	20000d90 	.word	0x20000d90
  ldr  r2, =_sbss
 8001598:	20000d90 	.word	0x20000d90
  ldr  r3, = _ebss
 800159c:	20001a8c 	.word	0x20001a8c

080015a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a0:	e7fe      	b.n	80015a0 <ADC_IRQHandler>
	...

080015a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015ac:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <HAL_InitTick+0x54>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b12      	ldr	r3, [pc, #72]	; (80015fc <HAL_InitTick+0x58>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	4619      	mov	r1, r3
 80015b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80015be:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c2:	4618      	mov	r0, r3
 80015c4:	f000 f954 	bl	8001870 <HAL_SYSTICK_Config>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e00e      	b.n	80015f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b0f      	cmp	r3, #15
 80015d6:	d80a      	bhi.n	80015ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d8:	2200      	movs	r2, #0
 80015da:	6879      	ldr	r1, [r7, #4]
 80015dc:	f04f 30ff 	mov.w	r0, #4294967295
 80015e0:	f000 f91c 	bl	800181c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015e4:	4a06      	ldr	r2, [pc, #24]	; (8001600 <HAL_InitTick+0x5c>)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
 80015ec:	e000      	b.n	80015f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20000d20 	.word	0x20000d20
 80015fc:	20000d28 	.word	0x20000d28
 8001600:	20000d24 	.word	0x20000d24

08001604 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001608:	4b06      	ldr	r3, [pc, #24]	; (8001624 <HAL_IncTick+0x20>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	461a      	mov	r2, r3
 800160e:	4b06      	ldr	r3, [pc, #24]	; (8001628 <HAL_IncTick+0x24>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4413      	add	r3, r2
 8001614:	4a04      	ldr	r2, [pc, #16]	; (8001628 <HAL_IncTick+0x24>)
 8001616:	6013      	str	r3, [r2, #0]
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	20000d28 	.word	0x20000d28
 8001628:	20001a84 	.word	0x20001a84

0800162c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return uwTick;
 8001630:	4b03      	ldr	r3, [pc, #12]	; (8001640 <HAL_GetTick+0x14>)
 8001632:	681b      	ldr	r3, [r3, #0]
}
 8001634:	4618      	mov	r0, r3
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	20001a84 	.word	0x20001a84

08001644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800164c:	f7ff ffee 	bl	800162c <HAL_GetTick>
 8001650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800165c:	d005      	beq.n	800166a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_Delay+0x40>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	461a      	mov	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	4413      	add	r3, r2
 8001668:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800166a:	bf00      	nop
 800166c:	f7ff ffde 	bl	800162c <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	429a      	cmp	r2, r3
 800167a:	d8f7      	bhi.n	800166c <HAL_Delay+0x28>
  {
  }
}
 800167c:	bf00      	nop
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000d28 	.word	0x20000d28

08001688 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800168c:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <__NVIC_GetPriorityGrouping+0x18>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	0a1b      	lsrs	r3, r3, #8
 8001692:	f003 0307 	and.w	r3, r3, #7
}
 8001696:	4618      	mov	r0, r3
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	db0b      	blt.n	80016ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	f003 021f 	and.w	r2, r3, #31
 80016bc:	4907      	ldr	r1, [pc, #28]	; (80016dc <__NVIC_EnableIRQ+0x38>)
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	095b      	lsrs	r3, r3, #5
 80016c4:	2001      	movs	r0, #1
 80016c6:	fa00 f202 	lsl.w	r2, r0, r2
 80016ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016ce:	bf00      	nop
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	e000e100 	.word	0xe000e100

080016e0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	db0c      	blt.n	800170c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	f003 021f 	and.w	r2, r3, #31
 80016f8:	4907      	ldr	r1, [pc, #28]	; (8001718 <__NVIC_ClearPendingIRQ+0x38>)
 80016fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fe:	095b      	lsrs	r3, r3, #5
 8001700:	2001      	movs	r0, #1
 8001702:	fa00 f202 	lsl.w	r2, r0, r2
 8001706:	3360      	adds	r3, #96	; 0x60
 8001708:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000e100 	.word	0xe000e100

0800171c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	6039      	str	r1, [r7, #0]
 8001726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172c:	2b00      	cmp	r3, #0
 800172e:	db0a      	blt.n	8001746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	b2da      	uxtb	r2, r3
 8001734:	490c      	ldr	r1, [pc, #48]	; (8001768 <__NVIC_SetPriority+0x4c>)
 8001736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173a:	0112      	lsls	r2, r2, #4
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	440b      	add	r3, r1
 8001740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001744:	e00a      	b.n	800175c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	b2da      	uxtb	r2, r3
 800174a:	4908      	ldr	r1, [pc, #32]	; (800176c <__NVIC_SetPriority+0x50>)
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	f003 030f 	and.w	r3, r3, #15
 8001752:	3b04      	subs	r3, #4
 8001754:	0112      	lsls	r2, r2, #4
 8001756:	b2d2      	uxtb	r2, r2
 8001758:	440b      	add	r3, r1
 800175a:	761a      	strb	r2, [r3, #24]
}
 800175c:	bf00      	nop
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	e000e100 	.word	0xe000e100
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001770:	b480      	push	{r7}
 8001772:	b089      	sub	sp, #36	; 0x24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	f1c3 0307 	rsb	r3, r3, #7
 800178a:	2b04      	cmp	r3, #4
 800178c:	bf28      	it	cs
 800178e:	2304      	movcs	r3, #4
 8001790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	3304      	adds	r3, #4
 8001796:	2b06      	cmp	r3, #6
 8001798:	d902      	bls.n	80017a0 <NVIC_EncodePriority+0x30>
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	3b03      	subs	r3, #3
 800179e:	e000      	b.n	80017a2 <NVIC_EncodePriority+0x32>
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a4:	f04f 32ff 	mov.w	r2, #4294967295
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	43da      	mvns	r2, r3
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	401a      	ands	r2, r3
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017b8:	f04f 31ff 	mov.w	r1, #4294967295
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	fa01 f303 	lsl.w	r3, r1, r3
 80017c2:	43d9      	mvns	r1, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c8:	4313      	orrs	r3, r2
         );
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3724      	adds	r7, #36	; 0x24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
	...

080017d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	3b01      	subs	r3, #1
 80017e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017e8:	d301      	bcc.n	80017ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ea:	2301      	movs	r3, #1
 80017ec:	e00f      	b.n	800180e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ee:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <SysTick_Config+0x40>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017f6:	210f      	movs	r1, #15
 80017f8:	f04f 30ff 	mov.w	r0, #4294967295
 80017fc:	f7ff ff8e 	bl	800171c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001800:	4b05      	ldr	r3, [pc, #20]	; (8001818 <SysTick_Config+0x40>)
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001806:	4b04      	ldr	r3, [pc, #16]	; (8001818 <SysTick_Config+0x40>)
 8001808:	2207      	movs	r2, #7
 800180a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	e000e010 	.word	0xe000e010

0800181c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
 8001828:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800182e:	f7ff ff2b 	bl	8001688 <__NVIC_GetPriorityGrouping>
 8001832:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	68b9      	ldr	r1, [r7, #8]
 8001838:	6978      	ldr	r0, [r7, #20]
 800183a:	f7ff ff99 	bl	8001770 <NVIC_EncodePriority>
 800183e:	4602      	mov	r2, r0
 8001840:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001844:	4611      	mov	r1, r2
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff ff68 	bl	800171c <__NVIC_SetPriority>
}
 800184c:	bf00      	nop
 800184e:	3718      	adds	r7, #24
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800185e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff ff1e 	bl	80016a4 <__NVIC_EnableIRQ>
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f7ff ffad 	bl	80017d8 <SysTick_Config>
 800187e:	4603      	mov	r3, r0
}
 8001880:	4618      	mov	r0, r3
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ff22 	bl	80016e0 <__NVIC_ClearPendingIRQ>
}
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d004      	beq.n	80018c2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2280      	movs	r2, #128	; 0x80
 80018bc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e00c      	b.n	80018dc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2205      	movs	r2, #5
 80018c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f022 0201 	bic.w	r2, r2, #1
 80018d8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b089      	sub	sp, #36	; 0x24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018f2:	2300      	movs	r3, #0
 80018f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018f6:	2300      	movs	r3, #0
 80018f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
 8001902:	e16b      	b.n	8001bdc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001904:	2201      	movs	r2, #1
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	4013      	ands	r3, r2
 8001916:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	429a      	cmp	r2, r3
 800191e:	f040 815a 	bne.w	8001bd6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d00b      	beq.n	8001942 <HAL_GPIO_Init+0x5a>
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b02      	cmp	r3, #2
 8001930:	d007      	beq.n	8001942 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001936:	2b11      	cmp	r3, #17
 8001938:	d003      	beq.n	8001942 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	2b12      	cmp	r3, #18
 8001940:	d130      	bne.n	80019a4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	2203      	movs	r2, #3
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	43db      	mvns	r3, r3
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	4013      	ands	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	68da      	ldr	r2, [r3, #12]
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4313      	orrs	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001978:	2201      	movs	r2, #1
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	69ba      	ldr	r2, [r7, #24]
 8001984:	4013      	ands	r3, r2
 8001986:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	091b      	lsrs	r3, r3, #4
 800198e:	f003 0201 	and.w	r2, r3, #1
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4313      	orrs	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	2203      	movs	r2, #3
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	689a      	ldr	r2, [r3, #8]
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d003      	beq.n	80019e4 <HAL_GPIO_Init+0xfc>
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	2b12      	cmp	r3, #18
 80019e2:	d123      	bne.n	8001a2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	08da      	lsrs	r2, r3, #3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3208      	adds	r2, #8
 80019ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	f003 0307 	and.w	r3, r3, #7
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	220f      	movs	r2, #15
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	43db      	mvns	r3, r3
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	4013      	ands	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	691a      	ldr	r2, [r3, #16]
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	08da      	lsrs	r2, r3, #3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	3208      	adds	r2, #8
 8001a26:	69b9      	ldr	r1, [r7, #24]
 8001a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	2203      	movs	r2, #3
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	4013      	ands	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f003 0203 	and.w	r2, r3, #3
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f000 80b4 	beq.w	8001bd6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	4b5f      	ldr	r3, [pc, #380]	; (8001bf0 <HAL_GPIO_Init+0x308>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a76:	4a5e      	ldr	r2, [pc, #376]	; (8001bf0 <HAL_GPIO_Init+0x308>)
 8001a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a7e:	4b5c      	ldr	r3, [pc, #368]	; (8001bf0 <HAL_GPIO_Init+0x308>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a8a:	4a5a      	ldr	r2, [pc, #360]	; (8001bf4 <HAL_GPIO_Init+0x30c>)
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	089b      	lsrs	r3, r3, #2
 8001a90:	3302      	adds	r3, #2
 8001a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	220f      	movs	r2, #15
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a51      	ldr	r2, [pc, #324]	; (8001bf8 <HAL_GPIO_Init+0x310>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d02b      	beq.n	8001b0e <HAL_GPIO_Init+0x226>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a50      	ldr	r2, [pc, #320]	; (8001bfc <HAL_GPIO_Init+0x314>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d025      	beq.n	8001b0a <HAL_GPIO_Init+0x222>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a4f      	ldr	r2, [pc, #316]	; (8001c00 <HAL_GPIO_Init+0x318>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d01f      	beq.n	8001b06 <HAL_GPIO_Init+0x21e>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a4e      	ldr	r2, [pc, #312]	; (8001c04 <HAL_GPIO_Init+0x31c>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d019      	beq.n	8001b02 <HAL_GPIO_Init+0x21a>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a4d      	ldr	r2, [pc, #308]	; (8001c08 <HAL_GPIO_Init+0x320>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d013      	beq.n	8001afe <HAL_GPIO_Init+0x216>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a4c      	ldr	r2, [pc, #304]	; (8001c0c <HAL_GPIO_Init+0x324>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d00d      	beq.n	8001afa <HAL_GPIO_Init+0x212>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a4b      	ldr	r2, [pc, #300]	; (8001c10 <HAL_GPIO_Init+0x328>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d007      	beq.n	8001af6 <HAL_GPIO_Init+0x20e>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a4a      	ldr	r2, [pc, #296]	; (8001c14 <HAL_GPIO_Init+0x32c>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d101      	bne.n	8001af2 <HAL_GPIO_Init+0x20a>
 8001aee:	2307      	movs	r3, #7
 8001af0:	e00e      	b.n	8001b10 <HAL_GPIO_Init+0x228>
 8001af2:	2308      	movs	r3, #8
 8001af4:	e00c      	b.n	8001b10 <HAL_GPIO_Init+0x228>
 8001af6:	2306      	movs	r3, #6
 8001af8:	e00a      	b.n	8001b10 <HAL_GPIO_Init+0x228>
 8001afa:	2305      	movs	r3, #5
 8001afc:	e008      	b.n	8001b10 <HAL_GPIO_Init+0x228>
 8001afe:	2304      	movs	r3, #4
 8001b00:	e006      	b.n	8001b10 <HAL_GPIO_Init+0x228>
 8001b02:	2303      	movs	r3, #3
 8001b04:	e004      	b.n	8001b10 <HAL_GPIO_Init+0x228>
 8001b06:	2302      	movs	r3, #2
 8001b08:	e002      	b.n	8001b10 <HAL_GPIO_Init+0x228>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <HAL_GPIO_Init+0x228>
 8001b0e:	2300      	movs	r3, #0
 8001b10:	69fa      	ldr	r2, [r7, #28]
 8001b12:	f002 0203 	and.w	r2, r2, #3
 8001b16:	0092      	lsls	r2, r2, #2
 8001b18:	4093      	lsls	r3, r2
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b20:	4934      	ldr	r1, [pc, #208]	; (8001bf4 <HAL_GPIO_Init+0x30c>)
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	089b      	lsrs	r3, r3, #2
 8001b26:	3302      	adds	r3, #2
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b2e:	4b3a      	ldr	r3, [pc, #232]	; (8001c18 <HAL_GPIO_Init+0x330>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	43db      	mvns	r3, r3
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d003      	beq.n	8001b52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b52:	4a31      	ldr	r2, [pc, #196]	; (8001c18 <HAL_GPIO_Init+0x330>)
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001b58:	4b2f      	ldr	r3, [pc, #188]	; (8001c18 <HAL_GPIO_Init+0x330>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	43db      	mvns	r3, r3
 8001b62:	69ba      	ldr	r2, [r7, #24]
 8001b64:	4013      	ands	r3, r2
 8001b66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d003      	beq.n	8001b7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b7c:	4a26      	ldr	r2, [pc, #152]	; (8001c18 <HAL_GPIO_Init+0x330>)
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b82:	4b25      	ldr	r3, [pc, #148]	; (8001c18 <HAL_GPIO_Init+0x330>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d003      	beq.n	8001ba6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ba6:	4a1c      	ldr	r2, [pc, #112]	; (8001c18 <HAL_GPIO_Init+0x330>)
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bac:	4b1a      	ldr	r3, [pc, #104]	; (8001c18 <HAL_GPIO_Init+0x330>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	69ba      	ldr	r2, [r7, #24]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d003      	beq.n	8001bd0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bd0:	4a11      	ldr	r2, [pc, #68]	; (8001c18 <HAL_GPIO_Init+0x330>)
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	61fb      	str	r3, [r7, #28]
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	2b0f      	cmp	r3, #15
 8001be0:	f67f ae90 	bls.w	8001904 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001be4:	bf00      	nop
 8001be6:	3724      	adds	r7, #36	; 0x24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40013800 	.word	0x40013800
 8001bf8:	40020000 	.word	0x40020000
 8001bfc:	40020400 	.word	0x40020400
 8001c00:	40020800 	.word	0x40020800
 8001c04:	40020c00 	.word	0x40020c00
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	40021400 	.word	0x40021400
 8001c10:	40021800 	.word	0x40021800
 8001c14:	40021c00 	.word	0x40021c00
 8001c18:	40013c00 	.word	0x40013c00

08001c1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	807b      	strh	r3, [r7, #2]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c2c:	787b      	ldrb	r3, [r7, #1]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d003      	beq.n	8001c3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c32:	887a      	ldrh	r2, [r7, #2]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c38:	e003      	b.n	8001c42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c3a:	887b      	ldrh	r3, [r7, #2]
 8001c3c:	041a      	lsls	r2, r3, #16
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	619a      	str	r2, [r3, #24]
}
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
	...

08001c50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d101      	bne.n	8001c62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e25b      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d075      	beq.n	8001d5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c6e:	4ba3      	ldr	r3, [pc, #652]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
 8001c76:	2b04      	cmp	r3, #4
 8001c78:	d00c      	beq.n	8001c94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c7a:	4ba0      	ldr	r3, [pc, #640]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c82:	2b08      	cmp	r3, #8
 8001c84:	d112      	bne.n	8001cac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c86:	4b9d      	ldr	r3, [pc, #628]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c92:	d10b      	bne.n	8001cac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c94:	4b99      	ldr	r3, [pc, #612]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d05b      	beq.n	8001d58 <HAL_RCC_OscConfig+0x108>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d157      	bne.n	8001d58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e236      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cb4:	d106      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x74>
 8001cb6:	4b91      	ldr	r3, [pc, #580]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a90      	ldr	r2, [pc, #576]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cc0:	6013      	str	r3, [r2, #0]
 8001cc2:	e01d      	b.n	8001d00 <HAL_RCC_OscConfig+0xb0>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ccc:	d10c      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x98>
 8001cce:	4b8b      	ldr	r3, [pc, #556]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a8a      	ldr	r2, [pc, #552]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001cd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cd8:	6013      	str	r3, [r2, #0]
 8001cda:	4b88      	ldr	r3, [pc, #544]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a87      	ldr	r2, [pc, #540]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ce4:	6013      	str	r3, [r2, #0]
 8001ce6:	e00b      	b.n	8001d00 <HAL_RCC_OscConfig+0xb0>
 8001ce8:	4b84      	ldr	r3, [pc, #528]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a83      	ldr	r2, [pc, #524]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001cee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cf2:	6013      	str	r3, [r2, #0]
 8001cf4:	4b81      	ldr	r3, [pc, #516]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a80      	ldr	r2, [pc, #512]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001cfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d013      	beq.n	8001d30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d08:	f7ff fc90 	bl	800162c <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d0e:	e008      	b.n	8001d22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d10:	f7ff fc8c 	bl	800162c <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	2b64      	cmp	r3, #100	; 0x64
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e1fb      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d22:	4b76      	ldr	r3, [pc, #472]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d0f0      	beq.n	8001d10 <HAL_RCC_OscConfig+0xc0>
 8001d2e:	e014      	b.n	8001d5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d30:	f7ff fc7c 	bl	800162c <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d38:	f7ff fc78 	bl	800162c <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b64      	cmp	r3, #100	; 0x64
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e1e7      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d4a:	4b6c      	ldr	r3, [pc, #432]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f0      	bne.n	8001d38 <HAL_RCC_OscConfig+0xe8>
 8001d56:	e000      	b.n	8001d5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d063      	beq.n	8001e2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d66:	4b65      	ldr	r3, [pc, #404]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d00b      	beq.n	8001d8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d72:	4b62      	ldr	r3, [pc, #392]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d7a:	2b08      	cmp	r3, #8
 8001d7c:	d11c      	bne.n	8001db8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d7e:	4b5f      	ldr	r3, [pc, #380]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d116      	bne.n	8001db8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d8a:	4b5c      	ldr	r3, [pc, #368]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d005      	beq.n	8001da2 <HAL_RCC_OscConfig+0x152>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d001      	beq.n	8001da2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e1bb      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da2:	4b56      	ldr	r3, [pc, #344]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	691b      	ldr	r3, [r3, #16]
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	4952      	ldr	r1, [pc, #328]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001db6:	e03a      	b.n	8001e2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d020      	beq.n	8001e02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dc0:	4b4f      	ldr	r3, [pc, #316]	; (8001f00 <HAL_RCC_OscConfig+0x2b0>)
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc6:	f7ff fc31 	bl	800162c <HAL_GetTick>
 8001dca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dce:	f7ff fc2d 	bl	800162c <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e19c      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001de0:	4b46      	ldr	r3, [pc, #280]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0f0      	beq.n	8001dce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dec:	4b43      	ldr	r3, [pc, #268]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	00db      	lsls	r3, r3, #3
 8001dfa:	4940      	ldr	r1, [pc, #256]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	600b      	str	r3, [r1, #0]
 8001e00:	e015      	b.n	8001e2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e02:	4b3f      	ldr	r3, [pc, #252]	; (8001f00 <HAL_RCC_OscConfig+0x2b0>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e08:	f7ff fc10 	bl	800162c <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e10:	f7ff fc0c 	bl	800162c <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e17b      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e22:	4b36      	ldr	r3, [pc, #216]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1f0      	bne.n	8001e10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0308 	and.w	r3, r3, #8
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d030      	beq.n	8001e9c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	695b      	ldr	r3, [r3, #20]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d016      	beq.n	8001e70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e42:	4b30      	ldr	r3, [pc, #192]	; (8001f04 <HAL_RCC_OscConfig+0x2b4>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e48:	f7ff fbf0 	bl	800162c <HAL_GetTick>
 8001e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e50:	f7ff fbec 	bl	800162c <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e15b      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e62:	4b26      	ldr	r3, [pc, #152]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001e64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d0f0      	beq.n	8001e50 <HAL_RCC_OscConfig+0x200>
 8001e6e:	e015      	b.n	8001e9c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e70:	4b24      	ldr	r3, [pc, #144]	; (8001f04 <HAL_RCC_OscConfig+0x2b4>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e76:	f7ff fbd9 	bl	800162c <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e7e:	f7ff fbd5 	bl	800162c <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e144      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e90:	4b1a      	ldr	r3, [pc, #104]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1f0      	bne.n	8001e7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0304 	and.w	r3, r3, #4
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 80a0 	beq.w	8001fea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eae:	4b13      	ldr	r3, [pc, #76]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d10f      	bne.n	8001eda <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
 8001ebe:	4b0f      	ldr	r3, [pc, #60]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	4a0e      	ldr	r2, [pc, #56]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eca:	4b0c      	ldr	r3, [pc, #48]	; (8001efc <HAL_RCC_OscConfig+0x2ac>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	60bb      	str	r3, [r7, #8]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eda:	4b0b      	ldr	r3, [pc, #44]	; (8001f08 <HAL_RCC_OscConfig+0x2b8>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d121      	bne.n	8001f2a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ee6:	4b08      	ldr	r3, [pc, #32]	; (8001f08 <HAL_RCC_OscConfig+0x2b8>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a07      	ldr	r2, [pc, #28]	; (8001f08 <HAL_RCC_OscConfig+0x2b8>)
 8001eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ef2:	f7ff fb9b 	bl	800162c <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef8:	e011      	b.n	8001f1e <HAL_RCC_OscConfig+0x2ce>
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800
 8001f00:	42470000 	.word	0x42470000
 8001f04:	42470e80 	.word	0x42470e80
 8001f08:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f0c:	f7ff fb8e 	bl	800162c <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e0fd      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f1e:	4b81      	ldr	r3, [pc, #516]	; (8002124 <HAL_RCC_OscConfig+0x4d4>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d0f0      	beq.n	8001f0c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d106      	bne.n	8001f40 <HAL_RCC_OscConfig+0x2f0>
 8001f32:	4b7d      	ldr	r3, [pc, #500]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f36:	4a7c      	ldr	r2, [pc, #496]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f3e:	e01c      	b.n	8001f7a <HAL_RCC_OscConfig+0x32a>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	2b05      	cmp	r3, #5
 8001f46:	d10c      	bne.n	8001f62 <HAL_RCC_OscConfig+0x312>
 8001f48:	4b77      	ldr	r3, [pc, #476]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f4c:	4a76      	ldr	r2, [pc, #472]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001f4e:	f043 0304 	orr.w	r3, r3, #4
 8001f52:	6713      	str	r3, [r2, #112]	; 0x70
 8001f54:	4b74      	ldr	r3, [pc, #464]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f58:	4a73      	ldr	r2, [pc, #460]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001f5a:	f043 0301 	orr.w	r3, r3, #1
 8001f5e:	6713      	str	r3, [r2, #112]	; 0x70
 8001f60:	e00b      	b.n	8001f7a <HAL_RCC_OscConfig+0x32a>
 8001f62:	4b71      	ldr	r3, [pc, #452]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f66:	4a70      	ldr	r2, [pc, #448]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001f68:	f023 0301 	bic.w	r3, r3, #1
 8001f6c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f6e:	4b6e      	ldr	r3, [pc, #440]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f72:	4a6d      	ldr	r2, [pc, #436]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001f74:	f023 0304 	bic.w	r3, r3, #4
 8001f78:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d015      	beq.n	8001fae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f82:	f7ff fb53 	bl	800162c <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f88:	e00a      	b.n	8001fa0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f8a:	f7ff fb4f 	bl	800162c <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d901      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e0bc      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fa0:	4b61      	ldr	r3, [pc, #388]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d0ee      	beq.n	8001f8a <HAL_RCC_OscConfig+0x33a>
 8001fac:	e014      	b.n	8001fd8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fae:	f7ff fb3d 	bl	800162c <HAL_GetTick>
 8001fb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fb4:	e00a      	b.n	8001fcc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fb6:	f7ff fb39 	bl	800162c <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e0a6      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fcc:	4b56      	ldr	r3, [pc, #344]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1ee      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fd8:	7dfb      	ldrb	r3, [r7, #23]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d105      	bne.n	8001fea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fde:	4b52      	ldr	r3, [pc, #328]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe2:	4a51      	ldr	r2, [pc, #324]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001fe4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fe8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 8092 	beq.w	8002118 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ff4:	4b4c      	ldr	r3, [pc, #304]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f003 030c 	and.w	r3, r3, #12
 8001ffc:	2b08      	cmp	r3, #8
 8001ffe:	d05c      	beq.n	80020ba <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	2b02      	cmp	r3, #2
 8002006:	d141      	bne.n	800208c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002008:	4b48      	ldr	r3, [pc, #288]	; (800212c <HAL_RCC_OscConfig+0x4dc>)
 800200a:	2200      	movs	r2, #0
 800200c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200e:	f7ff fb0d 	bl	800162c <HAL_GetTick>
 8002012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002014:	e008      	b.n	8002028 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002016:	f7ff fb09 	bl	800162c <HAL_GetTick>
 800201a:	4602      	mov	r2, r0
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b02      	cmp	r3, #2
 8002022:	d901      	bls.n	8002028 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e078      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002028:	4b3f      	ldr	r3, [pc, #252]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1f0      	bne.n	8002016 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	69da      	ldr	r2, [r3, #28]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a1b      	ldr	r3, [r3, #32]
 800203c:	431a      	orrs	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002042:	019b      	lsls	r3, r3, #6
 8002044:	431a      	orrs	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204a:	085b      	lsrs	r3, r3, #1
 800204c:	3b01      	subs	r3, #1
 800204e:	041b      	lsls	r3, r3, #16
 8002050:	431a      	orrs	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002056:	061b      	lsls	r3, r3, #24
 8002058:	4933      	ldr	r1, [pc, #204]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 800205a:	4313      	orrs	r3, r2
 800205c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800205e:	4b33      	ldr	r3, [pc, #204]	; (800212c <HAL_RCC_OscConfig+0x4dc>)
 8002060:	2201      	movs	r2, #1
 8002062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002064:	f7ff fae2 	bl	800162c <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800206c:	f7ff fade 	bl	800162c <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e04d      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800207e:	4b2a      	ldr	r3, [pc, #168]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d0f0      	beq.n	800206c <HAL_RCC_OscConfig+0x41c>
 800208a:	e045      	b.n	8002118 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800208c:	4b27      	ldr	r3, [pc, #156]	; (800212c <HAL_RCC_OscConfig+0x4dc>)
 800208e:	2200      	movs	r2, #0
 8002090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002092:	f7ff facb 	bl	800162c <HAL_GetTick>
 8002096:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002098:	e008      	b.n	80020ac <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800209a:	f7ff fac7 	bl	800162c <HAL_GetTick>
 800209e:	4602      	mov	r2, r0
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e036      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ac:	4b1e      	ldr	r3, [pc, #120]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d1f0      	bne.n	800209a <HAL_RCC_OscConfig+0x44a>
 80020b8:	e02e      	b.n	8002118 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d101      	bne.n	80020c6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e029      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020c6:	4b18      	ldr	r3, [pc, #96]	; (8002128 <HAL_RCC_OscConfig+0x4d8>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	69db      	ldr	r3, [r3, #28]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d11c      	bne.n	8002114 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d115      	bne.n	8002114 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80020ee:	4013      	ands	r3, r2
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d10d      	bne.n	8002114 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002102:	429a      	cmp	r2, r3
 8002104:	d106      	bne.n	8002114 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002110:	429a      	cmp	r2, r3
 8002112:	d001      	beq.n	8002118 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e000      	b.n	800211a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40007000 	.word	0x40007000
 8002128:	40023800 	.word	0x40023800
 800212c:	42470060 	.word	0x42470060

08002130 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d101      	bne.n	8002144 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e0cc      	b.n	80022de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002144:	4b68      	ldr	r3, [pc, #416]	; (80022e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 030f 	and.w	r3, r3, #15
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	429a      	cmp	r2, r3
 8002150:	d90c      	bls.n	800216c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002152:	4b65      	ldr	r3, [pc, #404]	; (80022e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002154:	683a      	ldr	r2, [r7, #0]
 8002156:	b2d2      	uxtb	r2, r2
 8002158:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800215a:	4b63      	ldr	r3, [pc, #396]	; (80022e8 <HAL_RCC_ClockConfig+0x1b8>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	683a      	ldr	r2, [r7, #0]
 8002164:	429a      	cmp	r2, r3
 8002166:	d001      	beq.n	800216c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e0b8      	b.n	80022de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d020      	beq.n	80021ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0304 	and.w	r3, r3, #4
 8002180:	2b00      	cmp	r3, #0
 8002182:	d005      	beq.n	8002190 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002184:	4b59      	ldr	r3, [pc, #356]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	4a58      	ldr	r2, [pc, #352]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 800218a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800218e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0308 	and.w	r3, r3, #8
 8002198:	2b00      	cmp	r3, #0
 800219a:	d005      	beq.n	80021a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800219c:	4b53      	ldr	r3, [pc, #332]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	4a52      	ldr	r2, [pc, #328]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 80021a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80021a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021a8:	4b50      	ldr	r3, [pc, #320]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	494d      	ldr	r1, [pc, #308]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d044      	beq.n	8002250 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d107      	bne.n	80021de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ce:	4b47      	ldr	r3, [pc, #284]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d119      	bne.n	800220e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e07f      	b.n	80022de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d003      	beq.n	80021ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	d107      	bne.n	80021fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ee:	4b3f      	ldr	r3, [pc, #252]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d109      	bne.n	800220e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e06f      	b.n	80022de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021fe:	4b3b      	ldr	r3, [pc, #236]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d101      	bne.n	800220e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e067      	b.n	80022de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800220e:	4b37      	ldr	r3, [pc, #220]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f023 0203 	bic.w	r2, r3, #3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	4934      	ldr	r1, [pc, #208]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 800221c:	4313      	orrs	r3, r2
 800221e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002220:	f7ff fa04 	bl	800162c <HAL_GetTick>
 8002224:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002226:	e00a      	b.n	800223e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002228:	f7ff fa00 	bl	800162c <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	f241 3288 	movw	r2, #5000	; 0x1388
 8002236:	4293      	cmp	r3, r2
 8002238:	d901      	bls.n	800223e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e04f      	b.n	80022de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800223e:	4b2b      	ldr	r3, [pc, #172]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f003 020c 	and.w	r2, r3, #12
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	429a      	cmp	r2, r3
 800224e:	d1eb      	bne.n	8002228 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002250:	4b25      	ldr	r3, [pc, #148]	; (80022e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 030f 	and.w	r3, r3, #15
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	429a      	cmp	r2, r3
 800225c:	d20c      	bcs.n	8002278 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800225e:	4b22      	ldr	r3, [pc, #136]	; (80022e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	b2d2      	uxtb	r2, r2
 8002264:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002266:	4b20      	ldr	r3, [pc, #128]	; (80022e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 030f 	and.w	r3, r3, #15
 800226e:	683a      	ldr	r2, [r7, #0]
 8002270:	429a      	cmp	r2, r3
 8002272:	d001      	beq.n	8002278 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e032      	b.n	80022de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0304 	and.w	r3, r3, #4
 8002280:	2b00      	cmp	r3, #0
 8002282:	d008      	beq.n	8002296 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002284:	4b19      	ldr	r3, [pc, #100]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	4916      	ldr	r1, [pc, #88]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 8002292:	4313      	orrs	r3, r2
 8002294:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0308 	and.w	r3, r3, #8
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d009      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022a2:	4b12      	ldr	r3, [pc, #72]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	490e      	ldr	r1, [pc, #56]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022b6:	f000 f821 	bl	80022fc <HAL_RCC_GetSysClockFreq>
 80022ba:	4601      	mov	r1, r0
 80022bc:	4b0b      	ldr	r3, [pc, #44]	; (80022ec <HAL_RCC_ClockConfig+0x1bc>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	091b      	lsrs	r3, r3, #4
 80022c2:	f003 030f 	and.w	r3, r3, #15
 80022c6:	4a0a      	ldr	r2, [pc, #40]	; (80022f0 <HAL_RCC_ClockConfig+0x1c0>)
 80022c8:	5cd3      	ldrb	r3, [r2, r3]
 80022ca:	fa21 f303 	lsr.w	r3, r1, r3
 80022ce:	4a09      	ldr	r2, [pc, #36]	; (80022f4 <HAL_RCC_ClockConfig+0x1c4>)
 80022d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80022d2:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <HAL_RCC_ClockConfig+0x1c8>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7ff f964 	bl	80015a4 <HAL_InitTick>

  return HAL_OK;
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	40023c00 	.word	0x40023c00
 80022ec:	40023800 	.word	0x40023800
 80022f0:	08003578 	.word	0x08003578
 80022f4:	20000d20 	.word	0x20000d20
 80022f8:	20000d24 	.word	0x20000d24

080022fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002302:	2300      	movs	r3, #0
 8002304:	607b      	str	r3, [r7, #4]
 8002306:	2300      	movs	r3, #0
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	2300      	movs	r3, #0
 800230c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800230e:	2300      	movs	r3, #0
 8002310:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002312:	4b63      	ldr	r3, [pc, #396]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 030c 	and.w	r3, r3, #12
 800231a:	2b04      	cmp	r3, #4
 800231c:	d007      	beq.n	800232e <HAL_RCC_GetSysClockFreq+0x32>
 800231e:	2b08      	cmp	r3, #8
 8002320:	d008      	beq.n	8002334 <HAL_RCC_GetSysClockFreq+0x38>
 8002322:	2b00      	cmp	r3, #0
 8002324:	f040 80b4 	bne.w	8002490 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002328:	4b5e      	ldr	r3, [pc, #376]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800232a:	60bb      	str	r3, [r7, #8]
       break;
 800232c:	e0b3      	b.n	8002496 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800232e:	4b5e      	ldr	r3, [pc, #376]	; (80024a8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002330:	60bb      	str	r3, [r7, #8]
      break;
 8002332:	e0b0      	b.n	8002496 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002334:	4b5a      	ldr	r3, [pc, #360]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800233c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800233e:	4b58      	ldr	r3, [pc, #352]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d04a      	beq.n	80023e0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800234a:	4b55      	ldr	r3, [pc, #340]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	099b      	lsrs	r3, r3, #6
 8002350:	f04f 0400 	mov.w	r4, #0
 8002354:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002358:	f04f 0200 	mov.w	r2, #0
 800235c:	ea03 0501 	and.w	r5, r3, r1
 8002360:	ea04 0602 	and.w	r6, r4, r2
 8002364:	4629      	mov	r1, r5
 8002366:	4632      	mov	r2, r6
 8002368:	f04f 0300 	mov.w	r3, #0
 800236c:	f04f 0400 	mov.w	r4, #0
 8002370:	0154      	lsls	r4, r2, #5
 8002372:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002376:	014b      	lsls	r3, r1, #5
 8002378:	4619      	mov	r1, r3
 800237a:	4622      	mov	r2, r4
 800237c:	1b49      	subs	r1, r1, r5
 800237e:	eb62 0206 	sbc.w	r2, r2, r6
 8002382:	f04f 0300 	mov.w	r3, #0
 8002386:	f04f 0400 	mov.w	r4, #0
 800238a:	0194      	lsls	r4, r2, #6
 800238c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002390:	018b      	lsls	r3, r1, #6
 8002392:	1a5b      	subs	r3, r3, r1
 8002394:	eb64 0402 	sbc.w	r4, r4, r2
 8002398:	f04f 0100 	mov.w	r1, #0
 800239c:	f04f 0200 	mov.w	r2, #0
 80023a0:	00e2      	lsls	r2, r4, #3
 80023a2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80023a6:	00d9      	lsls	r1, r3, #3
 80023a8:	460b      	mov	r3, r1
 80023aa:	4614      	mov	r4, r2
 80023ac:	195b      	adds	r3, r3, r5
 80023ae:	eb44 0406 	adc.w	r4, r4, r6
 80023b2:	f04f 0100 	mov.w	r1, #0
 80023b6:	f04f 0200 	mov.w	r2, #0
 80023ba:	0262      	lsls	r2, r4, #9
 80023bc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80023c0:	0259      	lsls	r1, r3, #9
 80023c2:	460b      	mov	r3, r1
 80023c4:	4614      	mov	r4, r2
 80023c6:	4618      	mov	r0, r3
 80023c8:	4621      	mov	r1, r4
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f04f 0400 	mov.w	r4, #0
 80023d0:	461a      	mov	r2, r3
 80023d2:	4623      	mov	r3, r4
 80023d4:	f7fd fef8 	bl	80001c8 <__aeabi_uldivmod>
 80023d8:	4603      	mov	r3, r0
 80023da:	460c      	mov	r4, r1
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	e049      	b.n	8002474 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023e0:	4b2f      	ldr	r3, [pc, #188]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	099b      	lsrs	r3, r3, #6
 80023e6:	f04f 0400 	mov.w	r4, #0
 80023ea:	f240 11ff 	movw	r1, #511	; 0x1ff
 80023ee:	f04f 0200 	mov.w	r2, #0
 80023f2:	ea03 0501 	and.w	r5, r3, r1
 80023f6:	ea04 0602 	and.w	r6, r4, r2
 80023fa:	4629      	mov	r1, r5
 80023fc:	4632      	mov	r2, r6
 80023fe:	f04f 0300 	mov.w	r3, #0
 8002402:	f04f 0400 	mov.w	r4, #0
 8002406:	0154      	lsls	r4, r2, #5
 8002408:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800240c:	014b      	lsls	r3, r1, #5
 800240e:	4619      	mov	r1, r3
 8002410:	4622      	mov	r2, r4
 8002412:	1b49      	subs	r1, r1, r5
 8002414:	eb62 0206 	sbc.w	r2, r2, r6
 8002418:	f04f 0300 	mov.w	r3, #0
 800241c:	f04f 0400 	mov.w	r4, #0
 8002420:	0194      	lsls	r4, r2, #6
 8002422:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002426:	018b      	lsls	r3, r1, #6
 8002428:	1a5b      	subs	r3, r3, r1
 800242a:	eb64 0402 	sbc.w	r4, r4, r2
 800242e:	f04f 0100 	mov.w	r1, #0
 8002432:	f04f 0200 	mov.w	r2, #0
 8002436:	00e2      	lsls	r2, r4, #3
 8002438:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800243c:	00d9      	lsls	r1, r3, #3
 800243e:	460b      	mov	r3, r1
 8002440:	4614      	mov	r4, r2
 8002442:	195b      	adds	r3, r3, r5
 8002444:	eb44 0406 	adc.w	r4, r4, r6
 8002448:	f04f 0100 	mov.w	r1, #0
 800244c:	f04f 0200 	mov.w	r2, #0
 8002450:	02a2      	lsls	r2, r4, #10
 8002452:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002456:	0299      	lsls	r1, r3, #10
 8002458:	460b      	mov	r3, r1
 800245a:	4614      	mov	r4, r2
 800245c:	4618      	mov	r0, r3
 800245e:	4621      	mov	r1, r4
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f04f 0400 	mov.w	r4, #0
 8002466:	461a      	mov	r2, r3
 8002468:	4623      	mov	r3, r4
 800246a:	f7fd fead 	bl	80001c8 <__aeabi_uldivmod>
 800246e:	4603      	mov	r3, r0
 8002470:	460c      	mov	r4, r1
 8002472:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002474:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	0c1b      	lsrs	r3, r3, #16
 800247a:	f003 0303 	and.w	r3, r3, #3
 800247e:	3301      	adds	r3, #1
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	fbb2 f3f3 	udiv	r3, r2, r3
 800248c:	60bb      	str	r3, [r7, #8]
      break;
 800248e:	e002      	b.n	8002496 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002490:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002492:	60bb      	str	r3, [r7, #8]
      break;
 8002494:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002496:	68bb      	ldr	r3, [r7, #8]
}
 8002498:	4618      	mov	r0, r3
 800249a:	3714      	adds	r7, #20
 800249c:	46bd      	mov	sp, r7
 800249e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024a0:	40023800 	.word	0x40023800
 80024a4:	00f42400 	.word	0x00f42400
 80024a8:	007a1200 	.word	0x007a1200

080024ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024b0:	4b03      	ldr	r3, [pc, #12]	; (80024c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80024b2:	681b      	ldr	r3, [r3, #0]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	20000d20 	.word	0x20000d20

080024c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80024c8:	f7ff fff0 	bl	80024ac <HAL_RCC_GetHCLKFreq>
 80024cc:	4601      	mov	r1, r0
 80024ce:	4b05      	ldr	r3, [pc, #20]	; (80024e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	0a9b      	lsrs	r3, r3, #10
 80024d4:	f003 0307 	and.w	r3, r3, #7
 80024d8:	4a03      	ldr	r2, [pc, #12]	; (80024e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024da:	5cd3      	ldrb	r3, [r2, r3]
 80024dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40023800 	.word	0x40023800
 80024e8:	08003588 	.word	0x08003588

080024ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80024f0:	f7ff ffdc 	bl	80024ac <HAL_RCC_GetHCLKFreq>
 80024f4:	4601      	mov	r1, r0
 80024f6:	4b05      	ldr	r3, [pc, #20]	; (800250c <HAL_RCC_GetPCLK2Freq+0x20>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	0b5b      	lsrs	r3, r3, #13
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	4a03      	ldr	r2, [pc, #12]	; (8002510 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002502:	5cd3      	ldrb	r3, [r2, r3]
 8002504:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002508:	4618      	mov	r0, r3
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40023800 	.word	0x40023800
 8002510:	08003588 	.word	0x08003588

08002514 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e03f      	b.n	80025a6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	d106      	bne.n	8002540 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7fe fe42 	bl	80011c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2224      	movs	r2, #36	; 0x24
 8002544:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	68da      	ldr	r2, [r3, #12]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002556:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f000 fb9b 	bl	8002c94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	691a      	ldr	r2, [r3, #16]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800256c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	695a      	ldr	r2, [r3, #20]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800257c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68da      	ldr	r2, [r3, #12]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800258c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2220      	movs	r2, #32
 8002598:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2220      	movs	r2, #32
 80025a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b088      	sub	sp, #32
 80025b2:	af02      	add	r7, sp, #8
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	603b      	str	r3, [r7, #0]
 80025ba:	4613      	mov	r3, r2
 80025bc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b20      	cmp	r3, #32
 80025cc:	f040 8083 	bne.w	80026d6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d002      	beq.n	80025dc <HAL_UART_Transmit+0x2e>
 80025d6:	88fb      	ldrh	r3, [r7, #6]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e07b      	b.n	80026d8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d101      	bne.n	80025ee <HAL_UART_Transmit+0x40>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e074      	b.n	80026d8 <HAL_UART_Transmit+0x12a>
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2200      	movs	r2, #0
 80025fa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2221      	movs	r2, #33	; 0x21
 8002600:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002604:	f7ff f812 	bl	800162c <HAL_GetTick>
 8002608:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	88fa      	ldrh	r2, [r7, #6]
 800260e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	88fa      	ldrh	r2, [r7, #6]
 8002614:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800261e:	e042      	b.n	80026a6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002624:	b29b      	uxth	r3, r3
 8002626:	3b01      	subs	r3, #1
 8002628:	b29a      	uxth	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002636:	d122      	bne.n	800267e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	9300      	str	r3, [sp, #0]
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	2200      	movs	r2, #0
 8002640:	2180      	movs	r1, #128	; 0x80
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f000 f9b6 	bl	80029b4 <UART_WaitOnFlagUntilTimeout>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e042      	b.n	80026d8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	461a      	mov	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002664:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d103      	bne.n	8002676 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	3302      	adds	r3, #2
 8002672:	60bb      	str	r3, [r7, #8]
 8002674:	e017      	b.n	80026a6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	3301      	adds	r3, #1
 800267a:	60bb      	str	r3, [r7, #8]
 800267c:	e013      	b.n	80026a6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	2200      	movs	r2, #0
 8002686:	2180      	movs	r1, #128	; 0x80
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 f993 	bl	80029b4 <UART_WaitOnFlagUntilTimeout>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e01f      	b.n	80026d8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	1c5a      	adds	r2, r3, #1
 800269c:	60ba      	str	r2, [r7, #8]
 800269e:	781a      	ldrb	r2, [r3, #0]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1b7      	bne.n	8002620 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	2200      	movs	r2, #0
 80026b8:	2140      	movs	r1, #64	; 0x40
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	f000 f97a 	bl	80029b4 <UART_WaitOnFlagUntilTimeout>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e006      	b.n	80026d8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2220      	movs	r2, #32
 80026ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80026d2:	2300      	movs	r3, #0
 80026d4:	e000      	b.n	80026d8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80026d6:	2302      	movs	r3, #2
  }
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	4613      	mov	r3, r2
 80026ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b20      	cmp	r3, #32
 80026f8:	d140      	bne.n	800277c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d002      	beq.n	8002706 <HAL_UART_Receive_IT+0x26>
 8002700:	88fb      	ldrh	r3, [r7, #6]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e039      	b.n	800277e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002710:	2b01      	cmp	r3, #1
 8002712:	d101      	bne.n	8002718 <HAL_UART_Receive_IT+0x38>
 8002714:	2302      	movs	r3, #2
 8002716:	e032      	b.n	800277e <HAL_UART_Receive_IT+0x9e>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38


    huart->pRxBuffPtr = pData;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	88fa      	ldrh	r2, [r7, #6]
 800272a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	88fa      	ldrh	r2, [r7, #6]
 8002730:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2200      	movs	r2, #0
 8002736:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2222      	movs	r2, #34	; 0x22
 800273c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2200      	movs	r2, #0
 8002744:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002756:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	695a      	ldr	r2, [r3, #20]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0201 	orr.w	r2, r2, #1
 8002766:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68da      	ldr	r2, [r3, #12]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0220 	orr.w	r2, r2, #32
 8002776:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002778:	2300      	movs	r3, #0
 800277a:	e000      	b.n	800277e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800277c:	2302      	movs	r3, #2
  }
}
 800277e:	4618      	mov	r0, r3
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
	...

0800278c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b088      	sub	sp, #32
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80027b0:	2300      	movs	r3, #0
 80027b2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	f003 030f 	and.w	r3, r3, #15
 80027ba:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d10d      	bne.n	80027de <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	f003 0320 	and.w	r3, r3, #32
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d008      	beq.n	80027de <HAL_UART_IRQHandler+0x52>
 80027cc:	69bb      	ldr	r3, [r7, #24]
 80027ce:	f003 0320 	and.w	r3, r3, #32
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d003      	beq.n	80027de <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f9d6 	bl	8002b88 <UART_Receive_IT>
      return;
 80027dc:	e0d1      	b.n	8002982 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f000 80b0 	beq.w	8002946 <HAL_UART_IRQHandler+0x1ba>
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	f003 0301 	and.w	r3, r3, #1
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d105      	bne.n	80027fc <HAL_UART_IRQHandler+0x70>
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 80a5 	beq.w	8002946 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00a      	beq.n	800281c <HAL_UART_IRQHandler+0x90>
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800280c:	2b00      	cmp	r3, #0
 800280e:	d005      	beq.n	800281c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002814:	f043 0201 	orr.w	r2, r3, #1
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f003 0304 	and.w	r3, r3, #4
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00a      	beq.n	800283c <HAL_UART_IRQHandler+0xb0>
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b00      	cmp	r3, #0
 800282e:	d005      	beq.n	800283c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002834:	f043 0202 	orr.w	r2, r3, #2
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00a      	beq.n	800285c <HAL_UART_IRQHandler+0xd0>
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	f003 0301 	and.w	r3, r3, #1
 800284c:	2b00      	cmp	r3, #0
 800284e:	d005      	beq.n	800285c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002854:	f043 0204 	orr.w	r2, r3, #4
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00f      	beq.n	8002886 <HAL_UART_IRQHandler+0xfa>
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	f003 0320 	and.w	r3, r3, #32
 800286c:	2b00      	cmp	r3, #0
 800286e:	d104      	bne.n	800287a <HAL_UART_IRQHandler+0xee>
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d005      	beq.n	8002886 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800287e:	f043 0208 	orr.w	r2, r3, #8
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800288a:	2b00      	cmp	r3, #0
 800288c:	d078      	beq.n	8002980 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	f003 0320 	and.w	r3, r3, #32
 8002894:	2b00      	cmp	r3, #0
 8002896:	d007      	beq.n	80028a8 <HAL_UART_IRQHandler+0x11c>
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	f003 0320 	and.w	r3, r3, #32
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d002      	beq.n	80028a8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 f970 	bl	8002b88 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b2:	2b40      	cmp	r3, #64	; 0x40
 80028b4:	bf0c      	ite	eq
 80028b6:	2301      	moveq	r3, #1
 80028b8:	2300      	movne	r3, #0
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d102      	bne.n	80028d0 <HAL_UART_IRQHandler+0x144>
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d031      	beq.n	8002934 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f000 f8b9 	bl	8002a48 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	695b      	ldr	r3, [r3, #20]
 80028dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028e0:	2b40      	cmp	r3, #64	; 0x40
 80028e2:	d123      	bne.n	800292c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	695a      	ldr	r2, [r3, #20]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028f2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d013      	beq.n	8002924 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002900:	4a21      	ldr	r2, [pc, #132]	; (8002988 <HAL_UART_IRQHandler+0x1fc>)
 8002902:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002908:	4618      	mov	r0, r3
 800290a:	f7fe ffcb 	bl	80018a4 <HAL_DMA_Abort_IT>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d016      	beq.n	8002942 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002918:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800291e:	4610      	mov	r0, r2
 8002920:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002922:	e00e      	b.n	8002942 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f83b 	bl	80029a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800292a:	e00a      	b.n	8002942 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f000 f837 	bl	80029a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002932:	e006      	b.n	8002942 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 f833 	bl	80029a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002940:	e01e      	b.n	8002980 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002942:	bf00      	nop
    return;
 8002944:	e01c      	b.n	8002980 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800294c:	2b00      	cmp	r3, #0
 800294e:	d008      	beq.n	8002962 <HAL_UART_IRQHandler+0x1d6>
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002956:	2b00      	cmp	r3, #0
 8002958:	d003      	beq.n	8002962 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 f8a6 	bl	8002aac <UART_Transmit_IT>
    return;
 8002960:	e00f      	b.n	8002982 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002968:	2b00      	cmp	r3, #0
 800296a:	d00a      	beq.n	8002982 <HAL_UART_IRQHandler+0x1f6>
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002972:	2b00      	cmp	r3, #0
 8002974:	d005      	beq.n	8002982 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 f8ee 	bl	8002b58 <UART_EndTransmit_IT>
    return;
 800297c:	bf00      	nop
 800297e:	e000      	b.n	8002982 <HAL_UART_IRQHandler+0x1f6>
    return;
 8002980:	bf00      	nop
  }
}
 8002982:	3720      	adds	r7, #32
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	08002a85 	.word	0x08002a85

0800298c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	603b      	str	r3, [r7, #0]
 80029c0:	4613      	mov	r3, r2
 80029c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029c4:	e02c      	b.n	8002a20 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029cc:	d028      	beq.n	8002a20 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d007      	beq.n	80029e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80029d4:	f7fe fe2a 	bl	800162c <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d21d      	bcs.n	8002a20 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68da      	ldr	r2, [r3, #12]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80029f2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	695a      	ldr	r2, [r3, #20]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f022 0201 	bic.w	r2, r2, #1
 8002a02:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2220      	movs	r2, #32
 8002a08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2220      	movs	r2, #32
 8002a10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e00f      	b.n	8002a40 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	bf0c      	ite	eq
 8002a30:	2301      	moveq	r3, #1
 8002a32:	2300      	movne	r3, #0
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	461a      	mov	r2, r3
 8002a38:	79fb      	ldrb	r3, [r7, #7]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d0c3      	beq.n	80029c6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3710      	adds	r7, #16
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68da      	ldr	r2, [r3, #12]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002a5e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	695a      	ldr	r2, [r3, #20]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f022 0201 	bic.w	r2, r2, #1
 8002a6e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2220      	movs	r2, #32
 8002a74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002a78:	bf00      	nop
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2200      	movs	r2, #0
 8002a96:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f7ff ff7e 	bl	80029a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002aa4:	bf00      	nop
 8002aa6:	3710      	adds	r7, #16
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b085      	sub	sp, #20
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	2b21      	cmp	r3, #33	; 0x21
 8002abe:	d144      	bne.n	8002b4a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ac8:	d11a      	bne.n	8002b00 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	881b      	ldrh	r3, [r3, #0]
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ade:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d105      	bne.n	8002af4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a1b      	ldr	r3, [r3, #32]
 8002aec:	1c9a      	adds	r2, r3, #2
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	621a      	str	r2, [r3, #32]
 8002af2:	e00e      	b.n	8002b12 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	1c5a      	adds	r2, r3, #1
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	621a      	str	r2, [r3, #32]
 8002afe:	e008      	b.n	8002b12 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a1b      	ldr	r3, [r3, #32]
 8002b04:	1c59      	adds	r1, r3, #1
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	6211      	str	r1, [r2, #32]
 8002b0a:	781a      	ldrb	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	4619      	mov	r1, r3
 8002b20:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10f      	bne.n	8002b46 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	68da      	ldr	r2, [r3, #12]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b34:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68da      	ldr	r2, [r3, #12]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b44:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b46:	2300      	movs	r3, #0
 8002b48:	e000      	b.n	8002b4c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002b4a:	2302      	movs	r3, #2
  }
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68da      	ldr	r2, [r3, #12]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b6e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2220      	movs	r2, #32
 8002b74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff ff07 	bl	800298c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002b7e:	2300      	movs	r3, #0
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
	//_//_HAL_UART_FLUSH_DRREGISTER(&huart2);

  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b22      	cmp	r3, #34	; 0x22
 8002b9a:	d175      	bne.n	8002c88 <UART_Receive_IT+0x100>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ba4:	d123      	bne.n	8002bee <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002baa:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10e      	bne.n	8002bd2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bc0:	b29a      	uxth	r2, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bca:	1c9a      	adds	r2, r3, #2
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	629a      	str	r2, [r3, #40]	; 0x28
 8002bd0:	e026      	b.n	8002c20 <UART_Receive_IT+0x98>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	b29a      	uxth	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be6:	1c5a      	adds	r2, r3, #1
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	629a      	str	r2, [r3, #40]	; 0x28
 8002bec:	e018      	b.n	8002c20 <UART_Receive_IT+0x98>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d107      	bne.n	8002c06 <UART_Receive_IT+0x7e>
      {

       *huart->pRxBuffPtr = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c00:	b2d2      	uxtb	r2, r2
 8002c02:	701a      	strb	r2, [r3, #0]
 8002c04:	e00c      	b.n	8002c20 <UART_Receive_IT+0x98>
//        	Rx_Count++;

   }
      else
      {
       *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	b2da      	uxtb	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c12:	1c58      	adds	r0, r3, #1
 8002c14:	6879      	ldr	r1, [r7, #4]
 8002c16:	6288      	str	r0, [r1, #40]	; 0x28
 8002c18:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c1c:	b2d2      	uxtb	r2, r2
 8002c1e:	701a      	strb	r2, [r3, #0]
      }
    }
    huart->pRxBuffPtr++;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c24:	1c5a      	adds	r2, r3, #1
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferCount--;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	3b01      	subs	r3, #1
 8002c32:	b29a      	uxth	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	85da      	strh	r2, [r3, #46]	; 0x2e
    if ( huart->RxXferCount == 0U)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d120      	bne.n	8002c84 <UART_Receive_IT+0xfc>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68da      	ldr	r2, [r3, #12]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 0220 	bic.w	r2, r2, #32
 8002c50:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	695a      	ldr	r2, [r3, #20]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 0201 	bic.w	r2, r2, #1
 8002c70:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2220      	movs	r2, #32
 8002c76:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7fe fa02 	bl	8001084 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	e002      	b.n	8002c8a <UART_Receive_IT+0x102>
    }
    return HAL_OK;
 8002c84:	2300      	movs	r3, #0
 8002c86:	e000      	b.n	8002c8a <UART_Receive_IT+0x102>
  }
  else
  {
    return HAL_BUSY;
 8002c88:	2302      	movs	r3, #2
  }
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c98:	b085      	sub	sp, #20
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	691b      	ldr	r3, [r3, #16]
 8002ca4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	68da      	ldr	r2, [r3, #12]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689a      	ldr	r2, [r3, #8]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69db      	ldr	r3, [r3, #28]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002cd6:	f023 030c 	bic.w	r3, r3, #12
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6812      	ldr	r2, [r2, #0]
 8002cde:	68f9      	ldr	r1, [r7, #12]
 8002ce0:	430b      	orrs	r3, r1
 8002ce2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	695b      	ldr	r3, [r3, #20]
 8002cea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	699a      	ldr	r2, [r3, #24]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d02:	f040 818b 	bne.w	800301c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4ac1      	ldr	r2, [pc, #772]	; (8003010 <UART_SetConfig+0x37c>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d005      	beq.n	8002d1c <UART_SetConfig+0x88>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4abf      	ldr	r2, [pc, #764]	; (8003014 <UART_SetConfig+0x380>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	f040 80bd 	bne.w	8002e96 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d1c:	f7ff fbe6 	bl	80024ec <HAL_RCC_GetPCLK2Freq>
 8002d20:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	461d      	mov	r5, r3
 8002d26:	f04f 0600 	mov.w	r6, #0
 8002d2a:	46a8      	mov	r8, r5
 8002d2c:	46b1      	mov	r9, r6
 8002d2e:	eb18 0308 	adds.w	r3, r8, r8
 8002d32:	eb49 0409 	adc.w	r4, r9, r9
 8002d36:	4698      	mov	r8, r3
 8002d38:	46a1      	mov	r9, r4
 8002d3a:	eb18 0805 	adds.w	r8, r8, r5
 8002d3e:	eb49 0906 	adc.w	r9, r9, r6
 8002d42:	f04f 0100 	mov.w	r1, #0
 8002d46:	f04f 0200 	mov.w	r2, #0
 8002d4a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d4e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d52:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d56:	4688      	mov	r8, r1
 8002d58:	4691      	mov	r9, r2
 8002d5a:	eb18 0005 	adds.w	r0, r8, r5
 8002d5e:	eb49 0106 	adc.w	r1, r9, r6
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	461d      	mov	r5, r3
 8002d68:	f04f 0600 	mov.w	r6, #0
 8002d6c:	196b      	adds	r3, r5, r5
 8002d6e:	eb46 0406 	adc.w	r4, r6, r6
 8002d72:	461a      	mov	r2, r3
 8002d74:	4623      	mov	r3, r4
 8002d76:	f7fd fa27 	bl	80001c8 <__aeabi_uldivmod>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	460c      	mov	r4, r1
 8002d7e:	461a      	mov	r2, r3
 8002d80:	4ba5      	ldr	r3, [pc, #660]	; (8003018 <UART_SetConfig+0x384>)
 8002d82:	fba3 2302 	umull	r2, r3, r3, r2
 8002d86:	095b      	lsrs	r3, r3, #5
 8002d88:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	461d      	mov	r5, r3
 8002d90:	f04f 0600 	mov.w	r6, #0
 8002d94:	46a9      	mov	r9, r5
 8002d96:	46b2      	mov	sl, r6
 8002d98:	eb19 0309 	adds.w	r3, r9, r9
 8002d9c:	eb4a 040a 	adc.w	r4, sl, sl
 8002da0:	4699      	mov	r9, r3
 8002da2:	46a2      	mov	sl, r4
 8002da4:	eb19 0905 	adds.w	r9, r9, r5
 8002da8:	eb4a 0a06 	adc.w	sl, sl, r6
 8002dac:	f04f 0100 	mov.w	r1, #0
 8002db0:	f04f 0200 	mov.w	r2, #0
 8002db4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002db8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002dbc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002dc0:	4689      	mov	r9, r1
 8002dc2:	4692      	mov	sl, r2
 8002dc4:	eb19 0005 	adds.w	r0, r9, r5
 8002dc8:	eb4a 0106 	adc.w	r1, sl, r6
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	461d      	mov	r5, r3
 8002dd2:	f04f 0600 	mov.w	r6, #0
 8002dd6:	196b      	adds	r3, r5, r5
 8002dd8:	eb46 0406 	adc.w	r4, r6, r6
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4623      	mov	r3, r4
 8002de0:	f7fd f9f2 	bl	80001c8 <__aeabi_uldivmod>
 8002de4:	4603      	mov	r3, r0
 8002de6:	460c      	mov	r4, r1
 8002de8:	461a      	mov	r2, r3
 8002dea:	4b8b      	ldr	r3, [pc, #556]	; (8003018 <UART_SetConfig+0x384>)
 8002dec:	fba3 1302 	umull	r1, r3, r3, r2
 8002df0:	095b      	lsrs	r3, r3, #5
 8002df2:	2164      	movs	r1, #100	; 0x64
 8002df4:	fb01 f303 	mul.w	r3, r1, r3
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	3332      	adds	r3, #50	; 0x32
 8002dfe:	4a86      	ldr	r2, [pc, #536]	; (8003018 <UART_SetConfig+0x384>)
 8002e00:	fba2 2303 	umull	r2, r3, r2, r3
 8002e04:	095b      	lsrs	r3, r3, #5
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e0c:	4498      	add	r8, r3
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	461d      	mov	r5, r3
 8002e12:	f04f 0600 	mov.w	r6, #0
 8002e16:	46a9      	mov	r9, r5
 8002e18:	46b2      	mov	sl, r6
 8002e1a:	eb19 0309 	adds.w	r3, r9, r9
 8002e1e:	eb4a 040a 	adc.w	r4, sl, sl
 8002e22:	4699      	mov	r9, r3
 8002e24:	46a2      	mov	sl, r4
 8002e26:	eb19 0905 	adds.w	r9, r9, r5
 8002e2a:	eb4a 0a06 	adc.w	sl, sl, r6
 8002e2e:	f04f 0100 	mov.w	r1, #0
 8002e32:	f04f 0200 	mov.w	r2, #0
 8002e36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e3a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e3e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e42:	4689      	mov	r9, r1
 8002e44:	4692      	mov	sl, r2
 8002e46:	eb19 0005 	adds.w	r0, r9, r5
 8002e4a:	eb4a 0106 	adc.w	r1, sl, r6
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	461d      	mov	r5, r3
 8002e54:	f04f 0600 	mov.w	r6, #0
 8002e58:	196b      	adds	r3, r5, r5
 8002e5a:	eb46 0406 	adc.w	r4, r6, r6
 8002e5e:	461a      	mov	r2, r3
 8002e60:	4623      	mov	r3, r4
 8002e62:	f7fd f9b1 	bl	80001c8 <__aeabi_uldivmod>
 8002e66:	4603      	mov	r3, r0
 8002e68:	460c      	mov	r4, r1
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	4b6a      	ldr	r3, [pc, #424]	; (8003018 <UART_SetConfig+0x384>)
 8002e6e:	fba3 1302 	umull	r1, r3, r3, r2
 8002e72:	095b      	lsrs	r3, r3, #5
 8002e74:	2164      	movs	r1, #100	; 0x64
 8002e76:	fb01 f303 	mul.w	r3, r1, r3
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	00db      	lsls	r3, r3, #3
 8002e7e:	3332      	adds	r3, #50	; 0x32
 8002e80:	4a65      	ldr	r2, [pc, #404]	; (8003018 <UART_SetConfig+0x384>)
 8002e82:	fba2 2303 	umull	r2, r3, r2, r3
 8002e86:	095b      	lsrs	r3, r3, #5
 8002e88:	f003 0207 	and.w	r2, r3, #7
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4442      	add	r2, r8
 8002e92:	609a      	str	r2, [r3, #8]
 8002e94:	e26f      	b.n	8003376 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e96:	f7ff fb15 	bl	80024c4 <HAL_RCC_GetPCLK1Freq>
 8002e9a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	461d      	mov	r5, r3
 8002ea0:	f04f 0600 	mov.w	r6, #0
 8002ea4:	46a8      	mov	r8, r5
 8002ea6:	46b1      	mov	r9, r6
 8002ea8:	eb18 0308 	adds.w	r3, r8, r8
 8002eac:	eb49 0409 	adc.w	r4, r9, r9
 8002eb0:	4698      	mov	r8, r3
 8002eb2:	46a1      	mov	r9, r4
 8002eb4:	eb18 0805 	adds.w	r8, r8, r5
 8002eb8:	eb49 0906 	adc.w	r9, r9, r6
 8002ebc:	f04f 0100 	mov.w	r1, #0
 8002ec0:	f04f 0200 	mov.w	r2, #0
 8002ec4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002ec8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002ecc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002ed0:	4688      	mov	r8, r1
 8002ed2:	4691      	mov	r9, r2
 8002ed4:	eb18 0005 	adds.w	r0, r8, r5
 8002ed8:	eb49 0106 	adc.w	r1, r9, r6
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	461d      	mov	r5, r3
 8002ee2:	f04f 0600 	mov.w	r6, #0
 8002ee6:	196b      	adds	r3, r5, r5
 8002ee8:	eb46 0406 	adc.w	r4, r6, r6
 8002eec:	461a      	mov	r2, r3
 8002eee:	4623      	mov	r3, r4
 8002ef0:	f7fd f96a 	bl	80001c8 <__aeabi_uldivmod>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	460c      	mov	r4, r1
 8002ef8:	461a      	mov	r2, r3
 8002efa:	4b47      	ldr	r3, [pc, #284]	; (8003018 <UART_SetConfig+0x384>)
 8002efc:	fba3 2302 	umull	r2, r3, r3, r2
 8002f00:	095b      	lsrs	r3, r3, #5
 8002f02:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	461d      	mov	r5, r3
 8002f0a:	f04f 0600 	mov.w	r6, #0
 8002f0e:	46a9      	mov	r9, r5
 8002f10:	46b2      	mov	sl, r6
 8002f12:	eb19 0309 	adds.w	r3, r9, r9
 8002f16:	eb4a 040a 	adc.w	r4, sl, sl
 8002f1a:	4699      	mov	r9, r3
 8002f1c:	46a2      	mov	sl, r4
 8002f1e:	eb19 0905 	adds.w	r9, r9, r5
 8002f22:	eb4a 0a06 	adc.w	sl, sl, r6
 8002f26:	f04f 0100 	mov.w	r1, #0
 8002f2a:	f04f 0200 	mov.w	r2, #0
 8002f2e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f32:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f36:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f3a:	4689      	mov	r9, r1
 8002f3c:	4692      	mov	sl, r2
 8002f3e:	eb19 0005 	adds.w	r0, r9, r5
 8002f42:	eb4a 0106 	adc.w	r1, sl, r6
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	461d      	mov	r5, r3
 8002f4c:	f04f 0600 	mov.w	r6, #0
 8002f50:	196b      	adds	r3, r5, r5
 8002f52:	eb46 0406 	adc.w	r4, r6, r6
 8002f56:	461a      	mov	r2, r3
 8002f58:	4623      	mov	r3, r4
 8002f5a:	f7fd f935 	bl	80001c8 <__aeabi_uldivmod>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	460c      	mov	r4, r1
 8002f62:	461a      	mov	r2, r3
 8002f64:	4b2c      	ldr	r3, [pc, #176]	; (8003018 <UART_SetConfig+0x384>)
 8002f66:	fba3 1302 	umull	r1, r3, r3, r2
 8002f6a:	095b      	lsrs	r3, r3, #5
 8002f6c:	2164      	movs	r1, #100	; 0x64
 8002f6e:	fb01 f303 	mul.w	r3, r1, r3
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	00db      	lsls	r3, r3, #3
 8002f76:	3332      	adds	r3, #50	; 0x32
 8002f78:	4a27      	ldr	r2, [pc, #156]	; (8003018 <UART_SetConfig+0x384>)
 8002f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7e:	095b      	lsrs	r3, r3, #5
 8002f80:	005b      	lsls	r3, r3, #1
 8002f82:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f86:	4498      	add	r8, r3
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	461d      	mov	r5, r3
 8002f8c:	f04f 0600 	mov.w	r6, #0
 8002f90:	46a9      	mov	r9, r5
 8002f92:	46b2      	mov	sl, r6
 8002f94:	eb19 0309 	adds.w	r3, r9, r9
 8002f98:	eb4a 040a 	adc.w	r4, sl, sl
 8002f9c:	4699      	mov	r9, r3
 8002f9e:	46a2      	mov	sl, r4
 8002fa0:	eb19 0905 	adds.w	r9, r9, r5
 8002fa4:	eb4a 0a06 	adc.w	sl, sl, r6
 8002fa8:	f04f 0100 	mov.w	r1, #0
 8002fac:	f04f 0200 	mov.w	r2, #0
 8002fb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fb4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002fb8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002fbc:	4689      	mov	r9, r1
 8002fbe:	4692      	mov	sl, r2
 8002fc0:	eb19 0005 	adds.w	r0, r9, r5
 8002fc4:	eb4a 0106 	adc.w	r1, sl, r6
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	461d      	mov	r5, r3
 8002fce:	f04f 0600 	mov.w	r6, #0
 8002fd2:	196b      	adds	r3, r5, r5
 8002fd4:	eb46 0406 	adc.w	r4, r6, r6
 8002fd8:	461a      	mov	r2, r3
 8002fda:	4623      	mov	r3, r4
 8002fdc:	f7fd f8f4 	bl	80001c8 <__aeabi_uldivmod>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	460c      	mov	r4, r1
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	4b0c      	ldr	r3, [pc, #48]	; (8003018 <UART_SetConfig+0x384>)
 8002fe8:	fba3 1302 	umull	r1, r3, r3, r2
 8002fec:	095b      	lsrs	r3, r3, #5
 8002fee:	2164      	movs	r1, #100	; 0x64
 8002ff0:	fb01 f303 	mul.w	r3, r1, r3
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	3332      	adds	r3, #50	; 0x32
 8002ffa:	4a07      	ldr	r2, [pc, #28]	; (8003018 <UART_SetConfig+0x384>)
 8002ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8003000:	095b      	lsrs	r3, r3, #5
 8003002:	f003 0207 	and.w	r2, r3, #7
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4442      	add	r2, r8
 800300c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800300e:	e1b2      	b.n	8003376 <UART_SetConfig+0x6e2>
 8003010:	40011000 	.word	0x40011000
 8003014:	40011400 	.word	0x40011400
 8003018:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4ad7      	ldr	r2, [pc, #860]	; (8003380 <UART_SetConfig+0x6ec>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d005      	beq.n	8003032 <UART_SetConfig+0x39e>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4ad6      	ldr	r2, [pc, #856]	; (8003384 <UART_SetConfig+0x6f0>)
 800302c:	4293      	cmp	r3, r2
 800302e:	f040 80d1 	bne.w	80031d4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003032:	f7ff fa5b 	bl	80024ec <HAL_RCC_GetPCLK2Freq>
 8003036:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	469a      	mov	sl, r3
 800303c:	f04f 0b00 	mov.w	fp, #0
 8003040:	46d0      	mov	r8, sl
 8003042:	46d9      	mov	r9, fp
 8003044:	eb18 0308 	adds.w	r3, r8, r8
 8003048:	eb49 0409 	adc.w	r4, r9, r9
 800304c:	4698      	mov	r8, r3
 800304e:	46a1      	mov	r9, r4
 8003050:	eb18 080a 	adds.w	r8, r8, sl
 8003054:	eb49 090b 	adc.w	r9, r9, fp
 8003058:	f04f 0100 	mov.w	r1, #0
 800305c:	f04f 0200 	mov.w	r2, #0
 8003060:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003064:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003068:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800306c:	4688      	mov	r8, r1
 800306e:	4691      	mov	r9, r2
 8003070:	eb1a 0508 	adds.w	r5, sl, r8
 8003074:	eb4b 0609 	adc.w	r6, fp, r9
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	4619      	mov	r1, r3
 800307e:	f04f 0200 	mov.w	r2, #0
 8003082:	f04f 0300 	mov.w	r3, #0
 8003086:	f04f 0400 	mov.w	r4, #0
 800308a:	0094      	lsls	r4, r2, #2
 800308c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003090:	008b      	lsls	r3, r1, #2
 8003092:	461a      	mov	r2, r3
 8003094:	4623      	mov	r3, r4
 8003096:	4628      	mov	r0, r5
 8003098:	4631      	mov	r1, r6
 800309a:	f7fd f895 	bl	80001c8 <__aeabi_uldivmod>
 800309e:	4603      	mov	r3, r0
 80030a0:	460c      	mov	r4, r1
 80030a2:	461a      	mov	r2, r3
 80030a4:	4bb8      	ldr	r3, [pc, #736]	; (8003388 <UART_SetConfig+0x6f4>)
 80030a6:	fba3 2302 	umull	r2, r3, r3, r2
 80030aa:	095b      	lsrs	r3, r3, #5
 80030ac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	469b      	mov	fp, r3
 80030b4:	f04f 0c00 	mov.w	ip, #0
 80030b8:	46d9      	mov	r9, fp
 80030ba:	46e2      	mov	sl, ip
 80030bc:	eb19 0309 	adds.w	r3, r9, r9
 80030c0:	eb4a 040a 	adc.w	r4, sl, sl
 80030c4:	4699      	mov	r9, r3
 80030c6:	46a2      	mov	sl, r4
 80030c8:	eb19 090b 	adds.w	r9, r9, fp
 80030cc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80030d0:	f04f 0100 	mov.w	r1, #0
 80030d4:	f04f 0200 	mov.w	r2, #0
 80030d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80030e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80030e4:	4689      	mov	r9, r1
 80030e6:	4692      	mov	sl, r2
 80030e8:	eb1b 0509 	adds.w	r5, fp, r9
 80030ec:	eb4c 060a 	adc.w	r6, ip, sl
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	4619      	mov	r1, r3
 80030f6:	f04f 0200 	mov.w	r2, #0
 80030fa:	f04f 0300 	mov.w	r3, #0
 80030fe:	f04f 0400 	mov.w	r4, #0
 8003102:	0094      	lsls	r4, r2, #2
 8003104:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003108:	008b      	lsls	r3, r1, #2
 800310a:	461a      	mov	r2, r3
 800310c:	4623      	mov	r3, r4
 800310e:	4628      	mov	r0, r5
 8003110:	4631      	mov	r1, r6
 8003112:	f7fd f859 	bl	80001c8 <__aeabi_uldivmod>
 8003116:	4603      	mov	r3, r0
 8003118:	460c      	mov	r4, r1
 800311a:	461a      	mov	r2, r3
 800311c:	4b9a      	ldr	r3, [pc, #616]	; (8003388 <UART_SetConfig+0x6f4>)
 800311e:	fba3 1302 	umull	r1, r3, r3, r2
 8003122:	095b      	lsrs	r3, r3, #5
 8003124:	2164      	movs	r1, #100	; 0x64
 8003126:	fb01 f303 	mul.w	r3, r1, r3
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	3332      	adds	r3, #50	; 0x32
 8003130:	4a95      	ldr	r2, [pc, #596]	; (8003388 <UART_SetConfig+0x6f4>)
 8003132:	fba2 2303 	umull	r2, r3, r2, r3
 8003136:	095b      	lsrs	r3, r3, #5
 8003138:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800313c:	4498      	add	r8, r3
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	469b      	mov	fp, r3
 8003142:	f04f 0c00 	mov.w	ip, #0
 8003146:	46d9      	mov	r9, fp
 8003148:	46e2      	mov	sl, ip
 800314a:	eb19 0309 	adds.w	r3, r9, r9
 800314e:	eb4a 040a 	adc.w	r4, sl, sl
 8003152:	4699      	mov	r9, r3
 8003154:	46a2      	mov	sl, r4
 8003156:	eb19 090b 	adds.w	r9, r9, fp
 800315a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800315e:	f04f 0100 	mov.w	r1, #0
 8003162:	f04f 0200 	mov.w	r2, #0
 8003166:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800316a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800316e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003172:	4689      	mov	r9, r1
 8003174:	4692      	mov	sl, r2
 8003176:	eb1b 0509 	adds.w	r5, fp, r9
 800317a:	eb4c 060a 	adc.w	r6, ip, sl
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	4619      	mov	r1, r3
 8003184:	f04f 0200 	mov.w	r2, #0
 8003188:	f04f 0300 	mov.w	r3, #0
 800318c:	f04f 0400 	mov.w	r4, #0
 8003190:	0094      	lsls	r4, r2, #2
 8003192:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003196:	008b      	lsls	r3, r1, #2
 8003198:	461a      	mov	r2, r3
 800319a:	4623      	mov	r3, r4
 800319c:	4628      	mov	r0, r5
 800319e:	4631      	mov	r1, r6
 80031a0:	f7fd f812 	bl	80001c8 <__aeabi_uldivmod>
 80031a4:	4603      	mov	r3, r0
 80031a6:	460c      	mov	r4, r1
 80031a8:	461a      	mov	r2, r3
 80031aa:	4b77      	ldr	r3, [pc, #476]	; (8003388 <UART_SetConfig+0x6f4>)
 80031ac:	fba3 1302 	umull	r1, r3, r3, r2
 80031b0:	095b      	lsrs	r3, r3, #5
 80031b2:	2164      	movs	r1, #100	; 0x64
 80031b4:	fb01 f303 	mul.w	r3, r1, r3
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	011b      	lsls	r3, r3, #4
 80031bc:	3332      	adds	r3, #50	; 0x32
 80031be:	4a72      	ldr	r2, [pc, #456]	; (8003388 <UART_SetConfig+0x6f4>)
 80031c0:	fba2 2303 	umull	r2, r3, r2, r3
 80031c4:	095b      	lsrs	r3, r3, #5
 80031c6:	f003 020f 	and.w	r2, r3, #15
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4442      	add	r2, r8
 80031d0:	609a      	str	r2, [r3, #8]
 80031d2:	e0d0      	b.n	8003376 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80031d4:	f7ff f976 	bl	80024c4 <HAL_RCC_GetPCLK1Freq>
 80031d8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	469a      	mov	sl, r3
 80031de:	f04f 0b00 	mov.w	fp, #0
 80031e2:	46d0      	mov	r8, sl
 80031e4:	46d9      	mov	r9, fp
 80031e6:	eb18 0308 	adds.w	r3, r8, r8
 80031ea:	eb49 0409 	adc.w	r4, r9, r9
 80031ee:	4698      	mov	r8, r3
 80031f0:	46a1      	mov	r9, r4
 80031f2:	eb18 080a 	adds.w	r8, r8, sl
 80031f6:	eb49 090b 	adc.w	r9, r9, fp
 80031fa:	f04f 0100 	mov.w	r1, #0
 80031fe:	f04f 0200 	mov.w	r2, #0
 8003202:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003206:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800320a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800320e:	4688      	mov	r8, r1
 8003210:	4691      	mov	r9, r2
 8003212:	eb1a 0508 	adds.w	r5, sl, r8
 8003216:	eb4b 0609 	adc.w	r6, fp, r9
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	4619      	mov	r1, r3
 8003220:	f04f 0200 	mov.w	r2, #0
 8003224:	f04f 0300 	mov.w	r3, #0
 8003228:	f04f 0400 	mov.w	r4, #0
 800322c:	0094      	lsls	r4, r2, #2
 800322e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003232:	008b      	lsls	r3, r1, #2
 8003234:	461a      	mov	r2, r3
 8003236:	4623      	mov	r3, r4
 8003238:	4628      	mov	r0, r5
 800323a:	4631      	mov	r1, r6
 800323c:	f7fc ffc4 	bl	80001c8 <__aeabi_uldivmod>
 8003240:	4603      	mov	r3, r0
 8003242:	460c      	mov	r4, r1
 8003244:	461a      	mov	r2, r3
 8003246:	4b50      	ldr	r3, [pc, #320]	; (8003388 <UART_SetConfig+0x6f4>)
 8003248:	fba3 2302 	umull	r2, r3, r3, r2
 800324c:	095b      	lsrs	r3, r3, #5
 800324e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	469b      	mov	fp, r3
 8003256:	f04f 0c00 	mov.w	ip, #0
 800325a:	46d9      	mov	r9, fp
 800325c:	46e2      	mov	sl, ip
 800325e:	eb19 0309 	adds.w	r3, r9, r9
 8003262:	eb4a 040a 	adc.w	r4, sl, sl
 8003266:	4699      	mov	r9, r3
 8003268:	46a2      	mov	sl, r4
 800326a:	eb19 090b 	adds.w	r9, r9, fp
 800326e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003272:	f04f 0100 	mov.w	r1, #0
 8003276:	f04f 0200 	mov.w	r2, #0
 800327a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800327e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003282:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003286:	4689      	mov	r9, r1
 8003288:	4692      	mov	sl, r2
 800328a:	eb1b 0509 	adds.w	r5, fp, r9
 800328e:	eb4c 060a 	adc.w	r6, ip, sl
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	4619      	mov	r1, r3
 8003298:	f04f 0200 	mov.w	r2, #0
 800329c:	f04f 0300 	mov.w	r3, #0
 80032a0:	f04f 0400 	mov.w	r4, #0
 80032a4:	0094      	lsls	r4, r2, #2
 80032a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032aa:	008b      	lsls	r3, r1, #2
 80032ac:	461a      	mov	r2, r3
 80032ae:	4623      	mov	r3, r4
 80032b0:	4628      	mov	r0, r5
 80032b2:	4631      	mov	r1, r6
 80032b4:	f7fc ff88 	bl	80001c8 <__aeabi_uldivmod>
 80032b8:	4603      	mov	r3, r0
 80032ba:	460c      	mov	r4, r1
 80032bc:	461a      	mov	r2, r3
 80032be:	4b32      	ldr	r3, [pc, #200]	; (8003388 <UART_SetConfig+0x6f4>)
 80032c0:	fba3 1302 	umull	r1, r3, r3, r2
 80032c4:	095b      	lsrs	r3, r3, #5
 80032c6:	2164      	movs	r1, #100	; 0x64
 80032c8:	fb01 f303 	mul.w	r3, r1, r3
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	3332      	adds	r3, #50	; 0x32
 80032d2:	4a2d      	ldr	r2, [pc, #180]	; (8003388 <UART_SetConfig+0x6f4>)
 80032d4:	fba2 2303 	umull	r2, r3, r2, r3
 80032d8:	095b      	lsrs	r3, r3, #5
 80032da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032de:	4498      	add	r8, r3
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	469b      	mov	fp, r3
 80032e4:	f04f 0c00 	mov.w	ip, #0
 80032e8:	46d9      	mov	r9, fp
 80032ea:	46e2      	mov	sl, ip
 80032ec:	eb19 0309 	adds.w	r3, r9, r9
 80032f0:	eb4a 040a 	adc.w	r4, sl, sl
 80032f4:	4699      	mov	r9, r3
 80032f6:	46a2      	mov	sl, r4
 80032f8:	eb19 090b 	adds.w	r9, r9, fp
 80032fc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003300:	f04f 0100 	mov.w	r1, #0
 8003304:	f04f 0200 	mov.w	r2, #0
 8003308:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800330c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003310:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003314:	4689      	mov	r9, r1
 8003316:	4692      	mov	sl, r2
 8003318:	eb1b 0509 	adds.w	r5, fp, r9
 800331c:	eb4c 060a 	adc.w	r6, ip, sl
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	4619      	mov	r1, r3
 8003326:	f04f 0200 	mov.w	r2, #0
 800332a:	f04f 0300 	mov.w	r3, #0
 800332e:	f04f 0400 	mov.w	r4, #0
 8003332:	0094      	lsls	r4, r2, #2
 8003334:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003338:	008b      	lsls	r3, r1, #2
 800333a:	461a      	mov	r2, r3
 800333c:	4623      	mov	r3, r4
 800333e:	4628      	mov	r0, r5
 8003340:	4631      	mov	r1, r6
 8003342:	f7fc ff41 	bl	80001c8 <__aeabi_uldivmod>
 8003346:	4603      	mov	r3, r0
 8003348:	460c      	mov	r4, r1
 800334a:	461a      	mov	r2, r3
 800334c:	4b0e      	ldr	r3, [pc, #56]	; (8003388 <UART_SetConfig+0x6f4>)
 800334e:	fba3 1302 	umull	r1, r3, r3, r2
 8003352:	095b      	lsrs	r3, r3, #5
 8003354:	2164      	movs	r1, #100	; 0x64
 8003356:	fb01 f303 	mul.w	r3, r1, r3
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	3332      	adds	r3, #50	; 0x32
 8003360:	4a09      	ldr	r2, [pc, #36]	; (8003388 <UART_SetConfig+0x6f4>)
 8003362:	fba2 2303 	umull	r2, r3, r2, r3
 8003366:	095b      	lsrs	r3, r3, #5
 8003368:	f003 020f 	and.w	r2, r3, #15
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4442      	add	r2, r8
 8003372:	609a      	str	r2, [r3, #8]
}
 8003374:	e7ff      	b.n	8003376 <UART_SetConfig+0x6e2>
 8003376:	bf00      	nop
 8003378:	3714      	adds	r7, #20
 800337a:	46bd      	mov	sp, r7
 800337c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003380:	40011000 	.word	0x40011000
 8003384:	40011400 	.word	0x40011400
 8003388:	51eb851f 	.word	0x51eb851f

0800338c <__errno>:
 800338c:	4b01      	ldr	r3, [pc, #4]	; (8003394 <__errno+0x8>)
 800338e:	6818      	ldr	r0, [r3, #0]
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	20000d2c 	.word	0x20000d2c

08003398 <__libc_init_array>:
 8003398:	b570      	push	{r4, r5, r6, lr}
 800339a:	4e0d      	ldr	r6, [pc, #52]	; (80033d0 <__libc_init_array+0x38>)
 800339c:	4c0d      	ldr	r4, [pc, #52]	; (80033d4 <__libc_init_array+0x3c>)
 800339e:	1ba4      	subs	r4, r4, r6
 80033a0:	10a4      	asrs	r4, r4, #2
 80033a2:	2500      	movs	r5, #0
 80033a4:	42a5      	cmp	r5, r4
 80033a6:	d109      	bne.n	80033bc <__libc_init_array+0x24>
 80033a8:	4e0b      	ldr	r6, [pc, #44]	; (80033d8 <__libc_init_array+0x40>)
 80033aa:	4c0c      	ldr	r4, [pc, #48]	; (80033dc <__libc_init_array+0x44>)
 80033ac:	f000 f894 	bl	80034d8 <_init>
 80033b0:	1ba4      	subs	r4, r4, r6
 80033b2:	10a4      	asrs	r4, r4, #2
 80033b4:	2500      	movs	r5, #0
 80033b6:	42a5      	cmp	r5, r4
 80033b8:	d105      	bne.n	80033c6 <__libc_init_array+0x2e>
 80033ba:	bd70      	pop	{r4, r5, r6, pc}
 80033bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033c0:	4798      	blx	r3
 80033c2:	3501      	adds	r5, #1
 80033c4:	e7ee      	b.n	80033a4 <__libc_init_array+0xc>
 80033c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033ca:	4798      	blx	r3
 80033cc:	3501      	adds	r5, #1
 80033ce:	e7f2      	b.n	80033b6 <__libc_init_array+0x1e>
 80033d0:	08003598 	.word	0x08003598
 80033d4:	08003598 	.word	0x08003598
 80033d8:	08003598 	.word	0x08003598
 80033dc:	0800359c 	.word	0x0800359c

080033e0 <malloc>:
 80033e0:	4b02      	ldr	r3, [pc, #8]	; (80033ec <malloc+0xc>)
 80033e2:	4601      	mov	r1, r0
 80033e4:	6818      	ldr	r0, [r3, #0]
 80033e6:	f000 b80b 	b.w	8003400 <_malloc_r>
 80033ea:	bf00      	nop
 80033ec:	20000d2c 	.word	0x20000d2c

080033f0 <memset>:
 80033f0:	4402      	add	r2, r0
 80033f2:	4603      	mov	r3, r0
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d100      	bne.n	80033fa <memset+0xa>
 80033f8:	4770      	bx	lr
 80033fa:	f803 1b01 	strb.w	r1, [r3], #1
 80033fe:	e7f9      	b.n	80033f4 <memset+0x4>

08003400 <_malloc_r>:
 8003400:	b570      	push	{r4, r5, r6, lr}
 8003402:	1ccd      	adds	r5, r1, #3
 8003404:	f025 0503 	bic.w	r5, r5, #3
 8003408:	3508      	adds	r5, #8
 800340a:	2d0c      	cmp	r5, #12
 800340c:	bf38      	it	cc
 800340e:	250c      	movcc	r5, #12
 8003410:	2d00      	cmp	r5, #0
 8003412:	4606      	mov	r6, r0
 8003414:	db01      	blt.n	800341a <_malloc_r+0x1a>
 8003416:	42a9      	cmp	r1, r5
 8003418:	d903      	bls.n	8003422 <_malloc_r+0x22>
 800341a:	230c      	movs	r3, #12
 800341c:	6033      	str	r3, [r6, #0]
 800341e:	2000      	movs	r0, #0
 8003420:	bd70      	pop	{r4, r5, r6, pc}
 8003422:	f000 f857 	bl	80034d4 <__malloc_lock>
 8003426:	4a21      	ldr	r2, [pc, #132]	; (80034ac <_malloc_r+0xac>)
 8003428:	6814      	ldr	r4, [r2, #0]
 800342a:	4621      	mov	r1, r4
 800342c:	b991      	cbnz	r1, 8003454 <_malloc_r+0x54>
 800342e:	4c20      	ldr	r4, [pc, #128]	; (80034b0 <_malloc_r+0xb0>)
 8003430:	6823      	ldr	r3, [r4, #0]
 8003432:	b91b      	cbnz	r3, 800343c <_malloc_r+0x3c>
 8003434:	4630      	mov	r0, r6
 8003436:	f000 f83d 	bl	80034b4 <_sbrk_r>
 800343a:	6020      	str	r0, [r4, #0]
 800343c:	4629      	mov	r1, r5
 800343e:	4630      	mov	r0, r6
 8003440:	f000 f838 	bl	80034b4 <_sbrk_r>
 8003444:	1c43      	adds	r3, r0, #1
 8003446:	d124      	bne.n	8003492 <_malloc_r+0x92>
 8003448:	230c      	movs	r3, #12
 800344a:	6033      	str	r3, [r6, #0]
 800344c:	4630      	mov	r0, r6
 800344e:	f000 f842 	bl	80034d6 <__malloc_unlock>
 8003452:	e7e4      	b.n	800341e <_malloc_r+0x1e>
 8003454:	680b      	ldr	r3, [r1, #0]
 8003456:	1b5b      	subs	r3, r3, r5
 8003458:	d418      	bmi.n	800348c <_malloc_r+0x8c>
 800345a:	2b0b      	cmp	r3, #11
 800345c:	d90f      	bls.n	800347e <_malloc_r+0x7e>
 800345e:	600b      	str	r3, [r1, #0]
 8003460:	50cd      	str	r5, [r1, r3]
 8003462:	18cc      	adds	r4, r1, r3
 8003464:	4630      	mov	r0, r6
 8003466:	f000 f836 	bl	80034d6 <__malloc_unlock>
 800346a:	f104 000b 	add.w	r0, r4, #11
 800346e:	1d23      	adds	r3, r4, #4
 8003470:	f020 0007 	bic.w	r0, r0, #7
 8003474:	1ac3      	subs	r3, r0, r3
 8003476:	d0d3      	beq.n	8003420 <_malloc_r+0x20>
 8003478:	425a      	negs	r2, r3
 800347a:	50e2      	str	r2, [r4, r3]
 800347c:	e7d0      	b.n	8003420 <_malloc_r+0x20>
 800347e:	428c      	cmp	r4, r1
 8003480:	684b      	ldr	r3, [r1, #4]
 8003482:	bf16      	itet	ne
 8003484:	6063      	strne	r3, [r4, #4]
 8003486:	6013      	streq	r3, [r2, #0]
 8003488:	460c      	movne	r4, r1
 800348a:	e7eb      	b.n	8003464 <_malloc_r+0x64>
 800348c:	460c      	mov	r4, r1
 800348e:	6849      	ldr	r1, [r1, #4]
 8003490:	e7cc      	b.n	800342c <_malloc_r+0x2c>
 8003492:	1cc4      	adds	r4, r0, #3
 8003494:	f024 0403 	bic.w	r4, r4, #3
 8003498:	42a0      	cmp	r0, r4
 800349a:	d005      	beq.n	80034a8 <_malloc_r+0xa8>
 800349c:	1a21      	subs	r1, r4, r0
 800349e:	4630      	mov	r0, r6
 80034a0:	f000 f808 	bl	80034b4 <_sbrk_r>
 80034a4:	3001      	adds	r0, #1
 80034a6:	d0cf      	beq.n	8003448 <_malloc_r+0x48>
 80034a8:	6025      	str	r5, [r4, #0]
 80034aa:	e7db      	b.n	8003464 <_malloc_r+0x64>
 80034ac:	20000db8 	.word	0x20000db8
 80034b0:	20000dbc 	.word	0x20000dbc

080034b4 <_sbrk_r>:
 80034b4:	b538      	push	{r3, r4, r5, lr}
 80034b6:	4c06      	ldr	r4, [pc, #24]	; (80034d0 <_sbrk_r+0x1c>)
 80034b8:	2300      	movs	r3, #0
 80034ba:	4605      	mov	r5, r0
 80034bc:	4608      	mov	r0, r1
 80034be:	6023      	str	r3, [r4, #0]
 80034c0:	f7fd ff0a 	bl	80012d8 <_sbrk>
 80034c4:	1c43      	adds	r3, r0, #1
 80034c6:	d102      	bne.n	80034ce <_sbrk_r+0x1a>
 80034c8:	6823      	ldr	r3, [r4, #0]
 80034ca:	b103      	cbz	r3, 80034ce <_sbrk_r+0x1a>
 80034cc:	602b      	str	r3, [r5, #0]
 80034ce:	bd38      	pop	{r3, r4, r5, pc}
 80034d0:	20001a88 	.word	0x20001a88

080034d4 <__malloc_lock>:
 80034d4:	4770      	bx	lr

080034d6 <__malloc_unlock>:
 80034d6:	4770      	bx	lr

080034d8 <_init>:
 80034d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034da:	bf00      	nop
 80034dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034de:	bc08      	pop	{r3}
 80034e0:	469e      	mov	lr, r3
 80034e2:	4770      	bx	lr

080034e4 <_fini>:
 80034e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034e6:	bf00      	nop
 80034e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034ea:	bc08      	pop	{r3}
 80034ec:	469e      	mov	lr, r3
 80034ee:	4770      	bx	lr
