{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.05519,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.07292,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.04481,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0208219,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0128999,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0208219,
	"finish__design__instance__count__class:buffer": 230,
	"finish__design__instance__area__class:buffer": 295.526,
	"finish__design__instance__count__class:clock_buffer": 72,
	"finish__design__instance__area__class:clock_buffer": 81.396,
	"finish__design__instance__count__class:timing_repair_buffer": 295,
	"finish__design__instance__area__class:timing_repair_buffer": 235.942,
	"finish__design__instance__count__class:inverter": 113,
	"finish__design__instance__area__class:inverter": 65.436,
	"finish__design__instance__count__class:clock_inverter": 9,
	"finish__design__instance__area__class:clock_inverter": 4.788,
	"finish__design__instance__count__class:sequential_cell": 264,
	"finish__design__instance__area__class:sequential_cell": 1251.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1350,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1825.03,
	"finish__design__instance__count": 2333,
	"finish__design__instance__area": 3759.91,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.214823,
	"finish__clock__skew__setup": 0.00547604,
	"finish__clock__skew__hold": 0.00547604,
	"finish__timing__drv__max_slew_limit": 0.583868,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.692863,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00258226,
	"finish__power__switching__total": 0.000852591,
	"finish__power__leakage__total": 8.34845e-05,
	"finish__power__total": 0.00351834,
	"finish__design__io": 308,
	"finish__design__die__area": 6742.87,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 2445,
	"finish__design__instance__area": 3789.7,
	"finish__design__instance__count__stdcell": 2445,
	"finish__design__instance__area__stdcell": 3789.7,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.60574,
	"finish__design__instance__utilization__stdcell": 0.60574,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}