# Tiny Tapeout project information
project:
  title:        "Fast Readout Image Sensor Prototype"      # Project title
  author:       "Devin Atkin"      # Your name
  discord:      "devinatkin"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "This Project Pretends to be an Image Sensor, It's not an Image Sensor"      # One line description of what your project does
  language:     "Verilog" # other examples include Verilog, Amaranth, VHDL, etc
  clock_hz:     50000       # Clock frequency in Hz (or 0 if not applicable)

# How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2 or 8x2

wokwi:
  project_id:    0        # If using wokwi, set this to your project's ID

# If using an HDL, keep wokwi project_id as 0 and uncomment and list your source files here. 
# Source files must be in ./src and you must list each source file separately
  source_files:        
    - tt_um_devinatkin_fastreadout.v
#    - decoder.v
  top_module:  "tt_um_devinatkin_fastreadout"      # Put the name of your top module here, must start with "tt_um_". Make it unique by including your github username

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "DATA_IN1"
  ui[1]: "RCLK_1"
  ui[2]: "DATA_IN2"
  ui[3]: "RCLK_2"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "DATA_BUS_1_OUT_1"
  uo[1]: "DATA_BUS_1_OUT_2"
  uo[2]: "DATA_BUS_1_OUT_3"
  uo[3]: "DATA_BUS_1_OUT_4"
  uo[4]: "DATA_BUS_1_OUT_5"
  uo[5]: "DATA_BUS_1_OUT_6"
  uo[6]: "DATA_BUS_1_OUT_7"
  uo[7]: "DATA_BUS_1_OUT_8"

  # Bidirectional pins
  uio[0]: "DATA_BUS_2_IN_1"
  uio[1]: "DATA_BUS_2_IN_2"
  uio[2]: "DATA_BUS_2_IN_3"
  uio[3]: "DATA_BUS_2_IN_4"
  uio[4]: "DATA_BUS_2_IN_5"
  uio[5]: "DATA_BUS_2_IN_6"
  uio[6]: "DATA_BUS_2_IN_7"
  uio[7]: "DATA_BUS_2_IN_8"

# Do not change!
yaml_version: 6
