{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:55:50 2024 " "Info: Processing started: Fri Nov 29 11:55:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab3_ALUEC_AmarnathPatel -c Lab3_ALUEC_AmarnathPatel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab3_ALUEC_AmarnathPatel -c Lab3_ALUEC_AmarnathPatel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ny zr 12.575 ns Longest " "Info: Longest tpd from source pin \"ny\" to destination pin \"zr\" is 12.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ny 1 PIN PIN_U22 18 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 18; PIN Node = 'ny'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ny } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.273 ns) + CELL(0.346 ns) 5.449 ns y_mod\[2\]~1 2 COMB LCCOMB_X9_Y9_N20 3 " "Info: 2: + IC(4.273 ns) + CELL(0.346 ns) = 5.449 ns; Loc. = LCCOMB_X9_Y9_N20; Fanout = 3; COMB Node = 'y_mod\[2\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { ny y_mod[2]~1 } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.350 ns) 6.942 ns Add0~10 3 COMB LCCOMB_X18_Y10_N20 2 " "Info: 3: + IC(1.143 ns) + CELL(0.350 ns) = 6.942 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { y_mod[2]~1 Add0~10 } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.977 ns Add0~14 4 COMB LCCOMB_X18_Y10_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.977 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.012 ns Add0~18 5 COMB LCCOMB_X18_Y10_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.012 ns; Loc. = LCCOMB_X18_Y10_N24; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.047 ns Add0~22 6 COMB LCCOMB_X18_Y10_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.047 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.082 ns Add0~26 7 COMB LCCOMB_X18_Y10_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.082 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 7.260 ns Add0~30 8 COMB LCCOMB_X18_Y10_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.178 ns) = 7.260 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.385 ns Add0~33 9 COMB LCCOMB_X18_Y9_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 7.385 ns; Loc. = LCCOMB_X18_Y9_N16; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~30 Add0~33 } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.225 ns) 8.531 ns Equal0~7 10 COMB LCCOMB_X19_Y10_N18 1 " "Info: 10: + IC(0.921 ns) + CELL(0.225 ns) = 8.531 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Equal0~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { Add0~33 Equal0~7 } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.228 ns) 9.520 ns Equal0~8 11 COMB LCCOMB_X17_Y9_N16 1 " "Info: 11: + IC(0.761 ns) + CELL(0.228 ns) = 9.520 ns; Loc. = LCCOMB_X17_Y9_N16; Fanout = 1; COMB Node = 'Equal0~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Equal0~7 Equal0~8 } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(1.998 ns) 12.575 ns zr 12 PIN PIN_AB13 0 " "Info: 12: + IC(1.057 ns) + CELL(1.998 ns) = 12.575 ns; Loc. = PIN_AB13; Fanout = 0; PIN Node = 'zr'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.055 ns" { Equal0~8 zr } "NODE_NAME" } } { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.420 ns ( 35.15 % ) " "Info: Total cell delay = 4.420 ns ( 35.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.155 ns ( 64.85 % ) " "Info: Total interconnect delay = 8.155 ns ( 64.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.575 ns" { ny y_mod[2]~1 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~33 Equal0~7 Equal0~8 zr } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.575 ns" { ny {} ny~combout {} y_mod[2]~1 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~33 {} Equal0~7 {} Equal0~8 {} zr {} } { 0.000ns 0.000ns 4.273ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.921ns 0.761ns 1.057ns } { 0.000ns 0.830ns 0.346ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.125ns 0.225ns 0.228ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:55:50 2024 " "Info: Processing ended: Fri Nov 29 11:55:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
