# vsim top -voptargs="+acc=npr" -l top.log -c -do "run -all;quit;" 
# Start time: 15:03:29 on Jan 30,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: dma_topreg_block.sv(28): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(34): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(40): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(46): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(52): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(58): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(64): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(70): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(76): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# ** Warning: dma_topreg_block.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dma_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.dma_pkg(fast)
# Loading work.top(fast)
# Loading work.dma_interface(fast)
# Loading work.dma_design_(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3764) dma_reg_sequence.sv(294): Stand-alone call to function 'predict' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /dma_pkg::io_addr_reg_seq File: dma_pkg.sv
# ** Warning: (vsim-3764) dma_reg_sequence.sv(325): Stand-alone call to function 'predict' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /dma_pkg::mem_addr_reg_seq File: dma_pkg.sv
# ** Warning: (vsim-3764) dma_reg_sequence.sv(355): Stand-alone call to function 'predict' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /dma_pkg::extra_info_reg_seq File: dma_pkg.sv
# ** Warning: (vsim-3764) dma_reg_sequence.sv(389): Stand-alone call to function 'predict' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /dma_pkg::status_reg_seq File: dma_pkg.sv
# ** Warning: (vsim-3764) dma_reg_sequence.sv(445): Stand-alone call to function 'predict' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /dma_pkg::descriptor_addr_reg_seq File: dma_pkg.sv
# ** Warning: (vsim-3764) dma_reg_sequence.sv(505): Stand-alone call to function 'predict' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /dma_pkg::config_reg_seq File: dma_pkg.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test dma_regression_test...
# include_coverage not located
#   did you mean recording_detail?
# 
# ============== intr_reg_inst reset check==============
# UVM_INFO dma_reg_sequence.sv(32) @ 0: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0 
# UVM_INFO dma_driver.sv(48) @ 15: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=400 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 15: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(35) @ 15: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ]  Read from DUT : 0x0 
# UVM_INFO dma_reg_sequence.sv(38) @ 15: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] INTR register reset verified
# 
# ============== ctrl_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(47) @ 15: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 35: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 35: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(50) @ 35: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(53) @ 35: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] CTRL register reset verified
# 
# ============== io_addr_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(62) @ 35: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 55: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 55: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(65) @ 55: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(68) @ 55: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] IO_ADDR register reset verified
# 
# ============== mem_addr_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(78) @ 55: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 75: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=0
# UVM_INFO dma_monitor.sv(33) @ 75: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(81) @ 75: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(84) @ 75: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] MEM_ADDR register reset verified
# 
# ============== extra_info_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(93) @ 75: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 95: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 95: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(96) @ 95: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(99) @ 95: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] EXTRA_INFO register reset verified
# 
# ============== status_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(108) @ 95: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 115: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=414 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 115: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(111) @ 115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(114) @ 115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] STATUS register reset verified
# 
# ============== transfer_count_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(123) @ 115: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 135: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=418 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 135: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(126) @ 135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(129) @ 135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] TRANSFER_COUNT register reset verified
# 
# ============== descriptor_addr_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(138) @ 135: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 155: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=0
# UVM_INFO dma_monitor.sv(33) @ 155: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(141) @ 155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(144) @ 155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] DESCRIPTOR_ADDR register reset verified
# 
# ============== error_status_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(153) @ 155: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 175: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 175: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(156) @ 175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(159) @ 175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] ERROR_STATUS register reset verified
# 
# ============== config_reg_inst reset check ==============
# UVM_INFO dma_reg_sequence.sv(168) @ 175: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Register Reset Value : 0x0
# UVM_INFO dma_driver.sv(48) @ 195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 195: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(171) @ 195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [SEQ] Read from DUT : 0x0
# UVM_INFO dma_reg_sequence.sv(174) @ 195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.rst_seq [rst_check_seq] CONFIG register reset verified
# 
# ========== INTR Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(205) @ 195: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Before write value = 0x0
# UVM_INFO dma_driver.sv(29) @ 195: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=400 wdata=3620d124
# UVM_INFO dma_monitor.sv(33) @ 215: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=400 wdata=3620d124 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(210) @ 215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] Frontdoor write value = 0x3620d124
# UVM_INFO dma_reg_sequence.sv(215) @ 215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] After write value = 0x36200000
# UVM_INFO dma_reg_sequence.sv(221) @ 215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] RO intr_status unchanged: before=0x0 after=0x0
# UVM_INFO dma_reg_sequence.sv(226) @ 215: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.intr_seq [INTR_SEQ] INTR register verified
# 
# ============== ctrl reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 215: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=404 wdata=193a1
# UVM_INFO dma_monitor.sv(33) @ 235: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=193a1 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(252) @ 235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] WRITE CTRL: start_dma=1 w_count=18896 io_mem=1 (wdata=0x193a1)
# UVM_INFO dma_reg_sequence.sv(256) @ 235: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [SEQ] Write -> Des: 00000000000193a1 Mir: 00000000000193a1
# UVM_INFO dma_driver.sv(48) @ 255: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=193a1
# UVM_INFO dma_monitor.sv(33) @ 255: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 193a1 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(259) @ 255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ  CTRL: start_dma=1 w_count=18896 io_mem=1 (rdata=0x193a1)
# UVM_INFO dma_reg_sequence.sv(263) @ 255: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read -> Des:00000000000193a1 Mir:00000000000193a1 
# UVM_INFO dma_driver.sv(48) @ 275: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=404 rdata=193a0
# UVM_INFO dma_monitor.sv(33) @ 275: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=404 wdata=0 rdata = 193a0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(266) @ 275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] READ 2nd cycle CTRL: start_dma=0 w_count=18896 io_mem=1 (rdata=0x193a0)
# UVM_INFO dma_reg_sequence.sv(270) @ 275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.ctrl_seq [CTRL_SEQ] read 2nd cycle -> Des:00000000000193a0 Mir:00000000000193a0 
# 
# ============== io_addr reg seq check ==============
# UVM_INFO dma_reg_sequence.sv(298) @ 275: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [SEQ] Write -> Des: c5114bc2 Mir: c5114bc2
# UVM_INFO dma_driver.sv(48) @ 295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=408 rdata=c5114bc2
# UVM_INFO dma_monitor.sv(33) @ 295: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=408 wdata=0 rdata = c5114bc2 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(304) @ 295: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.io_addr_seq [IO_ADDR_SEQ] read  -> Des:c5114bc2 Mir:c5114bc2 
# 
# ============== mem_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 295: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=40c wdata=e4a0a1de
# UVM_INFO dma_monitor.sv(33) @ 315: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=e4a0a1de rdata = c5114bc2 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(329) @ 315: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] Write -> Des: e4a0a1de Mir: e4a0a1de
# UVM_INFO dma_driver.sv(48) @ 335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=40c rdata=e4a0a1de
# UVM_INFO dma_monitor.sv(33) @ 335: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=40c wdata=0 rdata = e4a0a1de wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(335) @ 335: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.mem_addr_seq [mem SEQ] read -> Des: e4a0a1de Mir: e4a0a1de
# 
# ============== extra_info reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 335: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=410 wdata=1c4e9d1a
# UVM_INFO dma_monitor.sv(33) @ 355: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=1c4e9d1a rdata = e4a0a1de wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(359) @ 355: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [SEQ] Write -> Des: 1c4e9d1a Mir: 1c4e9d1a
# UVM_INFO dma_driver.sv(48) @ 375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=410 rdata=1c4e9d1a
# UVM_INFO dma_monitor.sv(33) @ 375: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=410 wdata=0 rdata = 1c4e9d1a wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(364) @ 375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.extra_info_seq [IO_ADDR_SEQ] read  -> Des:1c4e9d1a Mir:1c4e9d1a 
# 
# ========== status Register seq check ==========
# UVM_INFO dma_reg_sequence.sv(385) @ 375: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Frontdoor write value: 0xa5a55a5a
# UVM_INFO dma_driver.sv(29) @ 375: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=414 wdata=a5a55a5a
# UVM_INFO dma_monitor.sv(33) @ 395: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=414 wdata=a5a55a5a rdata = 1c4e9d1a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(390) @ 395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ] Backdoor read value = 0xd11
# UVM_INFO dma_reg_sequence.sv(396) @ 395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.status_seq [STATUS_SEQ]  no write happend to RO status register verified
# 
# ========== TRANSFER COUNT RO Register check ==========
# UVM_INFO dma_reg_sequence.sv(415) @ 395: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Frontdoor write value: 0xa5a55a5a
# UVM_INFO dma_driver.sv(29) @ 395: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=418 wdata=a5a55a5a
# UVM_INFO dma_monitor.sv(33) @ 415: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=418 wdata=a5a55a5a rdata = 1c4e9d1a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(419) @ 415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] Backdoor read value = 0x10
# UVM_INFO dma_reg_sequence.sv(424) @ 415: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.transfer_count_seq [TRANSFER_SEQ] no write happened transfer register verified
# 
# ============== DESCRIPTOR_addr reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 415: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=41c wdata=93238717
# UVM_INFO dma_monitor.sv(33) @ 435: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=93238717 rdata = 1c4e9d1a wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(448) @ 435: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] Write -> Des: 93238717 Mir: 93238717
# UVM_INFO dma_driver.sv(48) @ 455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=41c rdata=93238717
# UVM_INFO dma_monitor.sv(33) @ 455: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=41c wdata=0 rdata = 93238717 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(453) @ 455: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.descriptor_addr_seq [mem SEQ] read -> Des: 93238717 Mir: 93238717
# 
# ============== error_status reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 455: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=420 wdata=34420b31
# UVM_INFO dma_monitor.sv(33) @ 475: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=34420b31 rdata = 93238717 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(477) @ 475: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [SEQ] Write -> Des: 0 Mir: 0
# UVM_INFO dma_driver.sv(48) @ 495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=420 rdata=0
# UVM_INFO dma_monitor.sv(33) @ 495: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=420 wdata=0 rdata = 0 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(481) @ 495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [ERROR_SEQ] read  -> Des:0 Mir:0 
# UVM_INFO dma_reg_sequence.sv(486) @ 495: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.error_status_seq [error_status_reg_seq] ERROR_STATUS register verified
# 
# 
# ============== cOnfig reg seq check ==============
# UVM_INFO dma_driver.sv(29) @ 495: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] WRITE : addr=424 wdata=1e6
# UVM_INFO dma_monitor.sv(33) @ 515: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=1e6 rdata = 0 wr_en = 1 rd_en = 0
# UVM_INFO dma_reg_sequence.sv(509) @ 515: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [SEQ] Write -> Des: 00000000000001e6 Mir: 00000000000001e6
# UVM_INFO dma_driver.sv(48) @ 535: uvm_test_top.dma_e.dma_agt.dma_drv [DRV] READ : addr=424 rdata=1e6
# UVM_INFO dma_monitor.sv(33) @ 535: uvm_test_top.dma_e.dma_agt.dma_mon [MON] MON : addr=424 wdata=0 rdata = 1e6 wr_en = 0 rd_en = 1
# UVM_INFO dma_reg_sequence.sv(514) @ 535: uvm_test_top.dma_e.dma_agt.seqr@@regression_seq.config_seq [CONFIG_SEQ] read  -> Des:00000000000001e6 Mir:00000000000001e6 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 535: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO dma_subscriber.sv(53) @ 535: uvm_test_top.dma_e.dma_subscrb [dma_subscriber] [INPUT] Coverage ------> 100.00%,
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  119
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CONFIG_SEQ]     1
# [CTRL_SEQ]     5
# [DRV]    27
# [ERROR_SEQ]     1
# [INTR_SEQ]     5
# [IO_ADDR_SEQ]     2
# [MON]    27
# [Questa UVM]     2
# [RNTST]     1
# [SEQ]    25
# [STATUS_SEQ]     3
# [TEST_DONE]     1
# [TRANSFER_SEQ]     3
# [dma_subscriber]     1
# [error_status_reg_seq]     1
# [mem SEQ]     4
# [rst_check_seq]    10
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 535 ns  Iteration: 67  Instance: /top
# End time: 15:03:32 on Jan 30,2026, Elapsed time: 0:00:03
# Errors: 0, Warnings: 16
