# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Circuito_logico.srcs/sources_1/new/diagrama.vhd" \
"../../../../Circuito_logico.srcs/sim_1/new/diagrama_tb.vhd" \

# Do not sort compile order
nosort
