// Seed: 914456940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_7;
  assign id_4 = 1;
  assign id_7 = id_2 + 1 <= 1;
  always @(~(id_1)) release id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_18 = 1;
  wire id_27 = ~id_24;
  assign id_19 = 1;
  assign id_1  = id_14;
  module_0 modCall_1 (
      id_2,
      id_17,
      id_26,
      id_12,
      id_27,
      id_2
  );
  uwire id_28 = 1;
  wire  id_29;
  wire  id_30 = id_17;
  wire  id_31 = id_2, id_32;
  wire  id_33;
  wire  id_34;
  assign id_24 = id_13 == id_13;
endmodule
