// Seed: 3913549088
module module_0 (
    output supply0 id_0#((1) == 1, 1, 1, 1),
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    output wire id_5,
    output wor id_6
);
  assign id_6 = -1'b0;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input wand id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    input tri id_13,
    output tri0 id_14,
    inout wand id_15,
    output wor id_16,
    input wire id_17,
    output uwire id_18,
    input uwire id_19,
    input tri0 id_20,
    output wor id_21,
    input tri1 id_22
);
  logic id_24;
  assign id_11 = id_10;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_13,
      id_13,
      id_19,
      id_16,
      id_18
  );
  assign id_21 = 1'b0;
endmodule
