#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 23 16:49:04 2016
# Process ID: 17261
# Current directory: /home/stefan/PWM/PWM.runs/unity_BLDC_CONTROLLER_0_0_synth_1
# Command line: vivado -log unity_BLDC_CONTROLLER_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source unity_BLDC_CONTROLLER_0_0.tcl
# Log file: /home/stefan/PWM/PWM.runs/unity_BLDC_CONTROLLER_0_0_synth_1/unity_BLDC_CONTROLLER_0_0.vds
# Journal file: /home/stefan/PWM/PWM.runs/unity_BLDC_CONTROLLER_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source unity_BLDC_CONTROLLER_0_0.tcl -notrace
Command: synth_design -top unity_BLDC_CONTROLLER_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17291 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1063.668 ; gain = 160.301 ; free physical = 1627 ; free virtual = 20448
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'unity_BLDC_CONTROLLER_0_0' [/home/stefan/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_CONTROLLER_0_0/synth/unity_BLDC_CONTROLLER_0_0.vhd:72]
	Parameter CLK_FREQ bound to: 200000000 - type: integer 
INFO: [Synth 8-3491] module 'BLDC_CONTROLLER' declared at '/home/stefan/PWM/PWM.srcs/sources_1/new/BLDC_CONTROLLER.vhd:36' bound to instance 'U0' of component 'BLDC_CONTROLLER' [/home/stefan/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_CONTROLLER_0_0/synth/unity_BLDC_CONTROLLER_0_0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'BLDC_CONTROLLER' [/home/stefan/PWM/PWM.srcs/sources_1/new/BLDC_CONTROLLER.vhd:54]
	Parameter CLK_FREQ bound to: 200000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BLDC_CONTROLLER' (1#1) [/home/stefan/PWM/PWM.srcs/sources_1/new/BLDC_CONTROLLER.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'unity_BLDC_CONTROLLER_0_0' (2#1) [/home/stefan/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_CONTROLLER_0_0/synth/unity_BLDC_CONTROLLER_0_0.vhd:72]
WARNING: [Synth 8-3331] design BLDC_CONTROLLER has unconnected port dir_in
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.137 ; gain = 200.770 ; free physical = 1586 ; free virtual = 20407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.137 ; gain = 200.770 ; free physical = 1586 ; free virtual = 20407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.141 ; gain = 208.773 ; free physical = 1586 ; free virtual = 20407
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BLDC_CONTROLLER'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Device 21-403] Loading part xc7z010clg225-1
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    s001 |                           000001 |                              000
                    s101 |                           000010 |                              001
                    s100 |                           000100 |                              010
                    s110 |                           001000 |                              011
                    s010 |                           010000 |                              100
                    s011 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'BLDC_CONTROLLER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.148 ; gain = 216.781 ; free physical = 1578 ; free virtual = 20399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BLDC_CONTROLLER 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design unity_BLDC_CONTROLLER_0_0 has unconnected port dir_in
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1205.484 ; gain = 302.117 ; free physical = 1497 ; free virtual = 20313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1205.484 ; gain = 302.117 ; free physical = 1497 ; free virtual = 20313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1213.492 ; gain = 310.125 ; free physical = 1489 ; free virtual = 20305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1213.492 ; gain = 310.125 ; free physical = 1489 ; free virtual = 20305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1213.492 ; gain = 310.125 ; free physical = 1489 ; free virtual = 20305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1213.492 ; gain = 310.125 ; free physical = 1489 ; free virtual = 20305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1213.492 ; gain = 310.125 ; free physical = 1489 ; free virtual = 20305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1213.492 ; gain = 310.125 ; free physical = 1489 ; free virtual = 20305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1213.492 ; gain = 310.125 ; free physical = 1489 ; free virtual = 20305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |    32|
|3     |LUT2   |     4|
|4     |LUT3   |     7|
|5     |LUT5   |     4|
|6     |LUT6   |    15|
|7     |FDCE   |    11|
|8     |FDPE   |     1|
|9     |FDRE   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   121|
|2     |  U0     |BLDC_CONTROLLER |   121|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1213.492 ; gain = 310.125 ; free physical = 1489 ; free virtual = 20305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1213.492 ; gain = 210.824 ; free physical = 1489 ; free virtual = 20305
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1213.500 ; gain = 310.133 ; free physical = 1489 ; free virtual = 20305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.492 ; gain = 294.406 ; free physical = 1419 ; free virtual = 20235
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/stefan/PWM/PWM.runs/unity_BLDC_CONTROLLER_0_0_synth_1/unity_BLDC_CONTROLLER_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1769.027 ; gain = 484.535 ; free physical = 1113 ; free virtual = 19910
INFO: [Common 17-1381] The checkpoint '/home/stefan/PWM/PWM.runs/unity_BLDC_CONTROLLER_0_0_synth_1/unity_BLDC_CONTROLLER_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1769.027 ; gain = 0.000 ; free physical = 1111 ; free virtual = 19908
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 16:49:38 2016...
