/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [11:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [21:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [34:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~celloutsig_0_12z;
  assign celloutsig_1_4z = ~((celloutsig_1_3z[0] | celloutsig_1_3z[1]) & celloutsig_1_0z[0]);
  assign celloutsig_1_16z = ~((celloutsig_1_10z | in_data[102]) & celloutsig_1_1z[3]);
  assign celloutsig_1_10z = celloutsig_1_0z[2] | celloutsig_1_5z;
  assign celloutsig_0_21z = celloutsig_0_5z | celloutsig_0_7z[1];
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 12'h000;
    else _01_ <= { in_data[73:66], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 14'h0000;
    else _00_ <= { in_data[56:45], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[26:22] / { 1'h1, _00_[10:7] };
  assign celloutsig_0_14z = { celloutsig_0_7z[14:6], celloutsig_0_5z } / { 1'h1, in_data[11:3] };
  assign celloutsig_0_15z = { in_data[92:88], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z, _01_, celloutsig_0_2z } / { 1'h1, celloutsig_0_7z[6:2], _00_, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_7z[3:1], celloutsig_0_2z } / { 1'h1, celloutsig_0_7z[12:11], celloutsig_0_1z };
  assign celloutsig_0_10z = { _00_[4:1], celloutsig_0_1z } >= celloutsig_0_4z;
  assign celloutsig_0_18z = _00_[7:2] >= in_data[90:85];
  assign celloutsig_0_5z = celloutsig_0_4z[2:0] <= { _00_[1:0], celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_20z[11:2], celloutsig_0_1z, celloutsig_0_21z } <= { _01_[6:0], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_1_5z = in_data[106:100] && { in_data[103:102], celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_0z[7:0], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_13z } && { in_data[182:170], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[24:20], celloutsig_0_0z } && { in_data[75:71], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[49:47], celloutsig_0_1z } && { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = ! { celloutsig_1_18z[34:33], celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_6z };
  assign celloutsig_0_20z = { celloutsig_0_7z[14:2], celloutsig_0_10z } * { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_27z = { celloutsig_0_13z[2], celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_17z } * { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[107:102] * in_data[172:167];
  assign celloutsig_1_3z = celloutsig_1_2z * celloutsig_1_2z;
  assign celloutsig_0_0z = | in_data[35:32];
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_17z = | celloutsig_1_7z[6:0];
  assign celloutsig_0_11z = | _01_[9:0];
  assign celloutsig_0_12z = | celloutsig_0_7z[12:4];
  assign celloutsig_0_19z = ^ celloutsig_0_15z[16:14];
  assign celloutsig_0_13z = _00_[7:5] << { celloutsig_0_7z[7:6], celloutsig_0_5z };
  assign celloutsig_1_13z = { in_data[151:143], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_11z } ~^ { in_data[188:180], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_7z[5:1], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z } ~^ { celloutsig_1_13z[2:1], celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_7z = { _00_[12:1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z } ~^ { _00_[13:2], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[136:128] ~^ in_data[153:145];
  assign celloutsig_1_7z = { in_data[145:139], celloutsig_1_4z } ^ in_data[178:171];
  assign celloutsig_1_2z = celloutsig_1_1z[4:0] ^ celloutsig_1_0z[4:0];
  assign celloutsig_1_6z = ~((in_data[114] & celloutsig_1_4z) | celloutsig_1_5z);
  assign celloutsig_1_9z = ~((celloutsig_1_3z[2] & celloutsig_1_3z[1]) | celloutsig_1_3z[0]);
  assign celloutsig_0_6z = ~((celloutsig_0_2z & celloutsig_0_0z) | celloutsig_0_1z);
  assign celloutsig_0_26z = ~((celloutsig_0_2z & celloutsig_0_21z) | celloutsig_0_13z[2]);
  assign celloutsig_1_11z = ~((celloutsig_1_2z[4] & celloutsig_1_6z) | (celloutsig_1_8z & celloutsig_1_9z));
  assign celloutsig_0_8z = ~((in_data[53] & celloutsig_0_7z[15]) | (in_data[53] & celloutsig_0_2z));
  assign { out_data[159:128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z[33:2], celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
