// Seed: 3096239077
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wor id_2,
    output supply0 id_3,
    inout supply0 id_4,
    input wire id_5,
    input supply1 id_6,
    input uwire id_7,
    input wire id_8,
    output wire id_9,
    input tri id_10,
    input supply1 id_11,
    output wand id_12,
    input tri0 id_13,
    output tri1 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output tri id_17,
    input tri1 id_18,
    input supply1 id_19
    , id_37,
    output wand id_20,
    output tri1 id_21,
    output uwire id_22,
    input wire id_23,
    input uwire id_24,
    output wand id_25,
    input wor id_26,
    output uwire id_27,
    input tri id_28,
    input wand id_29,
    input wor id_30,
    input wire id_31,
    output tri0 id_32,
    output wand id_33,
    input wand id_34,
    input tri id_35
);
  wire id_38;
  module_0(
      id_38, id_38, id_38, id_37, id_37, id_37, id_38, id_38
  );
endmodule
