; Generated by PSoC Designer 5.0.1127.0
;
;
;  PSoCGPIOINT.inc
;
;  Data: 29 October, 2001
;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
;
;  This file is generated by the Device Editor on Application Generation.
;  It contains equates that are useful in writing code relating to GPIO
;  related interrupts.
;  
;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
;  Edits to this file will not be preserved.
;
; SW address and mask equates
SW_Data_ADDR:	equ	8h
SW_DriveMode_0_ADDR:	equ	108h
SW_DriveMode_1_ADDR:	equ	109h
SW_DriveMode_2_ADDR:	equ	bh
SW_GlobalSelect_ADDR:	equ	ah
SW_IntCtrl_0_ADDR:	equ	10ah
SW_IntCtrl_1_ADDR:	equ	10bh
SW_IntEn_ADDR:	equ	9h
SW_MASK:	equ	4h
; I2CHW_1SDA address and mask equates
I2CHW_1SDA_Data_ADDR:	equ	4h
I2CHW_1SDA_DriveMode_0_ADDR:	equ	104h
I2CHW_1SDA_DriveMode_1_ADDR:	equ	105h
I2CHW_1SDA_DriveMode_2_ADDR:	equ	7h
I2CHW_1SDA_GlobalSelect_ADDR:	equ	6h
I2CHW_1SDA_IntCtrl_0_ADDR:	equ	106h
I2CHW_1SDA_IntCtrl_1_ADDR:	equ	107h
I2CHW_1SDA_IntEn_ADDR:	equ	5h
I2CHW_1SDA_MASK:	equ	20h
; I2CHW_1SCL address and mask equates
I2CHW_1SCL_Data_ADDR:	equ	4h
I2CHW_1SCL_DriveMode_0_ADDR:	equ	104h
I2CHW_1SCL_DriveMode_1_ADDR:	equ	105h
I2CHW_1SCL_DriveMode_2_ADDR:	equ	7h
I2CHW_1SCL_GlobalSelect_ADDR:	equ	6h
I2CHW_1SCL_IntCtrl_0_ADDR:	equ	106h
I2CHW_1SCL_IntCtrl_1_ADDR:	equ	107h
I2CHW_1SCL_IntEn_ADDR:	equ	5h
I2CHW_1SCL_MASK:	equ	80h
; LED address and mask equates
LED_Data_ADDR:	equ	8h
LED_DriveMode_0_ADDR:	equ	108h
LED_DriveMode_1_ADDR:	equ	109h
LED_DriveMode_2_ADDR:	equ	bh
LED_GlobalSelect_ADDR:	equ	ah
LED_IntCtrl_0_ADDR:	equ	10ah
LED_IntCtrl_1_ADDR:	equ	10bh
LED_IntEn_ADDR:	equ	9h
LED_MASK:	equ	1h
