
;; Function HAL_NVIC_SetPriorityGrouping (HAL_NVIC_SetPriorityGrouping, funcdef_no=329, decl_uid=7656, cgraph_uid=333, symbol_order=332)

scanning new insn with uid = 35.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_NVIC_SetPriorityGrouping

Dataflow summary:
def_info->table_size = 35, use_info->table_size = 26
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u,1e} r117={1d,1u,1e} r118={1d,2u} r119={1d,3u} r120={1d,2u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} 
;;    total ref usage 63{36d,25u,2e} in 28{28 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 117 118 119 120 121 122 123 124 125 127
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 117 118 119 120 121 122 123 124 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 15 to worklist
Finished finding needed instructions:
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 14 to worklist
  Adding insn 2 to worklist
  Adding insn 35 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
insn_cost 2 for    35: r127:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r119:SI=r127:SI
      REG_DEAD r127:SI
insn_cost 8 for     6: debug begin stmt marker
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug PriorityGroup => r119:SI
insn_cost 8 for     9: debug inline entry marker
insn_cost 8 for    10: debug begin stmt marker
insn_cost 8 for    11: debug begin stmt marker
insn_cost 8 for    12: debug PriorityGroupTmp => r119:SI&0x7
insn_cost 8 for    13: debug begin stmt marker
insn_cost 8 for    14: r120:SI=0xffffffffe000ed00
insn_cost 12 for    15: r113:SI=[r120:SI+0xc]
insn_cost 8 for    16: debug reg_value => r113:SI
insn_cost 8 for    17: debug begin stmt marker
insn_cost 8 for    18: debug reg_value => r113:SI&0xf8ff
insn_cost 8 for    19: debug begin stmt marker
insn_cost 4 for    20: r121:SI=r119:SI<<0x8
      REG_DEAD r119:SI
insn_cost 4 for    21: r122:SI=r121:SI&0x700
      REG_DEAD r121:SI
insn_cost 4 for    22: r123:SI=0xf8ff
insn_cost 4 for    23: r124:SI=r113:SI&r123:SI
      REG_DEAD r123:SI
      REG_DEAD r113:SI
      REG_EQUAL r113:SI&0xf8ff
insn_cost 4 for    24: r117:SI=r122:SI|r124:SI
      REG_DEAD r124:SI
      REG_DEAD r122:SI
insn_cost 8 for    25: r125:SI=0x5fa0000
insn_cost 4 for    26: r118:SI=r117:SI|r125:SI
      REG_DEAD r125:SI
      REG_DEAD r117:SI
      REG_EQUAL r117:SI|0x5fa0000
insn_cost 8 for    27: debug reg_value => r118:SI
insn_cost 8 for    28: debug begin stmt marker
insn_cost 4 for    30: [r120:SI+0xc]=r118:SI
      REG_DEAD r120:SI
      REG_DEAD r118:SI
insn_cost 8 for    31: debug PriorityGroup => optimized away
insn_cost 8 for    32: debug reg_value => optimized away
allowing combination of insns 2 and 20
original costs 2 + 4 = 6
replacement cost 4
deferring rescan insn with uid = 8.
deferring rescan insn with uid = 12.
deferring deletion of insn with uid = 2.
modifying insn i3    20: r121:SI=r127:SI<<0x8
      REG_DEAD r127:SI
deferring rescan insn with uid = 20.
rejecting combination of insns 22 and 23
original costs 4 + 4 = 8
replacement cost 12
rejecting combination of insns 22, 23 and 24
original costs 4 + 4 + 4 = 12
replacement costs 12 + 4 = 16
allowing combination of insns 25 and 26
original costs 8 + 4 = 12
replacement cost 8
deferring deletion of insn with uid = 25.
modifying insn i3    26: r118:SI=r117:SI|0x5fa0000
      REG_DEAD r117:SI
deferring rescan insn with uid = 26.
starting the processing of deferred insns
rescanning insn with uid = 8.
rescanning insn with uid = 12.
rescanning insn with uid = 20.
rescanning insn with uid = 26.
ending the processing of deferred insns


HAL_NVIC_SetPriorityGrouping

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u,1e} r117={1d,1u} r118={1d,2u} r120={1d,2u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r127={1d,3u} 
;;    total ref usage 58{34d,23u,1e} in 26{26 regular + 0 call} insns.
(note 4 0 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 35 4 2 2 (set (reg:SI 127)
        (reg:SI 0 r0 [ PriorityGroup ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":164:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ PriorityGroup ])
        (nil)))
(note 2 35 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":166:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI PriorityGroup (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1648:22 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1650:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1651:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI PriorityGroupTmp (and:SI (reg:SI 127)
        (const_int 7 [0x7]))) "../Drivers/CMSIS/Include/core_cm4.h":1651:12 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1653:3 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 120)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1653:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 113 [ reg_value ])
        (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1653:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 16 15 17 2 (var_location:SI reg_value (reg/v:SI 113 [ reg_value ])) "../Drivers/CMSIS/Include/core_cm4.h":1653:14 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1654:3 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI reg_value (and:SI (reg/v:SI 113 [ reg_value ])
        (const_int 63743 [0xf8ff]))) "../Drivers/CMSIS/Include/core_cm4.h":1654:13 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1655:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 121)
        (ashift:SI (reg:SI 127)
            (const_int 8 [0x8]))) "../Drivers/CMSIS/Include/core_cm4.h":1657:35 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 21 20 22 2 (set (reg:SI 122)
        (and:SI (reg:SI 121)
            (const_int 1792 [0x700]))) "../Drivers/CMSIS/Include/core_cm4.h":1657:35 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 22 21 23 2 (set (reg:SI 123)
        (const_int 63743 [0xf8ff])) "../Drivers/CMSIS/Include/core_cm4.h":1654:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 2 (set (reg:SI 124 [ reg_value ])
        (and:SI (reg/v:SI 113 [ reg_value ])
            (reg:SI 123))) "../Drivers/CMSIS/Include/core_cm4.h":1654:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/v:SI 113 [ reg_value ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 113 [ reg_value ])
                    (const_int 63743 [0xf8ff]))
                (nil)))))
(insn 24 23 25 2 (set (reg:SI 117 [ _7 ])
        (ior:SI (reg:SI 122)
            (reg:SI 124 [ reg_value ]))) "../Drivers/CMSIS/Include/core_cm4.h":1656:62 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ reg_value ])
        (expr_list:REG_DEAD (reg:SI 122)
            (nil))))
(note 25 24 26 2 NOTE_INSN_DELETED)
(insn 26 25 27 2 (set (reg/v:SI 118 [ reg_value ])
        (ior:SI (reg:SI 117 [ _7 ])
            (const_int 100270080 [0x5fa0000]))) "../Drivers/CMSIS/Include/core_cm4.h":1655:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(debug_insn 27 26 28 2 (var_location:SI reg_value (reg/v:SI 118 [ reg_value ])) "../Drivers/CMSIS/Include/core_cm4.h":1655:14 -1
     (nil))
(debug_insn 28 27 30 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1658:3 -1
     (nil))
(insn 30 28 31 2 (set (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (reg/v:SI 118 [ reg_value ])) "../Drivers/CMSIS/Include/core_cm4.h":1658:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg/v:SI 118 [ reg_value ])
            (nil))))
(debug_insn 31 30 32 2 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(debug_insn 32 31 0 2 (var_location:SI reg_value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))

;; Function HAL_NVIC_SetPriority (HAL_NVIC_SetPriority, funcdef_no=330, decl_uid=7660, cgraph_uid=334, symbol_order=333)

scanning new insn with uid = 108.
rescanning insn with uid = 2.
scanning new insn with uid = 109.
rescanning insn with uid = 3.
scanning new insn with uid = 110.
rescanning insn with uid = 4.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


HAL_NVIC_SetPriority

Dataflow summary:
def_info->table_size = 62, use_info->table_size = 87
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,8u} r103={1d,7u} r115={1d,1u} r120={1d,1u} r121={1d,1u} r123={2d,3u,1e} r125={2d,3u,1e} r130={1d,3u} r131={1d,1u} r133={1d,6u} r136={2d,2u} r137={1d,4u,1e} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 155{65d,87u,3e} in 77{77 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 123 131 133 137 138 139 140 141 142 166 167 168
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 123 131 133 137 138 139 140 141 142
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 133 137 138 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 133 137 138 139

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 133 137 138 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 139
;; lr  def 	 125 136 143 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 133 137 138 139
;; live  gen 	 125 136 143 144 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 136 137 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 136 137 138

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 137 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 137 138
;; live  gen 	 125 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 136 137 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 136 137 138

( 4 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 136 137 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 136 137 138
;; lr  def 	 100 [cc] 130 146 147 148 149 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 136 137 138
;; live  gen 	 100 [cc] 130 146 147 148 149 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u56(7){ }u57(13){ }u58(102){ }u59(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137
;; lr  def 	 115 154 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137
;; live  gen 	 115 154 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137
;; lr  def 	 120 121 159 160 162 163 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137
;; live  gen 	 120 121 159 160 162 163 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u80(7){ }u81(13){ }u82(102){ }u83(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u84(7){ }u85(13){ }u86(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 39 to worklist
  Adding insn 17 to worklist
  Adding insn 70 to worklist
  Adding insn 80 to worklist
  Adding insn 96 to worklist
Finished finding needed instructions:
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137
  Adding insn 69 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 136 137 138
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 125 136 137 138
  Adding insn 7 to worklist
  Adding insn 6 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 133 137 138 139
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 4 to worklist
  Adding insn 110 to worklist
  Adding insn 3 to worklist
  Adding insn 109 to worklist
  Adding insn 2 to worklist
  Adding insn 108 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)
insn_cost 2 for   108: r166:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r137:SI=r166:SI
      REG_DEAD r166:SI
insn_cost 2 for   109: r167:SI=r1:SI
      REG_DEAD r1:SI
insn_cost 2 for     3: r138:SI=r167:SI
      REG_DEAD r167:SI
insn_cost 2 for   110: r168:SI=r2:SI
      REG_DEAD r2:SI
insn_cost 2 for     4: r139:SI=r168:SI
      REG_DEAD r168:SI
insn_cost 8 for    10: debug begin stmt marker
insn_cost 8 for    11: debug begin stmt marker
insn_cost 8 for    12: debug begin stmt marker
insn_cost 8 for    13: debug begin stmt marker
insn_cost 8 for    14: debug inline entry marker
insn_cost 8 for    15: debug begin stmt marker
insn_cost 8 for    16: r140:SI=0xffffffffe000ed00
insn_cost 12 for    17: r131:SI=[r140:SI+0xc]
      REG_DEAD r140:SI
insn_cost 4 for    18: r141:SI=r131:SI 0>>0x8
      REG_DEAD r131:SI
insn_cost 4 for    19: r133:SI=r141:SI&0x7
      REG_DEAD r141:SI
insn_cost 8 for    20: debug prioritygroup => r133:SI
insn_cost 8 for    21: debug begin stmt marker
insn_cost 8 for    22: debug PriorityGroup => r133:SI
insn_cost 8 for    23: debug PreemptPriority => r138:SI
insn_cost 8 for    24: debug SubPriority => r139:SI
insn_cost 8 for    25: debug inline entry marker
insn_cost 8 for    26: debug begin stmt marker
insn_cost 8 for    27: debug PriorityGroupTmp => r133:SI
insn_cost 8 for    28: debug begin stmt marker
insn_cost 8 for    29: debug begin stmt marker
insn_cost 8 for    30: debug begin stmt marker
insn_cost 4 for    31: r123:SI=0x7-r133:SI
insn_cost 12 for    32: {r123:SI=umin(r123:SI,0x4);clobber cc:CC;}
      REG_UNUSED cc:CC
insn_cost 8 for    33: debug PreemptPriorityBits => r123:SI
insn_cost 8 for    34: debug begin stmt marker
insn_cost 4 for    35: r142:SI=r133:SI+0x4
insn_cost 4 for    38: cc:CC=cmp(r142:SI,0x6)
      REG_DEAD r142:SI
insn_cost 16 for    39: pc={(leu(cc:CC,0))?L106:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
insn_cost 4 for    41: r125:SI=r133:SI-0x3
      REG_DEAD r133:SI
insn_cost 4 for    42: r144:SI=0xffffffffffffffff
insn_cost 4 for    43: r143:SI=r144:SI<<r125:SI
      REG_DEAD r144:SI
      REG_EQUAL 0xffffffffffffffff<<r125:SI
insn_cost 4 for    44: r145:SI=~r143:SI
      REG_DEAD r143:SI
insn_cost 4 for    45: r136:SI=r145:SI&r139:SI
      REG_DEAD r145:SI
      REG_DEAD r139:SI
insn_cost 4 for     6: r136:SI=0
insn_cost 2 for     7: r125:SI=r136:SI
      REG_EQUAL 0
insn_cost 8 for    48: debug SubPriorityBits => r125:SI
insn_cost 8 for    49: debug begin stmt marker
insn_cost 4 for    50: r147:SI=0xffffffffffffffff
insn_cost 4 for    51: r146:SI=r147:SI<<r123:SI
      REG_DEAD r147:SI
      REG_DEAD r123:SI
      REG_EQUAL 0xffffffffffffffff<<r123:SI
insn_cost 4 for    52: r148:SI=~r146:SI
      REG_DEAD r146:SI
insn_cost 4 for    53: r149:SI=r148:SI&r138:SI
      REG_DEAD r148:SI
      REG_DEAD r138:SI
insn_cost 4 for    54: r150:SI=r149:SI<<r125:SI
      REG_DEAD r149:SI
      REG_DEAD r125:SI
insn_cost 4 for    55: r130:SI=r150:SI|r136:SI
      REG_DEAD r150:SI
      REG_DEAD r136:SI
insn_cost 8 for    56: debug PriorityGroup => optimized away
insn_cost 8 for    57: debug PreemptPriority => optimized away
insn_cost 8 for    58: debug SubPriority => optimized away
insn_cost 8 for    59: debug PreemptPriorityBits => optimized away
insn_cost 8 for    60: debug PriorityGroupTmp => optimized away
insn_cost 8 for    61: debug IRQn => r137:SI#0
insn_cost 8 for    62: debug priority => r130:SI
insn_cost 8 for    63: debug inline entry marker
insn_cost 8 for    64: debug begin stmt marker
insn_cost 4 for    69: cc:CC=cmp(r137:SI,0)
insn_cost 16 for    70: pc={(cc:CC<0)?L83:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 440234148
insn_cost 8 for    72: debug begin stmt marker
insn_cost 4 for    75: r154:SI=r130:SI<<0x4
      REG_DEAD r130:SI
insn_cost 4 for    76: r115:SI=zero_extend(r154:SI#0)
      REG_DEAD r154:SI
insn_cost 8 for    77: r155:SI=0xffffffffe000e100
insn_cost 4 for    78: r156:SI=r155:SI+r137:SI
      REG_DEAD r155:SI
      REG_DEAD r137:SI
      REG_EQUAL r137:SI-0x1fff1f00
insn_cost 4 for    80: [r156:SI+0x300]=r115:SI#0
      REG_DEAD r156:SI
      REG_DEAD r115:SI
insn_cost 8 for    85: debug begin stmt marker
insn_cost 4 for    87: r159:SI=r137:SI&0xf
      REG_DEAD r137:SI
insn_cost 4 for    88: r160:SI=zero_extend(r159:SI#0)
      REG_DEAD r159:SI
insn_cost 4 for    89: r120:SI=r160:SI-0x4
      REG_DEAD r160:SI
insn_cost 4 for    91: r162:SI=r130:SI<<0x4
      REG_DEAD r130:SI
insn_cost 4 for    92: r121:SI=zero_extend(r162:SI#0)
      REG_DEAD r162:SI
insn_cost 8 for    93: r163:SI=0xffffffffe000ed00
insn_cost 4 for    94: r164:SI=r163:SI+r120:SI
      REG_DEAD r163:SI
      REG_DEAD r120:SI
insn_cost 4 for    96: [r164:SI+0x18]=r121:SI#0
      REG_DEAD r164:SI
      REG_DEAD r121:SI
insn_cost 8 for    99: debug IRQn => optimized away
insn_cost 8 for   100: debug priority => optimized away
allowing combination of insns 18 and 19
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 18.
modifying insn i3    19: r133:SI=zero_extract(r131:SI,0x3,0x8)
      REG_DEAD r131:SI
deferring rescan insn with uid = 19.
allowing combination of insns 44 and 45
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 44.
modifying insn i3    45: r136:SI=~r143:SI&r139:SI
      REG_DEAD r143:SI
      REG_DEAD r139:SI
deferring rescan insn with uid = 45.
allowing combination of insns 52 and 53
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 52.
modifying insn i3    53: r149:SI=~r146:SI&r138:SI
      REG_DEAD r146:SI
      REG_DEAD r138:SI
deferring rescan insn with uid = 53.
allowing combination of insns 77 and 78
original costs 8 + 4 = 12
replacement cost 8
deferring deletion of insn with uid = 77.
modifying insn i3    78: r156:SI=r137:SI-0x1fff1f00
      REG_DEAD r137:SI
deferring rescan insn with uid = 78.
Splitting with gen_split_1 (arm.md:924)
allowing combination of insns 87 and 88
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 87.
modifying insn i3    88: r160:SI=r137:SI&0xf
      REG_DEAD r137:SI
deferring rescan insn with uid = 88.
allowing combination of insns 93 and 94
original costs 8 + 4 = 12
replacement cost 8
deferring deletion of insn with uid = 93.
modifying insn i3    94: r164:SI=r120:SI-0x1fff1300
      REG_DEAD r120:SI
deferring rescan insn with uid = 94.
allowing combination of insns 89 and 94
original costs 4 + 8 = 12
replacement cost 12
deferring deletion of insn with uid = 89.
modifying insn i3    94: r164:SI=r160:SI-0x1fff1304
      REG_DEAD r160:SI
deferring rescan insn with uid = 94.
Splitting with gen_split_1 (arm.md:924)
starting the processing of deferred insns
rescanning insn with uid = 19.
rescanning insn with uid = 45.
rescanning insn with uid = 53.
rescanning insn with uid = 78.
rescanning insn with uid = 88.
rescanning insn with uid = 94.
ending the processing of deferred insns


HAL_NVIC_SetPriority

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,8u} r103={1d,7u} r115={1d,1u} r121={1d,1u} r123={2d,3u,1e} r125={2d,3u,1e} r130={1d,3u} r131={1d,1u} r133={1d,6u} r136={2d,2u} r137={1d,4u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r154={1d,1u} r156={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 140{58d,80u,2e} in 70{70 regular + 0 call} insns.
(note 8 0 108 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 108 8 2 2 (set (reg:SI 166)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(insn 2 108 109 2 (set (reg/v:SI 137 [ IRQn ])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 109 2 3 2 (set (reg:SI 167)
        (reg:SI 1 r1 [ PreemptPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 -1
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PreemptPriority ])
        (nil)))
(insn 3 109 110 2 (set (reg/v:SI 138 [ PreemptPriority ])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 110 3 4 2 (set (reg:SI 168)
        (reg:SI 2 r2 [ SubPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 -1
     (expr_list:REG_DEAD (reg:SI 2 r2 [ SubPriority ])
        (nil)))
(insn 4 110 5 2 (set (reg/v:SI 139 [ SubPriority ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":187:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":190:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":191:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":193:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1667:26 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1669:3 -1
     (nil))
(insn 16 15 17 2 (set (reg/f:SI 140)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 131 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))
(note 18 17 19 2 NOTE_INSN_DELETED)
(insn 19 18 20 2 (set (reg:SI 133 [ _29 ])
        (zero_extract:SI (reg:SI 131 [ _27 ])
            (const_int 3 [0x3])
            (const_int 8 [0x8]))) "../Drivers/CMSIS/Include/core_cm4.h":1669:11 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 131 [ _27 ])
        (nil)))
(debug_insn 20 19 21 2 (var_location:SI prioritygroup (reg:SI 133 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":193:19 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI PriorityGroup (reg:SI 133 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI PreemptPriority (reg/v:SI 138 [ PreemptPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI SubPriority (reg/v:SI 139 [ SubPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1856:26 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1858:3 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI PriorityGroupTmp (reg:SI 133 [ _29 ])) "../Drivers/CMSIS/Include/core_cm4.h":1858:12 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1859:3 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1860:3 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1862:3 -1
     (nil))
(insn 31 30 32 2 (set (reg/v:SI 123 [ PreemptPriorityBits ])
        (minus:SI (const_int 7 [0x7])
            (reg:SI 133 [ _29 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1862:31 45 {*arm_subsi3_insn}
     (nil))
(insn 32 31 33 2 (parallel [
            (set (reg/v:SI 123 [ PreemptPriorityBits ])
                (umin:SI (reg/v:SI 123 [ PreemptPriorityBits ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1862:23 973 {*thumb2_uminsi3}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (nil)))
(debug_insn 33 32 34 2 (var_location:SI PreemptPriorityBits (reg/v:SI 123 [ PreemptPriorityBits ])) "../Drivers/CMSIS/Include/core_cm4.h":1862:23 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1863:3 -1
     (nil))
(insn 35 34 38 2 (set (reg:SI 142)
        (plus:SI (reg:SI 133 [ _29 ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:44 7 {*arm_addsi3}
     (nil))
(insn 38 35 39 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142)
            (const_int 6 [0x6]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(jump_insn 39 38 40 2 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 106)
(note 40 39 41 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 3 (set (reg:SI 125 [ iftmp.0_17 ])
        (plus:SI (reg:SI 133 [ _29 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 133 [ _29 ])
        (nil)))
(insn 42 41 43 3 (set (reg:SI 144)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1867:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 3 (set (reg:SI 143)
        (ashift:SI (reg:SI 144)
            (reg:SI 125 [ iftmp.0_17 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1867:30 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
                (reg:SI 125 [ iftmp.0_17 ]))
            (nil))))
(note 44 43 45 3 NOTE_INSN_DELETED)
(insn 45 44 106 3 (set (reg:SI 136 [ _46 ])
        (and:SI (not:SI (reg:SI 143))
            (reg/v:SI 139 [ SubPriority ]))) "../Drivers/CMSIS/Include/core_cm4.h":1867:30 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v:SI 139 [ SubPriority ])
            (nil))))
      ; pc falls through to BB 5
(code_label 106 45 105 4 9 (nil) [1 uses])
(note 105 106 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 105 7 4 (set (reg:SI 136 [ _46 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 46 4 (set (reg:SI 125 [ iftmp.0_17 ])
        (reg:SI 136 [ _46 ])) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 46 7 47 5 6 (nil) [0 uses])
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 5 (var_location:SI SubPriorityBits (reg:SI 125 [ iftmp.0_17 ])) "../Drivers/CMSIS/Include/core_cm4.h":1863:23 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1865:3 -1
     (nil))
(insn 50 49 51 5 (set (reg:SI 147)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 5 (set (reg:SI 146)
        (ashift:SI (reg:SI 147)
            (reg/v:SI 123 [ PreemptPriorityBits ]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v:SI 123 [ PreemptPriorityBits ])
            (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
                    (reg/v:SI 123 [ PreemptPriorityBits ]))
                (nil)))))
(note 52 51 53 5 NOTE_INSN_DELETED)
(insn 53 52 54 5 (set (reg:SI 149)
        (and:SI (not:SI (reg:SI 146))
            (reg/v:SI 138 [ PreemptPriority ]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/v:SI 138 [ PreemptPriority ])
            (nil))))
(insn 54 53 55 5 (set (reg:SI 150)
        (ashift:SI (reg:SI 149)
            (reg:SI 125 [ iftmp.0_17 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:82 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 125 [ iftmp.0_17 ])
            (nil))))
(insn 55 54 56 5 (set (reg:SI 130 [ _26 ])
        (ior:SI (reg:SI 150)
            (reg:SI 136 [ _46 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:102 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 136 [ _46 ])
            (nil))))
(debug_insn 56 55 57 5 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 57 56 58 5 (var_location:SI PreemptPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 58 57 59 5 (var_location:SI SubPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 59 58 60 5 (var_location:SI PreemptPriorityBits (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 60 59 61 5 (var_location:SI PriorityGroupTmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 61 60 62 5 (var_location:QI IRQn (subreg:QI (reg/v:SI 137 [ IRQn ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 62 61 63 5 (var_location:SI priority (reg:SI 130 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1809:22 -1
     (nil))
(debug_insn 64 63 69 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1811:3 -1
     (nil))
(insn 69 64 70 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ IRQn ])
            (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":1811:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 5 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1811:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 83)
(note 71 70 72 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 75 6 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1813:5 -1
     (nil))
(insn 75 72 76 6 (set (reg:SI 154)
        (ashift:SI (reg:SI 130 [ _26 ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:48 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
        (nil)))
(insn 76 75 77 6 (set (reg:SI 115 [ _7 ])
        (zero_extend:SI (subreg:QI (reg:SI 154) 0))) "../Drivers/CMSIS/Include/core_cm4.h":1813:48 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(note 77 76 78 6 NOTE_INSN_DELETED)
(insn 78 77 80 6 (set (reg/f:SI 156)
        (plus:SI (reg/v:SI 137 [ IRQn ])
            (const_int -536813312 [0xffffffffe000e100]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 137 [ IRQn ])
        (nil)))
(insn 80 78 83 6 (set (mem/v:QI (plus:SI (reg/f:SI 156)
                (const_int 768 [0x300])) [0 MEM[(struct NVIC_Type *)3758153984B].IP[_6]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 115 [ _7 ]) 0)) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 115 [ _7 ])
            (nil))))
      ; pc falls through to BB 8
(code_label 83 80 84 7 7 (nil) [1 uses])
(note 84 83 85 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 87 7 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1817:5 -1
     (nil))
(note 87 85 88 7 NOTE_INSN_DELETED)
(insn 88 87 89 7 (set (reg:SI 160)
        (and:SI (reg/v:SI 137 [ IRQn ])
            (const_int 15 [0xf]))) "../Drivers/CMSIS/Include/core_cm4.h":1817:32 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 137 [ IRQn ])
        (nil)))
(note 89 88 91 7 NOTE_INSN_DELETED)
(insn 91 89 92 7 (set (reg:SI 162)
        (ashift:SI (reg:SI 130 [ _26 ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1817:48 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
        (nil)))
(insn 92 91 93 7 (set (reg:SI 121 [ _13 ])
        (zero_extend:SI (subreg:QI (reg:SI 162) 0))) "../Drivers/CMSIS/Include/core_cm4.h":1817:48 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(note 93 92 94 7 NOTE_INSN_DELETED)
(insn 94 93 96 7 (set (reg/f:SI 164)
        (plus:SI (reg:SI 160)
            (const_int -536810244 [0xffffffffe000ecfc]))) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 96 94 99 7 (set (mem/v:QI (plus:SI (reg/f:SI 164)
                (const_int 24 [0x18])) [0 MEM[(struct SCB_Type *)3758157056B].SHP[_12]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 121 [ _13 ]) 0)) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 164)
        (expr_list:REG_DEAD (reg:SI 121 [ _13 ])
            (nil))))
(debug_insn 99 96 100 7 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 100 99 101 7 (var_location:SI priority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(code_label 101 100 102 8 5 (nil) [0 uses])
(note 102 101 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_NVIC_EnableIRQ (HAL_NVIC_EnableIRQ, funcdef_no=331, decl_uid=7662, cgraph_uid=335, symbol_order=334)

scanning new insn with uid = 36.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_NVIC_EnableIRQ

Dataflow summary:
def_info->table_size = 33, use_info->table_size = 28
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,4u} r123={1d,1u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} 
;;    total ref usage 63{34d,28u,1e} in 22{22 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 127
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 117 118 123 124 125 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 117 118 123 124 125 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 19 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 15 to worklist
  Adding insn 2 to worklist
  Adding insn 36 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
insn_cost 2 for    36: r127:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r119:SI=r127:SI
      REG_DEAD r127:SI
insn_cost 8 for     6: debug begin stmt marker
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug IRQn => r119:SI#0
insn_cost 8 for     9: debug inline entry marker
insn_cost 8 for    10: debug begin stmt marker
insn_cost 4 for    15: cc:CC=cmp(r119:SI,0)
insn_cost 16 for    16: pc={(cc:CC<0)?L34:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 440234148
insn_cost 8 for    18: debug begin stmt marker
insn_cost 8 for    19: {asm_operands;clobber [scratch];}
insn_cost 8 for    20: debug begin stmt marker
insn_cost 4 for    21: r117:SI=r119:SI 0>>0x5
insn_cost 4 for    23: r123:SI=r119:SI&0x1f
      REG_DEAD r119:SI
insn_cost 4 for    24: r124:SI=zero_extend(r123:SI#0)
      REG_DEAD r123:SI
insn_cost 4 for    25: r125:SI=0x1
insn_cost 4 for    26: r118:SI=r125:SI<<r124:SI
      REG_DEAD r125:SI
      REG_DEAD r124:SI
      REG_EQUAL 0x1<<r124:SI
insn_cost 8 for    27: r126:SI=0xffffffffe000e100
insn_cost 4 for    28: [r117:SI*0x4+r126:SI]=r118:SI
      REG_DEAD r126:SI
      REG_DEAD r118:SI
      REG_DEAD r117:SI
insn_cost 8 for    29: debug begin stmt marker
insn_cost 8 for    30: {asm_operands;clobber [scratch];}
insn_cost 8 for    33: debug IRQn => optimized away
allowing combination of insns 2 and 15
original costs 2 + 4 = 6
replacement cost 4
deferring rescan insn with uid = 8.
deferring deletion of insn with uid = 2.
modifying insn i3    15: {cc:CC=cmp(r127:SI,0);r119:SI=r127:SI;}
      REG_DEAD r127:SI
deferring rescan insn with uid = 15.
allowing combination of insns 23 and 24
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 23.
modifying insn i3    24: r124:SI=r119:SI&0x1f
      REG_DEAD r119:SI
deferring rescan insn with uid = 24.
starting the processing of deferred insns
rescanning insn with uid = 8.
rescanning insn with uid = 15.
rescanning insn with uid = 24.
ending the processing of deferred insns


HAL_NVIC_EnableIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,3u} 
;;    total ref usage 61{33d,27u,1e} in 20{20 regular + 0 call} insns.
(note 4 0 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 36 4 2 2 (set (reg:SI 127)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":208:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(note 2 36 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":210:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":213:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI IRQn (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":213:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1679:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1681:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 127)
                    (const_int 0 [0])))
            (set (reg/v:SI 119 [ IRQn ])
                (reg:SI 127))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1681:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 34)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1681:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 34)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1683:5 -1
     (nil))
(insn 19 18 20 3 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/core_cm4.h:1683)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1683:5 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1684:5 -1
     (nil))
(insn 21 20 23 3 (set (reg:SI 117 [ _7 ])
        (lshiftrt:SI (reg/v:SI 119 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1684:34 147 {*arm_shiftsi3}
     (nil))
(note 23 21 24 3 NOTE_INSN_DELETED)
(insn 24 23 25 3 (set (reg:SI 124)
        (and:SI (reg/v:SI 119 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1684:81 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ IRQn ])
        (nil)))
(insn 25 24 26 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1684:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 118 [ _8 ])
        (ashift:SI (reg:SI 125)
            (reg:SI 124))) "../Drivers/CMSIS/Include/core_cm4.h":1684:45 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 124))
                (nil)))))
(insn 27 26 28 3 (set (reg/f:SI 126)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1684:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 117 [ _7 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 126)) [1 MEM[(struct NVIC_Type *)3758153984B].ISER[_7]+0 S4 A32])
        (reg:SI 118 [ _8 ])) "../Drivers/CMSIS/Include/core_cm4.h":1684:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
            (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
                (nil)))))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1685:5 -1
     (nil))
(insn 30 29 33 3 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/core_cm4.h:1685)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1685:5 -1
     (nil))
(debug_insn 33 30 34 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":213:3 -1
     (nil))
(code_label 34 33 35 4 13 (nil) [1 uses])
(note 35 34 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_NVIC_DisableIRQ (HAL_NVIC_DisableIRQ, funcdef_no=332, decl_uid=7664, cgraph_uid=336, symbol_order=335)

scanning new insn with uid = 41.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_NVIC_DisableIRQ

Dataflow summary:
def_info->table_size = 34, use_info->table_size = 29
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,4u} r123={1d,1u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 65{35d,29u,1e} in 27{27 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 128
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 117 118 123 124 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 117 118 123 124 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 15 to worklist
  Adding insn 2 to worklist
  Adding insn 41 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
insn_cost 2 for    41: r128:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r119:SI=r128:SI
      REG_DEAD r128:SI
insn_cost 8 for     6: debug begin stmt marker
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug IRQn => r119:SI#0
insn_cost 8 for     9: debug inline entry marker
insn_cost 8 for    10: debug begin stmt marker
insn_cost 4 for    15: cc:CC=cmp(r119:SI,0)
insn_cost 16 for    16: pc={(cc:CC<0)?L39:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 440234148
insn_cost 8 for    18: debug begin stmt marker
insn_cost 4 for    19: r117:SI=r119:SI 0>>0x5
insn_cost 4 for    21: r123:SI=r119:SI&0x1f
      REG_DEAD r119:SI
insn_cost 4 for    22: r124:SI=zero_extend(r123:SI#0)
      REG_DEAD r123:SI
insn_cost 4 for    23: r125:SI=0x1
insn_cost 4 for    24: r118:SI=r125:SI<<r124:SI
      REG_DEAD r125:SI
      REG_DEAD r124:SI
      REG_EQUAL 0x1<<r124:SI
insn_cost 8 for    25: r126:SI=0xffffffffe000e100
insn_cost 4 for    26: r127:SI=r117:SI+0x20
      REG_DEAD r117:SI
insn_cost 4 for    27: [r127:SI*0x4+r126:SI]=r118:SI
      REG_DEAD r127:SI
      REG_DEAD r126:SI
      REG_DEAD r118:SI
insn_cost 8 for    28: debug begin stmt marker
insn_cost 8 for    29: debug inline entry marker
insn_cost 8 for    30: debug begin stmt marker
insn_cost 8 for    31: {asm_operands;clobber [scratch];}
insn_cost 8 for    32: debug begin stmt marker
insn_cost 8 for    33: debug inline entry marker
insn_cost 8 for    34: debug begin stmt marker
insn_cost 8 for    35: {asm_operands;clobber [scratch];}
insn_cost 8 for    38: debug IRQn => optimized away
allowing combination of insns 2 and 15
original costs 2 + 4 = 6
replacement cost 4
deferring rescan insn with uid = 8.
deferring deletion of insn with uid = 2.
modifying insn i3    15: {cc:CC=cmp(r128:SI,0);r119:SI=r128:SI;}
      REG_DEAD r128:SI
deferring rescan insn with uid = 15.
allowing combination of insns 21 and 22
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 21.
modifying insn i3    22: r124:SI=r119:SI&0x1f
      REG_DEAD r119:SI
deferring rescan insn with uid = 22.
starting the processing of deferred insns
rescanning insn with uid = 8.
rescanning insn with uid = 15.
rescanning insn with uid = 22.
ending the processing of deferred insns


HAL_NVIC_DisableIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} 
;;    total ref usage 63{34d,28u,1e} in 25{25 regular + 0 call} insns.
(note 4 0 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 41 4 2 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":224:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(note 2 41 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":226:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":229:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI IRQn (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":229:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1717:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1719:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 128)
                    (const_int 0 [0])))
            (set (reg/v:SI 119 [ IRQn ])
                (reg:SI 128))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1719:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 39)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1719:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 39)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1721:5 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 117 [ _7 ])
        (lshiftrt:SI (reg/v:SI 119 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1721:34 147 {*arm_shiftsi3}
     (nil))
(note 21 19 22 3 NOTE_INSN_DELETED)
(insn 22 21 23 3 (set (reg:SI 124)
        (and:SI (reg/v:SI 119 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1721:81 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ IRQn ])
        (nil)))
(insn 23 22 24 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1721:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 3 (set (reg:SI 118 [ _8 ])
        (ashift:SI (reg:SI 125)
            (reg:SI 124))) "../Drivers/CMSIS/Include/core_cm4.h":1721:45 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 124))
                (nil)))))
(insn 25 24 26 3 (set (reg/f:SI 126)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1721:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 127)
        (plus:SI (reg:SI 117 [ _7 ])
            (const_int 32 [0x20]))) "../Drivers/CMSIS/Include/core_cm4.h":1721:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(insn 27 26 28 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 127)
                    (const_int 4 [0x4]))
                (reg/f:SI 126)) [1 MEM[(struct NVIC_Type *)3758153984B].ICER[_7]+0 S4 A32])
        (reg:SI 118 [ _8 ])) "../Drivers/CMSIS/Include/core_cm4.h":1721:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/f:SI 126)
            (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
                (nil)))))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1722:5 -1
     (nil))
(debug_insn 29 28 30 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 31 30 32 3 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1723:5 -1
     (nil))
(debug_insn 33 32 34 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":933:27 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(insn 35 34 38 3 (parallel [
            (asm_operands/v ("isb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:935)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(debug_insn 38 35 39 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":229:3 -1
     (nil))
(code_label 39 38 40 4 17 (nil) [1 uses])
(note 40 39 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_NVIC_SystemReset (HAL_NVIC_SystemReset, funcdef_no=333, decl_uid=7666, cgraph_uid=337, symbol_order=336) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 8 for     5: debug begin stmt marker
insn_cost 8 for     6: debug inline entry marker
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug inline entry marker
insn_cost 8 for     9: debug begin stmt marker
insn_cost 8 for    10: {asm_operands;clobber [scratch];}
insn_cost 8 for    11: debug begin stmt marker
insn_cost 8 for    12: r116:SI=0xffffffffe000ed00
insn_cost 12 for    13: r113:SI=[r116:SI+0xc]
insn_cost 4 for    14: r117:SI=r113:SI&0x700
      REG_DEAD r113:SI
insn_cost 12 for    15: r118:SI=0x5fa0004
insn_cost 4 for    16: r115:SI=r117:SI|r118:SI
      REG_DEAD r118:SI
      REG_DEAD r117:SI
      REG_EQUAL r117:SI|0x5fa0004
insn_cost 4 for    18: [r116:SI+0xc]=r115:SI
      REG_DEAD r116:SI
      REG_DEAD r115:SI
insn_cost 8 for    19: debug begin stmt marker
insn_cost 8 for    20: debug inline entry marker
insn_cost 8 for    21: debug begin stmt marker
insn_cost 8 for    22: {asm_operands;clobber [scratch];}
insn_cost 8 for    24: debug begin stmt marker
insn_cost 8 for    25: debug begin stmt marker
insn_cost 8 for    26: {asm {nop};clobber [scratch];}
insn_cost 8 for    27: debug begin stmt marker
allowing combination of insns 15 and 16
original costs 12 + 4 = 16
replacement cost 12
deferring deletion of insn with uid = 15.
modifying insn i3    16: r115:SI=r117:SI|0x5fa0004
      REG_DEAD r117:SI
deferring rescan insn with uid = 16.
starting the processing of deferred insns
rescanning insn with uid = 16.
ending the processing of deferred insns


HAL_NVIC_SystemReset

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,3u} r13={1d,3u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,3u} r103={1d,2u} r113={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,1u} 
;;    total ref usage 45{29d,16u,0e} in 20{20 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":239:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1933:34 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1935:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 10 9 11 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1937:3 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 116)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1938:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (reg:SI 113 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1938:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 117)
        (and:SI (reg:SI 113 [ _2 ])
            (const_int 1792 [0x700]))) "../Drivers/CMSIS/Include/core_cm4.h":1938:40 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(note 15 14 16 2 NOTE_INSN_DELETED)
(insn 16 15 18 2 (set (reg:SI 115 [ _4 ])
        (ior:SI (reg:SI 117)
            (const_int 100270084 [0x5fa0004]))) "../Drivers/CMSIS/Include/core_cm4.h":1937:17 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 18 16 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (reg:SI 115 [ _4 ])) "../Drivers/CMSIS/Include/core_cm4.h":1937:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
            (nil))))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1940:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 22 21 28 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(code_label 28 22 23 3 22 (nil) [0 uses])
(note 23 28 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1942:3 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1944:5 -1
     (nil))
(insn 26 25 27 3 (parallel [
            (asm_input/v ("nop") ../Drivers/CMSIS/Include/core_cm4.h:1944)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1944:5 -1
     (nil))
(debug_insn 27 26 0 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1942:8 -1
     (nil))

;; Function HAL_SYSTICK_Config (HAL_SYSTICK_Config, funcdef_no=334, decl_uid=7668, cgraph_uid=338, symbol_order=337)

scanning new insn with uid = 55.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_SYSTICK_Config

Dataflow summary:
def_info->table_size = 36, use_info->table_size = 36
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={2d,1u} r115={1d,2u} r116={1d,3u} r117={1d,1u} r118={1d,1u} r121={1d,2u} r123={1d,1u} r125={1d,1u} 
;;    total ref usage 74{37d,37u,0e} in 35{35 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 115 125
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 114 116 117 118 121 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 114 116 117 118 121 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(0){ }u33(7){ }u34(13){ }u35(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 20 to worklist
  Adding insn 49 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 48 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 5 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 4 to worklist
  Adding insn 39 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 2 to worklist
  Adding insn 55 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
insn_cost 2 for    55: r125:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r115:SI=r125:SI
      REG_DEAD r125:SI
insn_cost 8 for     8: debug begin stmt marker
insn_cost 8 for     9: debug ticks => r115:SI
insn_cost 8 for    10: debug inline entry marker
insn_cost 8 for    11: debug begin stmt marker
insn_cost 4 for    12: r113:SI=r115:SI-0x1
      REG_DEAD r115:SI
insn_cost 4 for    15: cc:CC=cmp(r113:SI,0x1000000)
insn_cost 16 for    16: pc={(geu(cc:CC,0))?L54:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 365072228
insn_cost 8 for    18: debug begin stmt marker
insn_cost 4 for    19: r116:SI=0xffffffffe000e000
insn_cost 4 for    20: [r116:SI+0x14]=r113:SI
      REG_DEAD r113:SI
insn_cost 8 for    21: debug begin stmt marker
insn_cost 8 for    22: debug IRQn => 0xffffffffffffffff
insn_cost 8 for    23: debug priority => 0xf
insn_cost 8 for    24: debug inline entry marker
insn_cost 8 for    25: debug begin stmt marker
insn_cost 8 for    26: debug begin stmt marker
insn_cost 8 for    27: r117:SI=0xffffffffe000ed00
insn_cost 4 for    28: r118:SI=0xf0
insn_cost 4 for    30: [r117:SI+0x23]=r118:SI#0
      REG_DEAD r118:SI
      REG_DEAD r117:SI
insn_cost 8 for    31: debug IRQn => optimized away
insn_cost 8 for    32: debug priority => optimized away
insn_cost 8 for    33: debug begin stmt marker
insn_cost 4 for    35: r121:SI=0
insn_cost 4 for    36: [r116:SI+0x18]=r121:SI
insn_cost 8 for    37: debug begin stmt marker
insn_cost 4 for    39: r123:SI=0x7
insn_cost 4 for    40: [r116:SI+0x10]=r123:SI
      REG_DEAD r123:SI
      REG_DEAD r116:SI
insn_cost 8 for    41: debug begin stmt marker
insn_cost 2 for     4: r114:SI=r121:SI
      REG_DEAD r121:SI
      REG_EQUAL 0
insn_cost 4 for     5: r114:SI=0x1
insn_cost 8 for    44: debug ticks => optimized away
insn_cost 2 for    48: r0:SI=r114:SI
      REG_DEAD r114:SI
insn_cost 8 for    49: use r0:SI
allowing combination of insns 2 and 12
original costs 2 + 4 = 6
replacement cost 4
deferring rescan insn with uid = 9.
deferring deletion of insn with uid = 2.
modifying insn i3    12: r113:SI=r125:SI-0x1
      REG_DEAD r125:SI
deferring rescan insn with uid = 12.
starting the processing of deferred insns
rescanning insn with uid = 9.
rescanning insn with uid = 12.
ending the processing of deferred insns


HAL_SYSTICK_Config

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={2d,1u} r116={1d,3u} r117={1d,1u} r118={1d,1u} r121={1d,2u} r123={1d,1u} r125={1d,2u} 
;;    total ref usage 72{36d,36u,0e} in 34{34 regular + 0 call} insns.
(note 6 0 55 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 55 6 2 2 (set (reg:SI 125)
        (reg:SI 0 r0 [ TicksNumb ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":250:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TicksNumb ])
        (nil)))
(note 2 55 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":251:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI ticks (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":251:4 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":2017:26 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2019:3 -1
     (nil))
(insn 12 11 15 2 (set (reg:SI 113 [ _3 ])
        (plus:SI (reg:SI 125)
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/CMSIS/Include/core_cm4.h":2019:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 15 12 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _3 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/CMSIS/Include/core_cm4.h":2019:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":2019:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 54)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2024:3 -1
     (nil))
(insn 19 18 20 3 (set (reg/f:SI 116)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/CMSIS/Include/core_cm4.h":2024:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 3 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 20 [0x14])) [1 MEM[(struct SysTick_Type *)3758153744B].LOAD+0 S4 A32])
        (reg:SI 113 [ _3 ])) "../Drivers/CMSIS/Include/core_cm4.h":2024:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _3 ])
        (nil)))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 22 21 23 3 (var_location:QI IRQn (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 23 22 24 3 (var_location:SI priority (const_int 15 [0xf])) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1809:22 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1811:3 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1817:5 -1
     (nil))
(insn 27 26 28 3 (set (reg/f:SI 117)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 30 3 (set (reg:SI 118)
        (const_int 240 [0xf0])) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 28 31 3 (set (mem/v:QI (plus:SI (reg/f:SI 117)
                (const_int 35 [0x23])) [0 MEM[(struct SCB_Type *)3758157056B].SHP[11]+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/f:SI 117)
            (nil))))
(debug_insn 31 30 32 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 32 31 33 3 (var_location:SI priority (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 33 32 35 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2026:3 -1
     (nil))
(insn 35 33 36 3 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/CMSIS/Include/core_cm4.h":2026:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 3 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 24 [0x18])) [1 MEM[(struct SysTick_Type *)3758153744B].VAL+0 S4 A64])
        (reg:SI 121)) "../Drivers/CMSIS/Include/core_cm4.h":2026:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 37 36 39 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2027:3 -1
     (nil))
(insn 39 37 40 3 (set (reg:SI 123)
        (const_int 7 [0x7])) "../Drivers/CMSIS/Include/core_cm4.h":2027:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 3 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 123)) "../Drivers/CMSIS/Include/core_cm4.h":2027:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/f:SI 116)
            (nil))))
(debug_insn 41 40 4 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2030:3 -1
     (nil))
(insn 4 41 54 3 (set (reg:SI 114 [ <retval> ])
        (reg:SI 121)) "../Drivers/CMSIS/Include/core_cm4.h":2030:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 5
(code_label 54 4 53 4 27 (nil) [1 uses])
(note 53 54 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 53 44 4 (set (reg:SI 114 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":2021:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 44 5 47 4 (var_location:SI ticks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":251:11 -1
     (nil))
(code_label 47 44 50 5 25 (nil) [0 uses])
(note 50 47 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 48 50 49 5 (set (reg/i:SI 0 r0)
        (reg:SI 114 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":252:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ <retval> ])
        (nil)))
(insn 49 48 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":252:1 -1
     (nil))

;; Function HAL_NVIC_GetPriorityGrouping (HAL_NVIC_GetPriorityGrouping, funcdef_no=335, decl_uid=7670, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 8 for     5: debug begin stmt marker
insn_cost 8 for     6: debug inline entry marker
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: r116:SI=0xffffffffe000ed00
insn_cost 12 for     9: r113:SI=[r116:SI+0xc]
      REG_DEAD r116:SI
insn_cost 4 for    10: r118:SI=r113:SI 0>>0x8
      REG_DEAD r113:SI
insn_cost 4 for    11: r117:SI=r118:SI&0x7
      REG_DEAD r118:SI
insn_cost 2 for    16: r0:SI=r117:SI
      REG_DEAD r117:SI
insn_cost 8 for    17: use r0:SI
allowing combination of insns 10 and 11
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 10.
modifying insn i3    11: r117:SI=zero_extract(r113:SI,0x3,0x8)
      REG_DEAD r113:SI
deferring rescan insn with uid = 11.
allowing combination of insns 11 and 16
original costs 4 + 2 = 6
replacement cost 4
deferring deletion of insn with uid = 11.
modifying insn i3    16: r0:SI=zero_extract(r113:SI,0x3,0x8)
      REG_DEAD r113:SI
deferring rescan insn with uid = 16.
starting the processing of deferred insns
rescanning insn with uid = 16.
ending the processing of deferred insns


HAL_NVIC_GetPriorityGrouping

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r116={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 7{7 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":280:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1667:26 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1669:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 116)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 113 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (nil)))
(note 10 9 11 2 NOTE_INSN_DELETED)
(note 11 10 16 2 NOTE_INSN_DELETED)
(insn 16 11 17 2 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 113 [ _2 ])
            (const_int 3 [0x3])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":281:1 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(insn 17 16 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":281:1 -1
     (nil))

;; Function HAL_NVIC_GetPriority (HAL_NVIC_GetPriority, funcdef_no=336, decl_uid=7675, cgraph_uid=340, symbol_order=339)

scanning new insn with uid = 103.
rescanning insn with uid = 2.
scanning new insn with uid = 104.
rescanning insn with uid = 3.
scanning new insn with uid = 105.
rescanning insn with uid = 4.
scanning new insn with uid = 106.
rescanning insn with uid = 5.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


HAL_NVIC_GetPriority

Dataflow summary:
def_info->table_size = 63, use_info->table_size = 86
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,8u} r103={1d,7u} r113={1d,4u} r115={2d,3u,1e} r117={1d,2u,1e} r122={1d,1u} r127={1d,1u} r128={1d,1u} r130={3d,4u} r131={1d,1u} r134={2d,1u} r135={1d,4u,1e} r136={1d,2u} r137={1d,2u} r138={1d,2u} r141={1d,1u} r142={1d,1u} r145={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} 
;;    total ref usage 157{67d,87u,3e} in 74{74 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 135 136 137 138 164 165 166 167
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 135 136 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137 138

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 122 130 141 142 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137 138
;; live  gen 	 122 130 141 142 145 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 137 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 137 138

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 127 128 130 148 149 150 151 154 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137 138
;; live  gen 	 127 128 130 148 149 150 151 154 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 137 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 137 138

( 3 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 137 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 113 115 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 137 138
;; live  gen 	 100 [cc] 113 115 156
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 130 137 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 130 137 138

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 130 137 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130
;; lr  def 	 117 130 131 134 157 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 130 137 138
;; live  gen 	 117 130 131 134 157 158 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 134 137 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 134 137 138

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 137 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 137 138
;; live  gen 	 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 134 137 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 134 137 138

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 134 137 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 134 137 138
;; lr  def 	 160 161 162 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 134 137 138
;; live  gen 	 160 161 162 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 28 to worklist
  Adding insn 45 to worklist
  Adding insn 72 to worklist
  Adding insn 90 to worklist
  Adding insn 88 to worklist
Finished finding needed instructions:
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 134 137 138
  Adding insn 7 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 130 134 137 138
  Adding insn 8 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 130 137 138
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 59 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 137 138
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 137 138
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137 138
  Adding insn 20 to worklist
  Adding insn 5 to worklist
  Adding insn 106 to worklist
  Adding insn 4 to worklist
  Adding insn 105 to worklist
  Adding insn 3 to worklist
  Adding insn 104 to worklist
  Adding insn 2 to worklist
  Adding insn 103 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)
insn_cost 2 for   103: r164:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r135:SI=r164:SI
      REG_DEAD r164:SI
insn_cost 2 for   104: r165:SI=r1:SI
      REG_DEAD r1:SI
insn_cost 2 for     3: r136:SI=r165:SI
      REG_DEAD r165:SI
insn_cost 2 for   105: r166:SI=r2:SI
      REG_DEAD r2:SI
insn_cost 2 for     4: r137:SI=r166:SI
      REG_DEAD r166:SI
insn_cost 2 for   106: r167:SI=r3:SI
      REG_DEAD r3:SI
insn_cost 2 for     5: r138:SI=r167:SI
      REG_DEAD r167:SI
insn_cost 8 for    11: debug begin stmt marker
insn_cost 8 for    12: debug begin stmt marker
insn_cost 8 for    13: debug IRQn => r135:SI#0
insn_cost 8 for    14: debug inline entry marker
insn_cost 8 for    15: debug begin stmt marker
insn_cost 4 for    20: cc:CC=cmp(r135:SI,0)
insn_cost 16 for    21: pc={(cc:CC<0)?L35:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 440234148
insn_cost 8 for    23: debug begin stmt marker
insn_cost 8 for    25: r141:SI=0xffffffffe000e100
insn_cost 4 for    26: r142:SI=r141:SI+r135:SI
      REG_DEAD r141:SI
      REG_DEAD r135:SI
      REG_EQUAL r135:SI-0x1fff1f00
insn_cost 12 for    28: r145:SI=zero_extend([r142:SI+0x300])
      REG_DEAD r142:SI
insn_cost 4 for    30: r122:SI=zero_extend(r145:SI#0)
      REG_DEAD r145:SI
insn_cost 4 for    31: r146:SI=r122:SI 0>>0x4
      REG_DEAD r122:SI
insn_cost 4 for    32: r130:SI=zero_extend(r146:SI#0)
      REG_DEAD r146:SI
insn_cost 8 for    37: debug begin stmt marker
insn_cost 4 for    39: r148:SI=r135:SI&0xf
      REG_DEAD r135:SI
insn_cost 4 for    40: r149:SI=zero_extend(r148:SI#0)
      REG_DEAD r148:SI
insn_cost 4 for    41: r127:SI=r149:SI-0x4
      REG_DEAD r149:SI
insn_cost 8 for    42: r150:SI=0xffffffffe000ed00
insn_cost 4 for    43: r151:SI=r150:SI+r127:SI
      REG_DEAD r150:SI
      REG_DEAD r127:SI
insn_cost 12 for    45: r154:SI=zero_extend([r151:SI+0x18])
      REG_DEAD r151:SI
insn_cost 4 for    47: r128:SI=zero_extend(r154:SI#0)
      REG_DEAD r154:SI
insn_cost 4 for    48: r155:SI=r128:SI 0>>0x4
      REG_DEAD r128:SI
insn_cost 4 for    49: r130:SI=zero_extend(r155:SI#0)
      REG_DEAD r155:SI
insn_cost 8 for    52: debug IRQn => optimized away
insn_cost 8 for    53: debug Priority => r130:SI
insn_cost 8 for    54: debug PriorityGroup => r136:SI
insn_cost 8 for    55: debug pPreemptPriority => r137:SI
insn_cost 8 for    56: debug pSubPriority => r138:SI
insn_cost 8 for    57: debug inline entry marker
insn_cost 8 for    58: debug begin stmt marker
insn_cost 4 for    59: r113:SI=r136:SI&0x7
      REG_DEAD r136:SI
insn_cost 8 for    60: debug PriorityGroupTmp => r113:SI
insn_cost 8 for    61: debug begin stmt marker
insn_cost 8 for    62: debug begin stmt marker
insn_cost 8 for    63: debug begin stmt marker
insn_cost 4 for    64: r115:SI=0x7-r113:SI
insn_cost 12 for    65: {r115:SI=umin(r115:SI,0x4);clobber cc:CC;}
      REG_UNUSED cc:CC
insn_cost 8 for    66: debug PreemptPriorityBits => r115:SI
insn_cost 8 for    67: debug begin stmt marker
insn_cost 4 for    68: r156:SI=r113:SI+0x4
insn_cost 4 for    71: cc:CC=cmp(r156:SI,0x6)
      REG_DEAD r156:SI
insn_cost 16 for    72: pc={(leu(cc:CC,0))?L102:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
insn_cost 4 for    74: r117:SI=r113:SI-0x3
      REG_DEAD r113:SI
insn_cost 4 for    75: r131:SI=r130:SI 0>>r117:SI
insn_cost 4 for    76: r158:SI=0xffffffffffffffff
insn_cost 4 for    77: r157:SI=r158:SI<<r117:SI
      REG_DEAD r158:SI
      REG_DEAD r117:SI
      REG_EQUAL 0xffffffffffffffff<<r117:SI
insn_cost 4 for    78: r159:SI=~r157:SI
      REG_DEAD r157:SI
insn_cost 4 for    79: r134:SI=r159:SI&r130:SI
      REG_DEAD r159:SI
      REG_DEAD r130:SI
insn_cost 2 for     7: r130:SI=r131:SI
      REG_DEAD r131:SI
insn_cost 4 for     8: r134:SI=0
insn_cost 8 for    82: debug SubPriorityBits => optimized away
insn_cost 8 for    83: debug begin stmt marker
insn_cost 4 for    84: r161:SI=0xffffffffffffffff
insn_cost 4 for    85: r160:SI=r161:SI<<r115:SI
      REG_DEAD r161:SI
      REG_DEAD r115:SI
      REG_EQUAL 0xffffffffffffffff<<r115:SI
insn_cost 4 for    86: r162:SI=~r160:SI
      REG_DEAD r160:SI
insn_cost 4 for    87: r163:SI=r162:SI&r130:SI
      REG_DEAD r162:SI
      REG_DEAD r130:SI
insn_cost 4 for    88: [r137:SI]=r163:SI
      REG_DEAD r163:SI
      REG_DEAD r137:SI
insn_cost 8 for    89: debug begin stmt marker
insn_cost 4 for    90: [r138:SI]=r134:SI
      REG_DEAD r138:SI
      REG_DEAD r134:SI
insn_cost 8 for    91: debug Priority => optimized away
insn_cost 8 for    92: debug PriorityGroup => optimized away
insn_cost 8 for    93: debug pPreemptPriority => optimized away
insn_cost 8 for    94: debug pSubPriority => optimized away
insn_cost 8 for    95: debug PreemptPriorityBits => optimized away
insn_cost 8 for    96: debug PriorityGroupTmp => optimized away
allowing combination of insns 2 and 20
original costs 2 + 4 = 6
replacement cost 4
deferring rescan insn with uid = 13.
deferring deletion of insn with uid = 2.
modifying insn i3    20: {cc:CC=cmp(r164:SI,0);r135:SI=r164:SI;}
      REG_DEAD r164:SI
deferring rescan insn with uid = 20.
allowing combination of insns 25 and 26
original costs 8 + 4 = 12
replacement cost 8
deferring deletion of insn with uid = 25.
modifying insn i3    26: r142:SI=r135:SI-0x1fff1f00
      REG_DEAD r135:SI
deferring rescan insn with uid = 26.
Splitting with gen_split_1 (arm.md:924)
allowing combination of insns 30 and 31
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 30.
modifying insn i3    31: r146:SI=r145:SI 0>>0x4
      REG_DEAD r145:SI
deferring rescan insn with uid = 31.
Splitting with gen_split_1 (arm.md:924)
allowing combination of insns 31 and 32
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 31.
modifying insn i3    32: r130:SI=r145:SI 0>>0x4
      REG_DEAD r145:SI
deferring rescan insn with uid = 32.
Splitting with gen_split_1 (arm.md:924)
allowing combination of insns 39 and 40
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 39.
modifying insn i3    40: r149:SI=r135:SI&0xf
      REG_DEAD r135:SI
deferring rescan insn with uid = 40.
allowing combination of insns 42 and 43
original costs 8 + 4 = 12
replacement cost 8
deferring deletion of insn with uid = 42.
modifying insn i3    43: r151:SI=r127:SI-0x1fff1300
      REG_DEAD r127:SI
deferring rescan insn with uid = 43.
allowing combination of insns 41 and 43
original costs 4 + 8 = 12
replacement cost 12
deferring deletion of insn with uid = 41.
modifying insn i3    43: r151:SI=r149:SI-0x1fff1304
      REG_DEAD r149:SI
deferring rescan insn with uid = 43.
Splitting with gen_split_1 (arm.md:924)
allowing combination of insns 47 and 48
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 47.
modifying insn i3    48: r155:SI=r154:SI 0>>0x4
      REG_DEAD r154:SI
deferring rescan insn with uid = 48.
Splitting with gen_split_1 (arm.md:924)
allowing combination of insns 48 and 49
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 48.
modifying insn i3    49: r130:SI=r154:SI 0>>0x4
      REG_DEAD r154:SI
deferring rescan insn with uid = 49.
Splitting with gen_split_1 (arm.md:924)
allowing combination of insns 78 and 79
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 78.
modifying insn i3    79: r134:SI=~r157:SI&r130:SI
      REG_DEAD r157:SI
      REG_DEAD r130:SI
deferring rescan insn with uid = 79.
allowing combination of insns 75 and 7
original costs 4 + 2 = 6
replacement cost 4
deferring deletion of insn with uid = 75.
modifying insn i3     7: r130:SI=r130:SI 0>>r117:SI
      REG_DEAD r117:SI
deferring rescan insn with uid = 7.
allowing combination of insns 86 and 87
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 86.
modifying insn i3    87: r163:SI=~r160:SI&r130:SI
      REG_DEAD r160:SI
      REG_DEAD r130:SI
deferring rescan insn with uid = 87.
starting the processing of deferred insns
rescanning insn with uid = 7.
rescanning insn with uid = 13.
rescanning insn with uid = 20.
rescanning insn with uid = 26.
rescanning insn with uid = 32.
rescanning insn with uid = 40.
rescanning insn with uid = 43.
rescanning insn with uid = 49.
rescanning insn with uid = 79.
rescanning insn with uid = 87.
ending the processing of deferred insns


HAL_NVIC_GetPriority

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,8u} r103={1d,7u} r113={1d,4u} r115={2d,3u,1e} r117={1d,2u,1e} r130={3d,4u} r134={2d,1u} r135={1d,2u} r136={1d,2u} r137={1d,2u} r138={1d,2u} r142={1d,1u} r145={1d,1u} r149={1d,1u} r151={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,3u} r165={1d,1u} r166={1d,1u} r167={1d,1u} 
;;    total ref usage 134{56d,76u,2e} in 62{62 regular + 0 call} insns.
(note 9 0 103 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 103 9 2 2 (set (reg:SI 164)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(note 2 103 104 2 NOTE_INSN_DELETED)
(insn 104 2 3 2 (set (reg:SI 165)
        (reg:SI 1 r1 [ PriorityGroup ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 -1
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PriorityGroup ])
        (nil)))
(insn 3 104 105 2 (set (reg/v:SI 136 [ PriorityGroup ])
        (reg:SI 165)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 105 3 4 2 (set (reg:SI 166)
        (reg:SI 2 r2 [ pPreemptPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 -1
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pPreemptPriority ])
        (nil)))
(insn 4 105 106 2 (set (reg/v/f:SI 137 [ pPreemptPriority ])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 106 4 5 2 (set (reg:SI 167)
        (reg:SI 3 r3 [ pSubPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 -1
     (expr_list:REG_DEAD (reg:SI 3 r3 [ pSubPriority ])
        (nil)))
(insn 5 106 6 2 (set (reg/v/f:SI 138 [ pSubPriority ])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(note 6 5 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 6 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":307:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI IRQn (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1831:26 -1
     (nil))
(debug_insn 15 14 20 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1834:3 -1
     (nil))
(insn 20 15 21 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 164)
                    (const_int 0 [0])))
            (set (reg/v:SI 135 [ IRQn ])
                (reg:SI 164))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1834:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1834:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 35)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1836:5 -1
     (nil))
(note 25 23 26 3 NOTE_INSN_DELETED)
(insn 26 25 28 3 (set (reg/f:SI 142)
        (plus:SI (reg/v:SI 135 [ IRQn ])
            (const_int -536813312 [0xffffffffe000e100]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 135 [ IRQn ])
        (nil)))
(insn 28 26 30 3 (set (reg:SI 145 [ MEM[(struct NVIC_Type *)3758153984B].IP[_19] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 142)
                    (const_int 768 [0x300])) [0 MEM[(struct NVIC_Type *)3758153984B].IP[_19]+0 S1 A8]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))
(note 30 28 31 3 NOTE_INSN_DELETED)
(note 31 30 32 3 NOTE_INSN_DELETED)
(insn 32 31 35 3 (set (reg:SI 130 [ _30 ])
        (lshiftrt:SI (reg:SI 145 [ MEM[(struct NVIC_Type *)3758153984B].IP[_19] ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:64 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 145 [ MEM[(struct NVIC_Type *)3758153984B].IP[_19] ])
        (nil)))
      ; pc falls through to BB 5
(code_label 35 32 36 4 38 (nil) [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 39 4 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1840:5 -1
     (nil))
(note 39 37 40 4 NOTE_INSN_DELETED)
(insn 40 39 41 4 (set (reg:SI 149)
        (and:SI (reg/v:SI 135 [ IRQn ])
            (const_int 15 [0xf]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:50 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ IRQn ])
        (nil)))
(note 41 40 42 4 NOTE_INSN_DELETED)
(note 42 41 43 4 NOTE_INSN_DELETED)
(insn 43 42 45 4 (set (reg/f:SI 151)
        (plus:SI (reg:SI 149)
            (const_int -536810244 [0xffffffffe000ecfc]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 45 43 47 4 (set (reg:SI 154 [ MEM[(struct SCB_Type *)3758157056B].SHP[_26] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 151)
                    (const_int 24 [0x18])) [0 MEM[(struct SCB_Type *)3758157056B].SHP[_26]+0 S1 A8]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (nil)))
(note 47 45 48 4 NOTE_INSN_DELETED)
(note 48 47 49 4 NOTE_INSN_DELETED)
(insn 49 48 50 4 (set (reg:SI 130 [ _30 ])
        (lshiftrt:SI (reg:SI 154 [ MEM[(struct SCB_Type *)3758157056B].SHP[_26] ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:64 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 154 [ MEM[(struct SCB_Type *)3758157056B].SHP[_26] ])
        (nil)))
(code_label 50 49 51 5 39 (nil) [0 uses])
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:SI Priority (reg:SI 130 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI PriorityGroup (reg/v:SI 136 [ PriorityGroup ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI pPreemptPriority (reg/v/f:SI 137 [ pPreemptPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 56 55 57 5 (var_location:SI pSubPriority (reg/v/f:SI 138 [ pSubPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1883:22 -1
     (nil))
(debug_insn 58 57 59 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1885:3 -1
     (nil))
(insn 59 58 60 5 (set (reg/v:SI 113 [ PriorityGroupTmp ])
        (and:SI (reg/v:SI 136 [ PriorityGroup ])
            (const_int 7 [0x7]))) "../Drivers/CMSIS/Include/core_cm4.h":1885:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ PriorityGroup ])
        (nil)))
(debug_insn 60 59 61 5 (var_location:SI PriorityGroupTmp (reg/v:SI 113 [ PriorityGroupTmp ])) "../Drivers/CMSIS/Include/core_cm4.h":1885:12 -1
     (nil))
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1886:3 -1
     (nil))
(debug_insn 62 61 63 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1887:3 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1889:3 -1
     (nil))
(insn 64 63 65 5 (set (reg/v:SI 115 [ PreemptPriorityBits ])
        (minus:SI (const_int 7 [0x7])
            (reg/v:SI 113 [ PriorityGroupTmp ]))) "../Drivers/CMSIS/Include/core_cm4.h":1889:31 45 {*arm_subsi3_insn}
     (nil))
(insn 65 64 66 5 (parallel [
            (set (reg/v:SI 115 [ PreemptPriorityBits ])
                (umin:SI (reg/v:SI 115 [ PreemptPriorityBits ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1889:23 973 {*thumb2_uminsi3}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (nil)))
(debug_insn 66 65 67 5 (var_location:SI PreemptPriorityBits (reg/v:SI 115 [ PreemptPriorityBits ])) "../Drivers/CMSIS/Include/core_cm4.h":1889:23 -1
     (nil))
(debug_insn 67 66 68 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1890:3 -1
     (nil))
(insn 68 67 71 5 (set (reg:SI 156)
        (plus:SI (reg/v:SI 113 [ PriorityGroupTmp ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:44 7 {*arm_addsi3}
     (nil))
(insn 71 68 72 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 156)
            (const_int 6 [0x6]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:109 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(jump_insn 72 71 73 5 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 102)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1890:109 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 102)
(note 73 72 74 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 6 (set (reg:SI 117 [ iftmp.5_10 ])
        (plus:SI (reg/v:SI 113 [ PriorityGroupTmp ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:109 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 113 [ PriorityGroupTmp ])
        (nil)))
(note 75 74 76 6 NOTE_INSN_DELETED)
(insn 76 75 77 6 (set (reg:SI 158)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1893:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 157)
        (ashift:SI (reg:SI 158)
            (reg:SI 117 [ iftmp.5_10 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1893:53 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
                (reg:SI 117 [ iftmp.5_10 ]))
            (nil))))
(note 78 77 79 6 NOTE_INSN_DELETED)
(insn 79 78 7 6 (set (reg:SI 134 [ _43 ])
        (and:SI (not:SI (reg:SI 157))
            (reg:SI 130 [ _30 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1893:53 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 7 79 102 6 (set (reg:SI 130 [ _30 ])
        (lshiftrt:SI (reg:SI 130 [ _30 ])
            (reg:SI 117 [ iftmp.5_10 ]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ iftmp.5_10 ])
        (nil)))
      ; pc falls through to BB 8
(code_label 102 7 101 7 41 (nil) [1 uses])
(note 101 102 8 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 8 101 80 7 (set (reg:SI 134 [ _43 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 80 8 81 8 40 (nil) [0 uses])
(note 81 80 82 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 8 (var_location:SI SubPriorityBits (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:23 -1
     (nil))
(debug_insn 83 82 84 8 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1892:3 -1
     (nil))
(insn 84 83 85 8 (set (reg:SI 161)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1892:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 85 84 86 8 (set (reg:SI 160)
        (ashift:SI (reg:SI 161)
            (reg/v:SI 115 [ PreemptPriorityBits ]))) "../Drivers/CMSIS/Include/core_cm4.h":1892:53 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg/v:SI 115 [ PreemptPriorityBits ])
            (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
                    (reg/v:SI 115 [ PreemptPriorityBits ]))
                (nil)))))
(note 86 85 87 8 NOTE_INSN_DELETED)
(insn 87 86 88 8 (set (reg:SI 163)
        (and:SI (not:SI (reg:SI 160))
            (reg:SI 130 [ _30 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1892:53 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 130 [ _30 ])
            (nil))))
(insn 88 87 89 8 (set (mem:SI (reg/v/f:SI 137 [ pPreemptPriority ]) [1 *pPreemptPriority_4(D)+0 S4 A32])
        (reg:SI 163)) "../Drivers/CMSIS/Include/core_cm4.h":1892:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ pPreemptPriority ])
            (nil))))
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1893:3 -1
     (nil))
(insn 90 89 91 8 (set (mem:SI (reg/v/f:SI 138 [ pSubPriority ]) [1 *pSubPriority_5(D)+0 S4 A32])
        (reg:SI 134 [ _43 ])) "../Drivers/CMSIS/Include/core_cm4.h":1893:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ pSubPriority ])
        (expr_list:REG_DEAD (reg:SI 134 [ _43 ])
            (nil))))
(debug_insn 91 90 92 8 (var_location:SI Priority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 92 91 93 8 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 93 92 94 8 (var_location:SI pPreemptPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 94 93 95 8 (var_location:SI pSubPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 95 94 96 8 (var_location:SI PreemptPriorityBits (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 96 95 0 8 (var_location:SI PriorityGroupTmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))

;; Function HAL_NVIC_SetPendingIRQ (HAL_NVIC_SetPendingIRQ, funcdef_no=337, decl_uid=7679, cgraph_uid=341, symbol_order=340)

scanning new insn with uid = 33.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_NVIC_SetPendingIRQ

Dataflow summary:
def_info->table_size = 34, use_info->table_size = 29
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,4u} r123={1d,1u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 65{35d,29u,1e} in 19{19 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 128
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 117 118 123 124 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 117 118 123 124 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 27 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 15 to worklist
  Adding insn 2 to worklist
  Adding insn 33 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
insn_cost 2 for    33: r128:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r119:SI=r128:SI
      REG_DEAD r128:SI
insn_cost 8 for     6: debug begin stmt marker
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug IRQn => r119:SI#0
insn_cost 8 for     9: debug inline entry marker
insn_cost 8 for    10: debug begin stmt marker
insn_cost 4 for    15: cc:CC=cmp(r119:SI,0)
insn_cost 16 for    16: pc={(cc:CC<0)?L31:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 440234148
insn_cost 8 for    18: debug begin stmt marker
insn_cost 4 for    19: r117:SI=r119:SI 0>>0x5
insn_cost 4 for    21: r123:SI=r119:SI&0x1f
      REG_DEAD r119:SI
insn_cost 4 for    22: r124:SI=zero_extend(r123:SI#0)
      REG_DEAD r123:SI
insn_cost 4 for    23: r125:SI=0x1
insn_cost 4 for    24: r118:SI=r125:SI<<r124:SI
      REG_DEAD r125:SI
      REG_DEAD r124:SI
      REG_EQUAL 0x1<<r124:SI
insn_cost 8 for    25: r126:SI=0xffffffffe000e100
insn_cost 4 for    26: r127:SI=r117:SI+0x40
      REG_DEAD r117:SI
insn_cost 4 for    27: [r127:SI*0x4+r126:SI]=r118:SI
      REG_DEAD r127:SI
      REG_DEAD r126:SI
      REG_DEAD r118:SI
insn_cost 8 for    30: debug IRQn => optimized away
allowing combination of insns 2 and 15
original costs 2 + 4 = 6
replacement cost 4
deferring rescan insn with uid = 8.
deferring deletion of insn with uid = 2.
modifying insn i3    15: {cc:CC=cmp(r128:SI,0);r119:SI=r128:SI;}
      REG_DEAD r128:SI
deferring rescan insn with uid = 15.
allowing combination of insns 21 and 22
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 21.
modifying insn i3    22: r124:SI=r119:SI&0x1f
      REG_DEAD r119:SI
deferring rescan insn with uid = 22.
starting the processing of deferred insns
rescanning insn with uid = 8.
rescanning insn with uid = 15.
rescanning insn with uid = 22.
ending the processing of deferred insns


HAL_NVIC_SetPendingIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} 
;;    total ref usage 63{34d,28u,1e} in 17{17 regular + 0 call} insns.
(note 4 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 33 4 2 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":320:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(note 2 33 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":322:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":325:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI IRQn (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":325:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1755:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1757:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 128)
                    (const_int 0 [0])))
            (set (reg/v:SI 119 [ IRQn ])
                (reg:SI 128))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1757:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1757:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 31)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1759:5 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 117 [ _7 ])
        (lshiftrt:SI (reg/v:SI 119 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1759:34 147 {*arm_shiftsi3}
     (nil))
(note 21 19 22 3 NOTE_INSN_DELETED)
(insn 22 21 23 3 (set (reg:SI 124)
        (and:SI (reg/v:SI 119 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1759:81 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ IRQn ])
        (nil)))
(insn 23 22 24 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1759:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 3 (set (reg:SI 118 [ _8 ])
        (ashift:SI (reg:SI 125)
            (reg:SI 124))) "../Drivers/CMSIS/Include/core_cm4.h":1759:45 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 124))
                (nil)))))
(insn 25 24 26 3 (set (reg/f:SI 126)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1759:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 127)
        (plus:SI (reg:SI 117 [ _7 ])
            (const_int 64 [0x40]))) "../Drivers/CMSIS/Include/core_cm4.h":1759:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(insn 27 26 30 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 127)
                    (const_int 4 [0x4]))
                (reg/f:SI 126)) [1 MEM[(struct NVIC_Type *)3758153984B].ISPR[_7]+0 S4 A32])
        (reg:SI 118 [ _8 ])) "../Drivers/CMSIS/Include/core_cm4.h":1759:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/f:SI 126)
            (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
                (nil)))))
(debug_insn 30 27 31 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":325:3 -1
     (nil))
(code_label 31 30 32 4 45 (nil) [1 uses])
(note 32 31 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_NVIC_GetPendingIRQ (HAL_NVIC_GetPendingIRQ, funcdef_no=338, decl_uid=7677, cgraph_uid=342, symbol_order=341)

scanning new insn with uid = 42.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_NVIC_GetPendingIRQ

Dataflow summary:
def_info->table_size = 37, use_info->table_size = 35
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,1u} r115={1d,1u} r120={2d,1u} r121={1d,4u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} 
;;    total ref usage 74{38d,36u,0e} in 22{22 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 131
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 114 115 120 124 125 127 128 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 114 115 120 124 125 127 128 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u31(0){ }u32(7){ }u33(13){ }u34(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 23 to worklist
  Adding insn 36 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 35 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 16 to worklist
  Adding insn 2 to worklist
  Adding insn 42 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
insn_cost 2 for    42: r131:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r121:SI=r131:SI
      REG_DEAD r131:SI
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug begin stmt marker
insn_cost 8 for     9: debug IRQn => r121:SI#0
insn_cost 8 for    10: debug inline entry marker
insn_cost 8 for    11: debug begin stmt marker
insn_cost 4 for    16: cc:CC=cmp(r121:SI,0)
insn_cost 16 for    17: pc={(cc:CC<0)?L41:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 440234148
insn_cost 8 for    19: debug begin stmt marker
insn_cost 4 for    20: r114:SI=r121:SI 0>>0x5
insn_cost 8 for    21: r124:SI=0xffffffffe000e100
insn_cost 4 for    22: r125:SI=r114:SI+0x40
      REG_DEAD r114:SI
insn_cost 12 for    23: r115:SI=[r125:SI*0x4+r124:SI]
      REG_DEAD r125:SI
      REG_DEAD r124:SI
insn_cost 4 for    25: r127:SI=r121:SI&0x1f
      REG_DEAD r121:SI
insn_cost 4 for    26: r128:SI=zero_extend(r127:SI#0)
      REG_DEAD r127:SI
insn_cost 4 for    27: r129:SI=r115:SI 0>>r128:SI
      REG_DEAD r128:SI
      REG_DEAD r115:SI
insn_cost 4 for    28: r120:SI=r129:SI&0x1
      REG_DEAD r129:SI
insn_cost 4 for     4: r120:SI=0
insn_cost 8 for    31: debug IRQn => optimized away
insn_cost 2 for    35: r0:SI=r120:SI
      REG_DEAD r120:SI
insn_cost 8 for    36: use r0:SI
allowing combination of insns 2 and 16
original costs 2 + 4 = 6
replacement cost 4
deferring rescan insn with uid = 9.
deferring deletion of insn with uid = 2.
modifying insn i3    16: {cc:CC=cmp(r131:SI,0);r121:SI=r131:SI;}
      REG_DEAD r131:SI
deferring rescan insn with uid = 16.
allowing combination of insns 25 and 26
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 25.
modifying insn i3    26: r128:SI=r121:SI&0x1f
      REG_DEAD r121:SI
deferring rescan insn with uid = 26.
starting the processing of deferred insns
rescanning insn with uid = 9.
rescanning insn with uid = 16.
rescanning insn with uid = 26.
ending the processing of deferred insns


HAL_NVIC_GetPendingIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,1u} r115={1d,1u} r120={2d,1u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,3u} 
;;    total ref usage 72{37d,35u,0e} in 20{20 regular + 0 call} insns.
(note 5 0 42 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 42 5 2 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":338:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(note 2 42 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":340:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":343:3 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI IRQn (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":343:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1736:26 -1
     (nil))
(debug_insn 11 10 16 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1738:3 -1
     (nil))
(insn 16 11 17 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 131)
                    (const_int 0 [0])))
            (set (reg/v:SI 121 [ IRQn ])
                (reg:SI 131))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1738:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 41)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 41)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1740:5 -1
     (nil))
(insn 20 19 21 3 (set (reg:SI 114 [ _4 ])
        (lshiftrt:SI (reg/v:SI 121 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:54 147 {*arm_shiftsi3}
     (nil))
(insn 21 20 22 3 (set (reg/f:SI 124)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1740:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (reg:SI 125)
        (plus:SI (reg:SI 114 [ _4 ])
            (const_int 64 [0x40]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 23 22 25 3 (set (reg:SI 115 [ _5 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 125)
                    (const_int 4 [0x4]))
                (reg/f:SI 124)) [1 MEM[(struct NVIC_Type *)3758153984B].ISPR[_4]+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1740:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(note 25 23 26 3 NOTE_INSN_DELETED)
(insn 26 25 27 3 (set (reg:SI 128)
        (and:SI (reg/v:SI 121 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:91 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ IRQn ])
        (nil)))
(insn 27 26 28 3 (set (reg:SI 129)
        (lshiftrt:SI (reg:SI 115 [ _5 ])
            (reg:SI 128))) "../Drivers/CMSIS/Include/core_cm4.h":1740:103 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
            (nil))))
(insn 28 27 41 3 (set (reg:SI 120 [ <retval> ])
        (and:SI (reg:SI 129)
            (const_int 1 [0x1]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
      ; pc falls through to BB 5
(code_label 41 28 40 4 51 (nil) [1 uses])
(note 40 41 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 40 31 4 (set (reg:SI 120 [ <retval> ])
        (const_int 0 [0])) "../Drivers/CMSIS/Include/core_cm4.h":1744:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 4 34 4 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":343:10 -1
     (nil))
(code_label 34 31 37 5 49 (nil) [0 uses])
(note 37 34 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 37 36 5 (set (reg/i:SI 0 r0)
        (reg:SI 120 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":344:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ <retval> ])
        (nil)))
(insn 36 35 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":344:1 -1
     (nil))

;; Function HAL_NVIC_ClearPendingIRQ (HAL_NVIC_ClearPendingIRQ, funcdef_no=339, decl_uid=7681, cgraph_uid=343, symbol_order=342)

scanning new insn with uid = 33.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_NVIC_ClearPendingIRQ

Dataflow summary:
def_info->table_size = 34, use_info->table_size = 29
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,4u} r123={1d,1u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 65{35d,29u,1e} in 19{19 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 128
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 117 118 123 124 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 117 118 123 124 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 27 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
  Adding insn 15 to worklist
  Adding insn 2 to worklist
  Adding insn 33 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
insn_cost 2 for    33: r128:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r119:SI=r128:SI
      REG_DEAD r128:SI
insn_cost 8 for     6: debug begin stmt marker
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug IRQn => r119:SI#0
insn_cost 8 for     9: debug inline entry marker
insn_cost 8 for    10: debug begin stmt marker
insn_cost 4 for    15: cc:CC=cmp(r119:SI,0)
insn_cost 16 for    16: pc={(cc:CC<0)?L31:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 440234148
insn_cost 8 for    18: debug begin stmt marker
insn_cost 4 for    19: r117:SI=r119:SI 0>>0x5
insn_cost 4 for    21: r123:SI=r119:SI&0x1f
      REG_DEAD r119:SI
insn_cost 4 for    22: r124:SI=zero_extend(r123:SI#0)
      REG_DEAD r123:SI
insn_cost 4 for    23: r125:SI=0x1
insn_cost 4 for    24: r118:SI=r125:SI<<r124:SI
      REG_DEAD r125:SI
      REG_DEAD r124:SI
      REG_EQUAL 0x1<<r124:SI
insn_cost 8 for    25: r126:SI=0xffffffffe000e100
insn_cost 4 for    26: r127:SI=r117:SI+0x60
      REG_DEAD r117:SI
insn_cost 4 for    27: [r127:SI*0x4+r126:SI]=r118:SI
      REG_DEAD r127:SI
      REG_DEAD r126:SI
      REG_DEAD r118:SI
insn_cost 8 for    30: debug IRQn => optimized away
allowing combination of insns 2 and 15
original costs 2 + 4 = 6
replacement cost 4
deferring rescan insn with uid = 8.
deferring deletion of insn with uid = 2.
modifying insn i3    15: {cc:CC=cmp(r128:SI,0);r119:SI=r128:SI;}
      REG_DEAD r128:SI
deferring rescan insn with uid = 15.
allowing combination of insns 21 and 22
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 21.
modifying insn i3    22: r124:SI=r119:SI&0x1f
      REG_DEAD r119:SI
deferring rescan insn with uid = 22.
starting the processing of deferred insns
rescanning insn with uid = 8.
rescanning insn with uid = 15.
rescanning insn with uid = 22.
ending the processing of deferred insns


HAL_NVIC_ClearPendingIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} 
;;    total ref usage 63{34d,28u,1e} in 17{17 regular + 0 call} insns.
(note 4 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 33 4 2 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":354:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(note 2 33 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":356:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":359:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI IRQn (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":359:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1770:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1772:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 128)
                    (const_int 0 [0])))
            (set (reg/v:SI 119 [ IRQn ])
                (reg:SI 128))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1772:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1772:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 31)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1774:5 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 117 [ _7 ])
        (lshiftrt:SI (reg/v:SI 119 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1774:34 147 {*arm_shiftsi3}
     (nil))
(note 21 19 22 3 NOTE_INSN_DELETED)
(insn 22 21 23 3 (set (reg:SI 124)
        (and:SI (reg/v:SI 119 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1774:81 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ IRQn ])
        (nil)))
(insn 23 22 24 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1774:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 3 (set (reg:SI 118 [ _8 ])
        (ashift:SI (reg:SI 125)
            (reg:SI 124))) "../Drivers/CMSIS/Include/core_cm4.h":1774:45 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 124))
                (nil)))))
(insn 25 24 26 3 (set (reg/f:SI 126)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1774:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 127)
        (plus:SI (reg:SI 117 [ _7 ])
            (const_int 96 [0x60]))) "../Drivers/CMSIS/Include/core_cm4.h":1774:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(insn 27 26 30 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 127)
                    (const_int 4 [0x4]))
                (reg/f:SI 126)) [1 MEM[(struct NVIC_Type *)3758153984B].ICPR[_7]+0 S4 A32])
        (reg:SI 118 [ _8 ])) "../Drivers/CMSIS/Include/core_cm4.h":1774:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/f:SI 126)
            (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
                (nil)))))
(debug_insn 30 27 31 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":359:3 -1
     (nil))
(code_label 31 30 32 4 54 (nil) [1 uses])
(note 32 31 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_NVIC_GetActive (HAL_NVIC_GetActive, funcdef_no=340, decl_uid=7683, cgraph_uid=344, symbol_order=343)

scanning new insn with uid = 41.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_NVIC_GetActive

Dataflow summary:
def_info->table_size = 37, use_info->table_size = 35
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,1u} r115={1d,1u} r120={2d,1u} r121={1d,4u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} 
;;    total ref usage 74{38d,36u,0e} in 21{21 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 131
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 114 115 120 124 125 127 128 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 114 115 120 124 125 127 128 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u31(0){ }u32(7){ }u33(13){ }u34(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 22 to worklist
  Adding insn 35 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 34 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
  Adding insn 4 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 15 to worklist
  Adding insn 2 to worklist
  Adding insn 41 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
insn_cost 2 for    41: r131:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r121:SI=r131:SI
      REG_DEAD r131:SI
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug IRQn => r121:SI#0
insn_cost 8 for     9: debug inline entry marker
insn_cost 8 for    10: debug begin stmt marker
insn_cost 4 for    15: cc:CC=cmp(r121:SI,0)
insn_cost 16 for    16: pc={(cc:CC<0)?L40:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 440234148
insn_cost 8 for    18: debug begin stmt marker
insn_cost 4 for    19: r114:SI=r121:SI 0>>0x5
insn_cost 8 for    20: r124:SI=0xffffffffe000e100
insn_cost 4 for    21: r125:SI=r114:SI+0x80
      REG_DEAD r114:SI
insn_cost 12 for    22: r115:SI=[r125:SI*0x4+r124:SI]
      REG_DEAD r125:SI
      REG_DEAD r124:SI
insn_cost 4 for    24: r127:SI=r121:SI&0x1f
      REG_DEAD r121:SI
insn_cost 4 for    25: r128:SI=zero_extend(r127:SI#0)
      REG_DEAD r127:SI
insn_cost 4 for    26: r129:SI=r115:SI 0>>r128:SI
      REG_DEAD r128:SI
      REG_DEAD r115:SI
insn_cost 4 for    27: r120:SI=r129:SI&0x1
      REG_DEAD r129:SI
insn_cost 4 for     4: r120:SI=0
insn_cost 8 for    30: debug IRQn => optimized away
insn_cost 2 for    34: r0:SI=r120:SI
      REG_DEAD r120:SI
insn_cost 8 for    35: use r0:SI
allowing combination of insns 2 and 15
original costs 2 + 4 = 6
replacement cost 4
deferring rescan insn with uid = 8.
deferring deletion of insn with uid = 2.
modifying insn i3    15: {cc:CC=cmp(r131:SI,0);r121:SI=r131:SI;}
      REG_DEAD r131:SI
deferring rescan insn with uid = 15.
allowing combination of insns 24 and 25
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 24.
modifying insn i3    25: r128:SI=r121:SI&0x1f
      REG_DEAD r121:SI
deferring rescan insn with uid = 25.
starting the processing of deferred insns
rescanning insn with uid = 8.
rescanning insn with uid = 15.
rescanning insn with uid = 25.
ending the processing of deferred insns


HAL_NVIC_GetActive

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,1u} r115={1d,1u} r120={2d,1u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,3u} 
;;    total ref usage 72{37d,35u,0e} in 19{19 regular + 0 call} insns.
(note 5 0 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 41 5 2 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":371:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(note 2 41 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":373:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI IRQn (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":373:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1787:26 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1789:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 131)
                    (const_int 0 [0])))
            (set (reg/v:SI 121 [ IRQn ])
                (reg:SI 131))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1789:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1789:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 40)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1791:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 114 [ _4 ])
        (lshiftrt:SI (reg/v:SI 121 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:54 147 {*arm_shiftsi3}
     (nil))
(insn 20 19 21 3 (set (reg/f:SI 124)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1791:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (reg:SI 125)
        (plus:SI (reg:SI 114 [ _4 ])
            (const_int 128 [0x80]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 22 21 24 3 (set (reg:SI 115 [ _5 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 125)
                    (const_int 4 [0x4]))
                (reg/f:SI 124)) [1 MEM[(struct NVIC_Type *)3758153984B].IABR[_4]+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1791:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(note 24 22 25 3 NOTE_INSN_DELETED)
(insn 25 24 26 3 (set (reg:SI 128)
        (and:SI (reg/v:SI 121 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:91 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ IRQn ])
        (nil)))
(insn 26 25 27 3 (set (reg:SI 129)
        (lshiftrt:SI (reg:SI 115 [ _5 ])
            (reg:SI 128))) "../Drivers/CMSIS/Include/core_cm4.h":1791:103 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
            (nil))))
(insn 27 26 40 3 (set (reg:SI 120 [ <retval> ])
        (and:SI (reg:SI 129)
            (const_int 1 [0x1]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
      ; pc falls through to BB 5
(code_label 40 27 39 4 60 (nil) [1 uses])
(note 39 40 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 39 30 4 (set (reg:SI 120 [ <retval> ])
        (const_int 0 [0])) "../Drivers/CMSIS/Include/core_cm4.h":1795:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 4 33 4 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":373:10 -1
     (nil))
(code_label 33 30 36 5 58 (nil) [0 uses])
(note 36 33 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 34 36 35 5 (set (reg/i:SI 0 r0)
        (reg:SI 120 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":374:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ <retval> ])
        (nil)))
(insn 35 34 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":374:1 -1
     (nil))

;; Function HAL_SYSTICK_CLKSourceConfig (HAL_SYSTICK_CLKSourceConfig, funcdef_no=341, decl_uid=7685, cgraph_uid=345, symbol_order=344)

scanning new insn with uid = 31.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_SYSTICK_CLKSourceConfig

Dataflow summary:
def_info->table_size = 33, use_info->table_size = 30
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r120={1d,2u} r122={1d,1u} 
;;    total ref usage 65{34d,31u,0e} in 16{16 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 117 122
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115 116 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 115 116 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 14 to worklist
  Adding insn 12 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 24 to worklist
  Adding insn 22 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 8 to worklist
  Adding insn 2 to worklist
  Adding insn 31 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
insn_cost 2 for    31: r122:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r117:SI=r122:SI
      REG_DEAD r122:SI
insn_cost 8 for     6: debug begin stmt marker
insn_cost 8 for     7: debug begin stmt marker
insn_cost 4 for     8: cc:CC=cmp(r117:SI,0x4)
      REG_DEAD r117:SI
insn_cost 16 for     9: pc={(cc:CC!=0)?L19:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 708669604
insn_cost 8 for    11: debug begin stmt marker
insn_cost 4 for    12: r118:SI=0xffffffffe000e000
insn_cost 12 for    13: r113:SI=[r118:SI+0x10]
insn_cost 4 for    14: r114:SI=r113:SI|0x4
      REG_DEAD r113:SI
insn_cost 4 for    16: [r118:SI+0x10]=r114:SI
      REG_DEAD r118:SI
      REG_DEAD r114:SI
insn_cost 8 for    21: debug begin stmt marker
insn_cost 4 for    22: r120:SI=0xffffffffe000e000
insn_cost 12 for    23: r115:SI=[r120:SI+0x10]
insn_cost 4 for    24: r116:SI=r115:SI&0xfffffffffffffffb
      REG_DEAD r115:SI
insn_cost 4 for    26: [r120:SI+0x10]=r116:SI
      REG_DEAD r120:SI
      REG_DEAD r116:SI
allowing combination of insns 2 and 8
original costs 2 + 4 = 6
replacement cost 4
deferring deletion of insn with uid = 2.
modifying insn i3     8: cc:CC=cmp(r122:SI,0x4)
      REG_DEAD r122:SI
deferring rescan insn with uid = 8.
starting the processing of deferred insns
rescanning insn with uid = 8.
ending the processing of deferred insns


HAL_SYSTICK_CLKSourceConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r118={1d,2u} r120={1d,2u} r122={1d,1u} 
;;    total ref usage 63{33d,30u,0e} in 15{15 regular + 0 call} insns.
(note 4 0 31 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 31 4 2 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ CLKSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":385:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ CLKSource ])
        (nil)))
(note 2 31 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":387:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":388:3 -1
     (nil))
(insn 8 7 9 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":388:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":388:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 19)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 12 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:5 -1
     (nil))
(insn 12 11 13 3 (set (reg/f:SI 118)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 118)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 16 3 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 16 14 19 3 (set (mem/v:SI (plus:SI (reg/f:SI 118)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
      ; pc falls through to BB 5
(code_label 19 16 20 4 64 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:5 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:SI 120)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 26 4 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 26 24 29 4 (set (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(code_label 29 26 30 5 63 (nil) [0 uses])
(note 30 29 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_SYSTICK_Callback (HAL_SYSTICK_Callback, funcdef_no=343, decl_uid=7689, cgraph_uid=347, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSTICK_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":416:1 -1
     (nil))

;; Function HAL_SYSTICK_IRQHandler (HAL_SYSTICK_IRQHandler, funcdef_no=342, decl_uid=7687, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 8 for     5: debug begin stmt marker
insn_cost 8 for     6: call [`HAL_SYSTICK_Callback'] argc:0
      REG_CALL_DECL `HAL_SYSTICK_Callback'
starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSTICK_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 114{106d,8u,0e} in 2{1 regular + 1 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":404:3 -1
     (nil))
(call_insn 6 5 0 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SYSTICK_Callback") [flags 0x3]  <function_decl 00000000074e4300 HAL_SYSTICK_Callback>) [0 HAL_SYSTICK_Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":404:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SYSTICK_Callback") [flags 0x3]  <function_decl 00000000074e4300 HAL_SYSTICK_Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; Function HAL_MPU_Enable (HAL_MPU_Enable, funcdef_no=344, decl_uid=7691, cgraph_uid=348, symbol_order=347)

scanning new insn with uid = 20.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_MPU_Enable

Dataflow summary:
def_info->table_size = 28, use_info->table_size = 11
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 41{29d,12u,0e} in 14{14 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
  Adding insn 20 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
insn_cost 2 for    20: r116:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r114:SI=r116:SI
      REG_DEAD r116:SI
insn_cost 8 for     6: debug begin stmt marker
insn_cost 4 for     7: r113:SI=r114:SI|0x1
      REG_DEAD r114:SI
insn_cost 8 for     8: r115:SI=0xffffffffe000ed00
insn_cost 4 for     9: [r115:SI+0x94]=r113:SI
      REG_DEAD r115:SI
      REG_DEAD r113:SI
insn_cost 8 for    10: debug begin stmt marker
insn_cost 8 for    11: debug inline entry marker
insn_cost 8 for    12: debug begin stmt marker
insn_cost 8 for    13: {asm_operands;clobber [scratch];}
insn_cost 8 for    14: debug begin stmt marker
insn_cost 8 for    15: debug inline entry marker
insn_cost 8 for    16: debug begin stmt marker
insn_cost 8 for    17: {asm_operands;clobber [scratch];}
allowing combination of insns 2 and 7
original costs 2 + 4 = 6
replacement cost 4
deferring deletion of insn with uid = 2.
modifying insn i3     7: r113:SI=r116:SI|0x1
      REG_DEAD r116:SI
deferring rescan insn with uid = 7.
starting the processing of deferred insns
rescanning insn with uid = 7.
ending the processing of deferred insns


HAL_MPU_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 13{13 regular + 0 call} insns.
(note 4 0 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 20 4 2 2 (set (reg:SI 116)
        (reg:SI 0 r0 [ MPU_Control ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":431:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ MPU_Control ])
        (nil)))
(note 2 20 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (ior:SI (reg:SI 116)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:28 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 115)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 148 [0x94])) [1 MEM[(struct MPU_Type *)3758157200B].CTRL+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":436:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 13 12 14 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":437:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":933:27 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(insn 17 16 0 2 (parallel [
            (asm_operands/v ("isb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:935)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))

;; Function HAL_MPU_Disable (HAL_MPU_Disable, funcdef_no=345, decl_uid=7693, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 8 for     5: debug begin stmt marker
insn_cost 8 for     6: debug inline entry marker
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: {asm_operands;clobber [scratch];}
insn_cost 8 for     9: debug begin stmt marker
insn_cost 8 for    10: r113:SI=0xffffffffe000ed00
insn_cost 4 for    11: r114:SI=0
insn_cost 4 for    12: [r113:SI+0x94]=r114:SI
      REG_DEAD r114:SI
      REG_DEAD r113:SI
starting the processing of deferred insns
ending the processing of deferred insns


HAL_MPU_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 36{27d,9u,0e} in 8{8 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":448:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":955:27 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":957:3 -1
     (nil))
(insn 8 7 9 2 (parallel [
            (asm_operands/v ("dmb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:957)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":957:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 113)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 0 2 (set (mem/v:SI (plus:SI (reg/f:SI 113)
                (const_int 148 [0x94])) [1 MEM[(struct MPU_Type *)3758157200B].CTRL+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/f:SI 113)
            (nil))))

;; Function HAL_MPU_ConfigRegion (HAL_MPU_ConfigRegion, funcdef_no=346, decl_uid=7695, cgraph_uid=350, symbol_order=349)

scanning new insn with uid = 72.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_MPU_ConfigRegion

Dataflow summary:
def_info->table_size = 55, use_info->table_size = 67
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,1u} r115={1d,4u} r116={1d,1u} r143={1d,1u} r150={1d,11u} r151={1d,5u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r181={1d,1u} 
;;    total ref usage 124{56d,68u,0e} in 53{53 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 115 150 151 181
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 114 115 150 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 150 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 150 151

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 150 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 150 151
;; lr  def 	 116 143 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 150 151
;; live  gen 	 116 143 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 151
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u64(7){ }u65(13){ }u66(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 55 to worklist
  Adding insn 28 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 150 151
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 2 to worklist
  Adding insn 72 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
insn_cost 2 for    72: r181:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r150:SI=r181:SI
      REG_DEAD r181:SI
insn_cost 8 for     6: debug begin stmt marker
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug begin stmt marker
insn_cost 12 for     9: r114:SI=zero_extend([r150:SI+0x1])
insn_cost 8 for    10: r151:SI=0xffffffffe000ed00
insn_cost 4 for    11: [r151:SI+0x98]=r114:SI
      REG_DEAD r114:SI
insn_cost 8 for    12: debug begin stmt marker
insn_cost 12 for    13: r115:SI=zero_extend([r150:SI])
insn_cost 4 for    14: cc:CC=cmp(r115:SI,0)
insn_cost 16 for    15: pc={(cc:CC==0)?L58:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
insn_cost 8 for    17: debug begin stmt marker
insn_cost 8 for    18: debug begin stmt marker
insn_cost 8 for    19: debug begin stmt marker
insn_cost 8 for    20: debug begin stmt marker
insn_cost 8 for    21: debug begin stmt marker
insn_cost 8 for    22: debug begin stmt marker
insn_cost 8 for    23: debug begin stmt marker
insn_cost 8 for    24: debug begin stmt marker
insn_cost 8 for    25: debug begin stmt marker
insn_cost 12 for    26: r116:SI=[r150:SI+0x4]
insn_cost 4 for    28: [r151:SI+0x9c]=r116:SI
      REG_DEAD r116:SI
insn_cost 8 for    29: debug begin stmt marker
insn_cost 12 for    30: r153:SI=zero_extend([r150:SI+0xc])
insn_cost 4 for    31: r154:SI=r153:SI<<0x1c
      REG_DEAD r153:SI
insn_cost 12 for    32: r155:SI=zero_extend([r150:SI+0xb])
insn_cost 4 for    33: r156:SI=r155:SI<<0x18
      REG_DEAD r155:SI
insn_cost 4 for    34: r157:SI=r154:SI|r156:SI
      REG_DEAD r156:SI
      REG_DEAD r154:SI
insn_cost 4 for    35: r158:SI=r157:SI|r115:SI
      REG_DEAD r157:SI
      REG_DEAD r115:SI
insn_cost 12 for    36: r159:SI=zero_extend([r150:SI+0xa])
insn_cost 4 for    37: r160:SI=r159:SI<<0x13
      REG_DEAD r159:SI
insn_cost 4 for    38: r161:SI=r158:SI|r160:SI
      REG_DEAD r160:SI
      REG_DEAD r158:SI
insn_cost 12 for    39: r162:SI=zero_extend([r150:SI+0xd])
insn_cost 4 for    40: r163:SI=r162:SI<<0x12
      REG_DEAD r162:SI
insn_cost 4 for    41: r164:SI=r161:SI|r163:SI
      REG_DEAD r163:SI
      REG_DEAD r161:SI
insn_cost 12 for    42: r165:SI=zero_extend([r150:SI+0xe])
insn_cost 4 for    43: r166:SI=r165:SI<<0x11
      REG_DEAD r165:SI
insn_cost 4 for    44: r167:SI=r164:SI|r166:SI
      REG_DEAD r166:SI
      REG_DEAD r164:SI
insn_cost 12 for    45: r168:SI=zero_extend([r150:SI+0xf])
insn_cost 4 for    46: r169:SI=r168:SI<<0x10
      REG_DEAD r168:SI
insn_cost 4 for    47: r170:SI=r167:SI|r169:SI
      REG_DEAD r169:SI
      REG_DEAD r167:SI
insn_cost 12 for    48: r171:SI=zero_extend([r150:SI+0x9])
insn_cost 4 for    49: r172:SI=r171:SI<<0x8
      REG_DEAD r171:SI
insn_cost 4 for    50: r173:SI=r170:SI|r172:SI
      REG_DEAD r172:SI
      REG_DEAD r170:SI
insn_cost 12 for    51: r174:SI=zero_extend([r150:SI+0x8])
      REG_DEAD r150:SI
insn_cost 4 for    52: r175:SI=r174:SI<<0x1
      REG_DEAD r174:SI
insn_cost 4 for    53: r143:SI=r173:SI|r175:SI
      REG_DEAD r175:SI
      REG_DEAD r173:SI
insn_cost 4 for    55: [r151:SI+0xa0]=r143:SI
      REG_DEAD r151:SI
      REG_DEAD r143:SI
insn_cost 8 for    60: debug begin stmt marker
insn_cost 4 for    63: [r151:SI+0x9c]=r115:SI
insn_cost 8 for    64: debug begin stmt marker
insn_cost 4 for    67: [r151:SI+0xa0]=r115:SI
      REG_DEAD r151:SI
      REG_DEAD r115:SI
allowing combination of insns 14 and 15
original costs 4 + 16 = 20
replacement cost 16
deferring deletion of insn with uid = 14.
modifying insn i3    15: {pc={(r115:SI==0)?L58:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_BR_PROB 536870916
deferring rescan insn with uid = 15.
allowing combination of insns 31 and 34
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 31.
modifying insn i3    34: r157:SI=r153:SI<<0x1c|r156:SI
      REG_DEAD r153:SI
      REG_DEAD r156:SI
deferring rescan insn with uid = 34.
allowing combination of insns 37 and 38
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 37.
modifying insn i3    38: r161:SI=r159:SI<<0x13|r158:SI
      REG_DEAD r159:SI
      REG_DEAD r158:SI
deferring rescan insn with uid = 38.
allowing combination of insns 40 and 41
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 40.
modifying insn i3    41: r164:SI=r162:SI<<0x12|r161:SI
      REG_DEAD r162:SI
      REG_DEAD r161:SI
deferring rescan insn with uid = 41.
allowing combination of insns 43 and 44
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 43.
modifying insn i3    44: r167:SI=r165:SI<<0x11|r164:SI
      REG_DEAD r165:SI
      REG_DEAD r164:SI
deferring rescan insn with uid = 44.
allowing combination of insns 46 and 47
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 46.
modifying insn i3    47: r170:SI=r168:SI<<0x10|r167:SI
      REG_DEAD r168:SI
      REG_DEAD r167:SI
deferring rescan insn with uid = 47.
allowing combination of insns 49 and 50
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 49.
modifying insn i3    50: r173:SI=r171:SI<<0x8|r170:SI
      REG_DEAD r171:SI
      REG_DEAD r170:SI
deferring rescan insn with uid = 50.
allowing combination of insns 52 and 53
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 52.
modifying insn i3    53: r143:SI=r174:SI<<0x1|r173:SI
      REG_DEAD r174:SI
      REG_DEAD r173:SI
deferring rescan insn with uid = 53.
starting the processing of deferred insns
rescanning insn with uid = 15.
rescanning insn with uid = 34.
rescanning insn with uid = 38.
rescanning insn with uid = 41.
rescanning insn with uid = 44.
rescanning insn with uid = 47.
rescanning insn with uid = 50.
rescanning insn with uid = 53.
ending the processing of deferred insns


HAL_MPU_ConfigRegion

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,5u} r103={1d,4u} r114={1d,1u} r115={1d,4u} r116={1d,1u} r143={1d,1u} r150={1d,11u} r151={1d,5u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r181={1d,1u} 
;;    total ref usage 109{49d,60u,0e} in 45{45 regular + 0 call} insns.
(note 4 0 72 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 72 4 2 2 (set (reg:SI 181)
        (reg:SI 0 r0 [ MPU_Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":462:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ MPU_Init ])
        (nil)))
(insn 2 72 3 2 (set (reg/v/f:SI 150 [ MPU_Init ])
        (reg:SI 181)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":462:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":464:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":465:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:3 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 1 [0x1])) [0 MPU_Init_40(D)->Number+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:22 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 151)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 152 [0x98])) [1 MEM[(struct MPU_Type *)3758157200B].RNR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":470:3 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 150 [ MPU_Init ]) [0 MPU_Init_40(D)->Enable+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":470:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 14 13 15 2 NOTE_INSN_DELETED)
(jump_insn 15 14 16 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 115 [ _3 ])
                        (const_int 0 [0]))
                    (label_ref 58)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":470:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 58)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":473:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":474:5 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":475:5 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":476:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":477:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":478:5 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":479:5 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":480:5 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":482:5 -1
     (nil))
(insn 26 25 28 3 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                (const_int 4 [0x4])) [1 MPU_Init_40(D)->BaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":482:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 26 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 156 [0x9c])) [1 MEM[(struct MPU_Type *)3758157200B].RBAR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":482:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:5 -1
     (nil))
(insn 30 29 31 3 (set (reg:SI 153 [ MPU_Init_40(D)->DisableExec ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 12 [0xc])) [0 MPU_Init_40(D)->DisableExec+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 31 30 32 3 NOTE_INSN_DELETED)
(insn 32 31 33 3 (set (reg:SI 155 [ MPU_Init_40(D)->AccessPermission ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 11 [0xb])) [0 MPU_Init_40(D)->AccessPermission+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":484:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 33 32 34 3 (set (reg:SI 156)
        (ashift:SI (reg:SI 155 [ MPU_Init_40(D)->AccessPermission ])
            (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":484:57 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ MPU_Init_40(D)->AccessPermission ])
        (nil)))
(insn 34 33 35 3 (set (reg:SI 157)
        (ior:SI (ashift:SI (reg:SI 153 [ MPU_Init_40(D)->DisableExec ])
                (const_int 28 [0x1c]))
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 153 [ MPU_Init_40(D)->DisableExec ])
        (expr_list:REG_DEAD (reg:SI 156)
            (nil))))
(insn 35 34 36 3 (set (reg:SI 158)
        (ior:SI (reg:SI 157)
            (reg:SI 115 [ _3 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(insn 36 35 37 3 (set (reg:SI 159 [ MPU_Init_40(D)->TypeExtField ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 10 [0xa])) [0 MPU_Init_40(D)->TypeExtField+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":485:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 37 36 38 3 NOTE_INSN_DELETED)
(insn 38 37 39 3 (set (reg:SI 161)
        (ior:SI (ashift:SI (reg:SI 159 [ MPU_Init_40(D)->TypeExtField ])
                (const_int 19 [0x13]))
            (reg:SI 158))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 159 [ MPU_Init_40(D)->TypeExtField ])
        (expr_list:REG_DEAD (reg:SI 158)
            (nil))))
(insn 39 38 40 3 (set (reg:SI 162 [ MPU_Init_40(D)->IsShareable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 13 [0xd])) [0 MPU_Init_40(D)->IsShareable+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":486:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 40 39 41 3 NOTE_INSN_DELETED)
(insn 41 40 42 3 (set (reg:SI 164)
        (ior:SI (ashift:SI (reg:SI 162 [ MPU_Init_40(D)->IsShareable ])
                (const_int 18 [0x12]))
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 162 [ MPU_Init_40(D)->IsShareable ])
        (expr_list:REG_DEAD (reg:SI 161)
            (nil))))
(insn 42 41 43 3 (set (reg:SI 165 [ MPU_Init_40(D)->IsCacheable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 14 [0xe])) [0 MPU_Init_40(D)->IsCacheable+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":487:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 43 42 44 3 NOTE_INSN_DELETED)
(insn 44 43 45 3 (set (reg:SI 167)
        (ior:SI (ashift:SI (reg:SI 165 [ MPU_Init_40(D)->IsCacheable ])
                (const_int 17 [0x11]))
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 165 [ MPU_Init_40(D)->IsCacheable ])
        (expr_list:REG_DEAD (reg:SI 164)
            (nil))))
(insn 45 44 46 3 (set (reg:SI 168 [ MPU_Init_40(D)->IsBufferable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 15 [0xf])) [0 MPU_Init_40(D)->IsBufferable+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":488:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 46 45 47 3 NOTE_INSN_DELETED)
(insn 47 46 48 3 (set (reg:SI 170)
        (ior:SI (ashift:SI (reg:SI 168 [ MPU_Init_40(D)->IsBufferable ])
                (const_int 16 [0x10]))
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 168 [ MPU_Init_40(D)->IsBufferable ])
        (expr_list:REG_DEAD (reg:SI 167)
            (nil))))
(insn 48 47 49 3 (set (reg:SI 171 [ MPU_Init_40(D)->SubRegionDisable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 9 [0x9])) [0 MPU_Init_40(D)->SubRegionDisable+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":489:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 49 48 50 3 NOTE_INSN_DELETED)
(insn 50 49 51 3 (set (reg:SI 173)
        (ior:SI (ashift:SI (reg:SI 171 [ MPU_Init_40(D)->SubRegionDisable ])
                (const_int 8 [0x8]))
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 171 [ MPU_Init_40(D)->SubRegionDisable ])
        (expr_list:REG_DEAD (reg:SI 170)
            (nil))))
(insn 51 50 52 3 (set (reg:SI 174 [ MPU_Init_40(D)->Size ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 8 [0x8])) [0 MPU_Init_40(D)->Size+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 150 [ MPU_Init ])
        (nil)))
(note 52 51 53 3 NOTE_INSN_DELETED)
(insn 53 52 55 3 (set (reg:SI 143 [ _37 ])
        (ior:SI (ashift:SI (reg:SI 174 [ MPU_Init_40(D)->Size ])
                (const_int 1 [0x1]))
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 174 [ MPU_Init_40(D)->Size ])
        (expr_list:REG_DEAD (reg:SI 173)
            (nil))))
(insn 55 53 58 3 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 160 [0xa0])) [1 MEM[(struct MPU_Type *)3758157200B].RASR+0 S4 A64])
        (reg:SI 143 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_DEAD (reg:SI 143 [ _37 ])
            (nil))))
      ; pc falls through to BB 5
(code_label 58 55 59 4 76 (nil) [1 uses])
(note 59 58 60 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 63 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":495:5 -1
     (nil))
(insn 63 60 64 4 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 156 [0x9c])) [1 MEM[(struct MPU_Type *)3758157200B].RBAR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":495:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 64 63 67 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":496:5 -1
     (nil))
(insn 67 64 70 4 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 160 [0xa0])) [1 MEM[(struct MPU_Type *)3758157200B].RASR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":496:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(code_label 70 67 71 5 75 (nil) [0 uses])
(note 71 70 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

;; Combiner totals: 428 attempts, 428 substitutions (60 requiring new space),
;; 47 successes.
