###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon May 24 22:59:41 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/inp_code_reg_13_/CP 
Endpoint:   test_pe/inp_code_reg_13_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[29]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.163
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[29] v |              | 0.066 |       |   0.154 |    0.064 | 
     | test_pe/inp_code_reg_13_ |                   | DFCNQD1BWP40 | 0.073 | 0.009 |   0.163 |    0.073 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.035 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.033 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.026 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.031 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.127 | 
     | test_pe/inp_code_reg_13_           |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.128 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/inp_code_reg_5_/CP 
Endpoint:   test_pe/inp_code_reg_5_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[21]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.164
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[21] v |              | 0.062 |       |   0.156 |    0.065 | 
     | test_pe/inp_code_reg_5_ |                   | DFCNQD1BWP40 | 0.068 | 0.009 |   0.164 |    0.074 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.034 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.032 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.027 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.032 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.128 | 
     | test_pe/inp_code_reg_5_            |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.129 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_13_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_13_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[13]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.157
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |                   |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                                           | config_data[13] v |              | 0.064 |       |   0.152 |    0.061 | 
     | test_pe/test_debug_data/debug_val_reg_13_ |                   | DFCNQD1BWP40 | 0.071 | 0.005 |   0.157 |    0.066 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.034 | 
     | CTS_ccl_a_buf_00010                                |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |   -0.032 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.030 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40 | 0.064 | 0.008 |  -0.053 |    0.039 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.081 | 0.086 |   0.034 |    0.125 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_13_          |             | DFCNQD1BWP40 | 0.081 | 0.000 |   0.034 |    0.126 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_14_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_14_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[14]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.157
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |                   |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                                           | config_data[14] v |              | 0.066 |       |   0.151 |    0.059 | 
     | test_pe/test_debug_data/debug_val_reg_14_ |                   | DFCNQD1BWP40 | 0.076 | 0.006 |   0.157 |    0.065 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.033 | 
     | CTS_ccl_a_buf_00010                                |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |   -0.032 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.031 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40 | 0.064 | 0.008 |  -0.053 |    0.039 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.081 | 0.086 |   0.034 |    0.125 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_14_          |             | DFCNQD1BWP40 | 0.081 | 0.000 |   0.034 |    0.126 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_9_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[9]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.155
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.160
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                                          |                  |              |       |        |  Time   |   Time   | 
     |------------------------------------------+------------------+--------------+-------+--------+---------+----------| 
     |                                          | config_data[9] v |              | 0.084 |        |   0.160 |    0.069 | 
     | test_pe/test_debug_data/debug_val_reg_9_ |                  | DFCNQD1BWP40 | 0.085 | -0.005 |   0.155 |    0.064 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.033 | 
     | CTS_ccl_a_buf_00010                                |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |   -0.032 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.031 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40 | 0.064 | 0.008 |  -0.053 |    0.039 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.081 | 0.086 |   0.034 |    0.125 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_9_           |             | DFCNQD1BWP40 | 0.081 | 0.001 |   0.034 |    0.126 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/inp_code_reg_0_/CP 
Endpoint:   test_pe/inp_code_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[16]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.164
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[16] v |              | 0.059 |       |   0.148 |    0.057 | 
     | test_pe/inp_code_reg_0_ |                   | DFCNQD1BWP40 | 0.075 | 0.015 |   0.164 |    0.073 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.033 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.032 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.028 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.032 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.129 | 
     | test_pe/inp_code_reg_0_            |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.130 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin cb_data0/config_cb_reg_28_/CP 
Endpoint:   cb_data0/config_cb_reg_28_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[28]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.161
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[28] v |                            | 0.064 |       |   0.153 |    0.061 | 
     | cb_data0                   | config_data[28] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.161 |    0.069 | 
     | cb_data0/config_cb_reg_28_ |                   | DFCNQD1BWP40               | 0.070 | 0.008 |   0.161 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.032 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.029 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.128 | 
     | cb_data0/config_cb_reg_28_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.129 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/inp_code_reg_12_/CP 
Endpoint:   test_pe/inp_code_reg_12_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[28]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.166
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[28] v |              | 0.064 |       |   0.153 |    0.061 | 
     | test_pe/inp_code_reg_12_ |                   | DFCNQD1BWP40 | 0.071 | 0.012 |   0.166 |    0.073 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.032 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.029 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.034 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.130 | 
     | test_pe/inp_code_reg_12_           |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.131 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/inp_code_reg_1_/CP 
Endpoint:   test_pe/inp_code_reg_1_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[17]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.167
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[17] v |              | 0.055 |       |   0.148 |    0.054 | 
     | test_pe/inp_code_reg_1_ |                   | DFCNQD1BWP40 | 0.069 | 0.019 |   0.167 |    0.073 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.031 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.030 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.034 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.131 | 
     | test_pe/inp_code_reg_1_            |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.132 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin cb_data0/config_cb_reg_29_/CP 
Endpoint:   cb_data0/config_cb_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.162
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[29] v |                            | 0.066 |       |   0.154 |    0.060 | 
     | cb_data0                   | config_data[29] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.162 |    0.068 | 
     | cb_data0/config_cb_reg_29_ |                   | DFCNQD1BWP40               | 0.073 | 0.009 |   0.162 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.031 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.030 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.037 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.130 | 
     | cb_data0/config_cb_reg_29_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.131 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin cb_data0/config_cb_reg_21_/CP 
Endpoint:   cb_data0/config_cb_reg_21_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[21]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.163
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[21] v |                            | 0.062 |       |   0.156 |    0.061 | 
     | cb_data0                   | config_data[21] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.163 |    0.069 | 
     | cb_data0/config_cb_reg_21_ |                   | DFCNQD1BWP40               | 0.068 | 0.007 |   0.163 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.031 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.029 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.030 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.037 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.130 | 
     | cb_data0/config_cb_reg_21_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.131 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin cb_data0/config_cb_reg_17_/CP 
Endpoint:   cb_data0/config_cb_reg_17_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[17]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.163
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[17] v |                            | 0.055 |       |   0.148 |    0.054 | 
     | cb_data0                   | config_data[17] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.163 |    0.069 | 
     | cb_data0/config_cb_reg_17_ |                   | DFCNQD1BWP40               | 0.068 | 0.015 |   0.163 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.031 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.029 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.030 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.037 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.130 | 
     | cb_data0/config_cb_reg_17_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.131 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/inp_code_reg_8_/CP 
Endpoint:   test_pe/inp_code_reg_8_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[24]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.039
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.169
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[24] v |              | 0.064 |       |   0.155 |    0.060 | 
     | test_pe/inp_code_reg_8_ |                   | DFCNQD1BWP40 | 0.070 | 0.014 |   0.169 |    0.074 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.029 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.032 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.036 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.133 | 
     | test_pe/inp_code_reg_8_            |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.039 |    0.134 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/inp_code_reg_6_/CP 
Endpoint:   test_pe/inp_code_reg_6_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[22]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.168
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.157
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[22] v |              | 0.068 |       |   0.157 |    0.061 | 
     | test_pe/inp_code_reg_6_ |                   | DFCNQD1BWP40 | 0.074 | 0.012 |   0.168 |    0.073 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.029 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.032 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.037 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.133 | 
     | test_pe/inp_code_reg_6_            |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.134 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_6_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[6]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.062
  Arrival Time                  0.158
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.163
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                                          |                  |              |       |        |  Time   |   Time   | 
     |------------------------------------------+------------------+--------------+-------+--------+---------+----------| 
     |                                          | config_data[6] v |              | 0.095 |        |   0.163 |    0.067 | 
     | test_pe/test_debug_data/debug_val_reg_6_ |                  | DFCNQD1BWP40 | 0.097 | -0.005 |   0.158 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.029 | 
     | CTS_ccl_a_buf_00010                                |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.035 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40 | 0.064 | 0.008 |  -0.053 |    0.043 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.081 | 0.086 |   0.034 |    0.130 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_6_           |             | DFCNQD1BWP40 | 0.081 | 0.001 |   0.034 |    0.130 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/inp_code_reg_7_/CP 
Endpoint:   test_pe/inp_code_reg_7_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[23]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.169
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[23] v |              | 0.065 |       |   0.155 |    0.059 | 
     | test_pe/inp_code_reg_7_ |                   | DFCNQD1BWP40 | 0.072 | 0.014 |   0.169 |    0.073 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.029 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.032 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.037 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.133 | 
     | test_pe/inp_code_reg_7_            |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.134 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin cb_bit2/config_cb_reg_28_/CP 
Endpoint:   cb_bit2/config_cb_reg_28_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[28]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.164
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[28] v |                            | 0.064 |       |   0.153 |    0.057 | 
     | cb_bit2                   | config_data[28] v | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.164 |    0.068 | 
     | cb_bit2/config_cb_reg_28_ |                   | DFCNQD1BWP40               | 0.071 | 0.011 |   0.164 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.029 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.033 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.006 |  -0.057 |    0.039 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.091 |   0.034 |    0.130 | 
     | cb_bit2/config_cb_reg_28_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.036 |    0.132 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin cb_bit2/config_cb_reg_29_/CP 
Endpoint:   cb_bit2/config_cb_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.164
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[29] v |                            | 0.066 |       |   0.154 |    0.057 | 
     | cb_bit2                   | config_data[29] v | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.164 |    0.068 | 
     | cb_bit2/config_cb_reg_29_ |                   | DFCNQD1BWP40               | 0.073 | 0.011 |   0.164 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.029 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.033 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.006 |  -0.057 |    0.039 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.091 |   0.034 |    0.130 | 
     | cb_bit2/config_cb_reg_29_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.036 |    0.133 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin cb_data0/config_cb_reg_31_/CP 
Endpoint:   cb_data0/config_cb_reg_31_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[31]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.164
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[31] v |                            | 0.068 |       |   0.156 |    0.060 | 
     | cb_data0                   | config_data[31] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.164 |    0.068 | 
     | cb_data0/config_cb_reg_31_ |                   | DFCNQD1BWP40               | 0.074 | 0.008 |   0.164 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.028 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.033 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.040 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.132 | 
     | cb_data0/config_cb_reg_31_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.036 |    0.133 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_4_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[4]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.161
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.160
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |                  |              |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------+--------------+-------+-------+---------+----------| 
     |                                          | config_data[4] v |              | 0.086 |       |   0.160 |    0.063 | 
     | test_pe/test_debug_data/debug_val_reg_4_ |                  | DFCNQD1BWP40 | 0.088 | 0.001 |   0.161 |    0.064 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.028 | 
     | CTS_ccl_a_buf_00010                                |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.036 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40 | 0.064 | 0.008 |  -0.053 |    0.044 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.081 | 0.086 |   0.034 |    0.131 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_4_           |             | DFCNQD1BWP40 | 0.081 | 0.000 |   0.034 |    0.131 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_1b/config_ungate_reg_28_/CP 
Endpoint:   sb_1b/config_ungate_reg_28_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[28]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.163
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[28] v |                            | 0.064 |       |   0.153 |    0.056 | 
     | sb_1b                       | config_data[28] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.163 |    0.066 | 
     | sb_1b/config_ungate_reg_28_ |                   | DFCNQD1BWP40               | 0.071 | 0.010 |   0.163 |    0.066 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.028 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.033 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.056 |    0.041 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.090 |   0.034 |    0.131 | 
     | sb_1b/config_ungate_reg_28_            |             | DFCNQD1BWP40 | 0.078 | 0.001 |   0.035 |    0.132 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin cb_bit2/config_cb_reg_21_/CP 
Endpoint:   cb_bit2/config_cb_reg_21_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[21]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.165
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[21] v |                            | 0.062 |       |   0.156 |    0.059 | 
     | cb_bit2                   | config_data[21] v | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.165 |    0.068 | 
     | cb_bit2/config_cb_reg_21_ |                   | DFCNQD1BWP40               | 0.068 | 0.010 |   0.165 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.028 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.033 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.006 |  -0.057 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.091 |   0.034 |    0.131 | 
     | cb_bit2/config_cb_reg_21_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.036 |    0.133 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_1b/config_ungate_reg_29_/CP 
Endpoint:   sb_1b/config_ungate_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.163
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[29] v |                            | 0.066 |       |   0.154 |    0.056 | 
     | sb_1b                       | config_data[29] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.163 |    0.066 | 
     | sb_1b/config_ungate_reg_29_ |                   | DFCNQD1BWP40               | 0.073 | 0.010 |   0.163 |    0.066 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.027 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.034 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.056 |    0.041 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.090 |   0.034 |    0.132 | 
     | sb_1b/config_ungate_reg_29_            |             | DFCNQD1BWP40 | 0.078 | 0.001 |   0.035 |    0.133 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin test_pe/inp_code_reg_14_/CP 
Endpoint:   test_pe/inp_code_reg_14_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[30]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.072
  Arrival Time                  0.170
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[30] v |              | 0.068 |       |   0.155 |    0.057 | 
     | test_pe/inp_code_reg_14_ |                   | DFCNQD1BWP40 | 0.076 | 0.015 |   0.170 |    0.072 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.027 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.034 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.039 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.135 | 
     | test_pe/inp_code_reg_14_           |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.136 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin cb_bit1/config_cb_reg_29_/CP 
Endpoint:   cb_bit1/config_cb_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.164
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[29] v |                            | 0.066 |       |   0.154 |    0.056 | 
     | cb_bit1                   | config_data[29] v | pe_tile_new_unq1_cb_unq2_1 |       |       |   0.164 |    0.066 | 
     | cb_bit1/config_cb_reg_29_ |                   | DFCNQD1BWP40               | 0.073 | 0.010 |   0.164 |    0.066 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.027 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.034 | 
     | cb_bit1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.056 |    0.041 | 
     | cb_bit1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.089 |   0.033 |    0.131 | 
     | cb_bit1/config_cb_reg_29_            |             | DFCNQD1BWP40 | 0.078 | 0.002 |   0.035 |    0.133 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin cb_bit1/config_cb_reg_28_/CP 
Endpoint:   cb_bit1/config_cb_reg_28_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[28]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.164
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[28] v |                            | 0.064 |       |   0.153 |    0.055 | 
     | cb_bit1                   | config_data[28] v | pe_tile_new_unq1_cb_unq2_1 |       |       |   0.164 |    0.066 | 
     | cb_bit1/config_cb_reg_28_ |                   | DFCNQD1BWP40               | 0.071 | 0.011 |   0.164 |    0.066 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.027 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.034 | 
     | cb_bit1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.056 |    0.042 | 
     | cb_bit1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.089 |   0.033 |    0.131 | 
     | cb_bit1/config_cb_reg_28_            |             | DFCNQD1BWP40 | 0.078 | 0.002 |   0.035 |    0.133 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_5_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[5]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.063
  Arrival Time                  0.161
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.161
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |     Cell     |  Slew |  Delay | Arrival | Required | 
     |                                          |                  |              |       |        |  Time   |   Time   | 
     |------------------------------------------+------------------+--------------+-------+--------+---------+----------| 
     |                                          | config_data[5] v |              | 0.094 |        |   0.161 |    0.063 | 
     | test_pe/test_debug_data/debug_val_reg_5_ |                  | DFCNQD1BWP40 | 0.095 | -0.000 |   0.161 |    0.063 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.026 | 
     | CTS_ccl_a_buf_00010                                |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.038 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40 | 0.064 | 0.008 |  -0.053 |    0.046 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.081 | 0.086 |   0.034 |    0.132 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_5_           |             | DFCNQD1BWP40 | 0.081 | 0.001 |   0.034 |    0.133 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin cb_data0/config_cb_reg_24_/CP 
Endpoint:   cb_data0/config_cb_reg_24_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[24]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.167
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[24] v |                            | 0.064 |       |   0.155 |    0.057 | 
     | cb_data0                   | config_data[24] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.167 |    0.069 | 
     | cb_data0/config_cb_reg_24_ |                   | DFCNQD1BWP40               | 0.070 | 0.012 |   0.167 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.026 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.042 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.134 | 
     | cb_data0/config_cb_reg_24_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.135 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin test_pe/inp_code_reg_15_/CP 
Endpoint:   test_pe/inp_code_reg_15_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[31]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.171
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[31] v |              | 0.068 |       |   0.156 |    0.058 | 
     | test_pe/inp_code_reg_15_ |                   | DFCNQD1BWP40 | 0.075 | 0.015 |   0.171 |    0.073 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.026 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.035 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.040 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.136 | 
     | test_pe/inp_code_reg_15_           |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.137 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin test_pe/inp_code_reg_3_/CP 
Endpoint:   test_pe/inp_code_reg_3_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[19]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.072
  Arrival Time                  0.171
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[19] v |              | 0.064 |       |   0.151 |    0.052 | 
     | test_pe/inp_code_reg_3_ |                   | DFCNQD1BWP40 | 0.077 | 0.020 |   0.171 |    0.072 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.026 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.035 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.040 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.136 | 
     | test_pe/inp_code_reg_3_            |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.137 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_1b/config_ungate_reg_21_/CP 
Endpoint:   sb_1b/config_ungate_reg_21_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[21]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.166
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[21] v |                            | 0.062 |       |   0.156 |    0.057 | 
     | sb_1b                       | config_data[21] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.166 |    0.067 | 
     | sb_1b/config_ungate_reg_21_ |                   | DFCNQD1BWP40               | 0.068 | 0.010 |   0.166 |    0.067 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.026 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.035 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.056 |    0.043 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.090 |   0.034 |    0.133 | 
     | sb_1b/config_ungate_reg_21_            |             | DFCNQD1BWP40 | 0.078 | 0.001 |   0.035 |    0.134 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin cb_data0/config_cb_reg_16_/CP 
Endpoint:   cb_data0/config_cb_reg_16_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[16]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.167
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[16] v |                            | 0.059 |       |   0.148 |    0.049 | 
     | cb_data0                   | config_data[16] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.167 |    0.068 | 
     | cb_data0/config_cb_reg_16_ |                   | DFCNQD1BWP40               | 0.075 | 0.018 |   0.167 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.026 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.042 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.135 | 
     | cb_data0/config_cb_reg_16_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin test_pe/inp_code_reg_11_/CP 
Endpoint:   test_pe/inp_code_reg_11_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[27]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.072
  Arrival Time                  0.171
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[27] v |              | 0.067 |       |   0.152 |    0.053 | 
     | test_pe/inp_code_reg_11_ |                   | DFCNQD1BWP40 | 0.077 | 0.019 |   0.171 |    0.072 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.026 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.035 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.040 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.137 | 
     | test_pe/inp_code_reg_11_           |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.137 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin cb_data0/config_cb_reg_19_/CP 
Endpoint:   cb_data0/config_cb_reg_19_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[19]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.167
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[19] v |                            | 0.064 |       |   0.151 |    0.051 | 
     | cb_data0                   | config_data[19] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.167 |    0.068 | 
     | cb_data0/config_cb_reg_19_ |                   | DFCNQD1BWP40               | 0.077 | 0.016 |   0.167 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.043 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.135 | 
     | cb_data0/config_cb_reg_19_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin test_pe/test_debug_data/debug_val_reg_7_/CP 
Endpoint:   test_pe/test_debug_data/debug_val_reg_7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: config_data[7]                             (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.163
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.163
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |                  |              |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------+--------------+-------+-------+---------+----------| 
     |                                          | config_data[7] v |              | 0.087 |       |   0.163 |    0.063 | 
     | test_pe/test_debug_data/debug_val_reg_7_ |                  | DFCNQD1BWP40 | 0.088 | 0.001 |   0.163 |    0.064 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                                    |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00010                                |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00010                                | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.039 | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat |             | CKLNQD3BWP40 | 0.064 | 0.008 |  -0.053 |    0.047 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/clk_gate_debug_val_reg/lat | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.081 | 0.086 |   0.034 |    0.134 | 
     | ch                                                 |             |              |       |       |         |          | 
     | test_pe/test_debug_data/debug_val_reg_7_           |             | DFCNQD1BWP40 | 0.081 | 0.001 |   0.034 |    0.134 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin cb_bit0/config_cb_reg_29_/CP 
Endpoint:   cb_bit0/config_cb_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.164
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[29] v |                            | 0.066 |       |   0.154 |    0.054 | 
     | cb_bit0                   | config_data[29] v | pe_tile_new_unq1_cb_unq2_0 |       |       |   0.164 |    0.064 | 
     | cb_bit0/config_cb_reg_29_ |                   | DFCNQD1BWP40               | 0.073 | 0.011 |   0.164 |    0.064 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.036 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.006 |  -0.058 |    0.042 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.079 | 0.090 |   0.032 |    0.132 | 
     | cb_bit0/config_cb_reg_29_            |             | DFCNQD1BWP40 | 0.079 | 0.002 |   0.034 |    0.134 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin cb_bit2/config_cb_reg_23_/CP 
Endpoint:   cb_bit2/config_cb_reg_23_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[23]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.168
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[23] v |                            | 0.065 |       |   0.155 |    0.055 | 
     | cb_bit2                   | config_data[23] v | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.168 |    0.068 | 
     | cb_bit2/config_cb_reg_23_ |                   | DFCNQD1BWP40               | 0.072 | 0.013 |   0.168 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.036 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.006 |  -0.057 |    0.043 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.091 |   0.034 |    0.134 | 
     | cb_bit2/config_cb_reg_23_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.036 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin cb_bit1/config_cb_reg_21_/CP 
Endpoint:   cb_bit1/config_cb_reg_21_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[21]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.165
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[21] v |                            | 0.062 |       |   0.156 |    0.055 | 
     | cb_bit1                   | config_data[21] v | pe_tile_new_unq1_cb_unq2_1 |       |       |   0.165 |    0.065 | 
     | cb_bit1/config_cb_reg_21_ |                   | DFCNQD1BWP40               | 0.068 | 0.010 |   0.165 |    0.065 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | cb_bit1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.056 |    0.044 | 
     | cb_bit1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.089 |   0.033 |    0.133 | 
     | cb_bit1/config_cb_reg_21_            |             | DFCNQD1BWP40 | 0.078 | 0.001 |   0.034 |    0.134 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin cb_data0/config_cb_reg_30_/CP 
Endpoint:   cb_data0/config_cb_reg_30_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[30]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.168
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[30] v |                            | 0.068 |       |   0.155 |    0.055 | 
     | cb_data0                   | config_data[30] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.168 |    0.068 | 
     | cb_data0/config_cb_reg_30_ |                   | DFCNQD1BWP40               | 0.076 | 0.013 |   0.168 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.044 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.136 | 
     | cb_data0/config_cb_reg_30_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.137 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin cb_bit0/config_cb_reg_21_/CP 
Endpoint:   cb_bit0/config_cb_reg_21_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[21]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.165
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[21] v |                            | 0.062 |       |   0.156 |    0.055 | 
     | cb_bit0                   | config_data[21] v | pe_tile_new_unq1_cb_unq2_0 |       |       |   0.165 |    0.065 | 
     | cb_bit0/config_cb_reg_21_ |                   | DFCNQD1BWP40               | 0.068 | 0.010 |   0.165 |    0.065 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.006 |  -0.058 |    0.043 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.079 | 0.090 |   0.032 |    0.132 | 
     | cb_bit0/config_cb_reg_21_            |             | DFCNQD1BWP40 | 0.079 | 0.001 |   0.033 |    0.134 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin cb_data0/config_cb_reg_22_/CP 
Endpoint:   cb_data0/config_cb_reg_22_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[22]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.169
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.157
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[22] v |                            | 0.068 |       |   0.157 |    0.056 | 
     | cb_data0                   | config_data[22] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.169 |    0.068 | 
     | cb_data0/config_cb_reg_22_ |                   | DFCNQD1BWP40               | 0.074 | 0.012 |   0.169 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.044 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.136 | 
     | cb_data0/config_cb_reg_22_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.137 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin cb_bit0/config_cb_reg_28_/CP 
Endpoint:   cb_bit0/config_cb_reg_28_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[28]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.165
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[28] v |                            | 0.064 |       |   0.153 |    0.053 | 
     | cb_bit0                   | config_data[28] v | pe_tile_new_unq1_cb_unq2_0 |       |       |   0.165 |    0.065 | 
     | cb_bit0/config_cb_reg_28_ |                   | DFCNQD1BWP40               | 0.071 | 0.012 |   0.165 |    0.065 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.006 |  -0.058 |    0.043 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.079 | 0.090 |   0.032 |    0.132 | 
     | cb_bit0/config_cb_reg_28_            |             | DFCNQD1BWP40 | 0.079 | 0.002 |   0.034 |    0.134 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.177
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[8] ^ |                       | 0.040 |        |   0.150 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                     | nem_ohmux_invd1_4i_8b | 0.041 |  0.003 |   0.153 |    0.053 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd1_4i_8b | 0.045 |  0.035 |   0.189 |    0.088 | 
     | sb_wide/out_1_1_id1_bar_reg_8_    |                     | DFQD2BWP40            | 0.049 | -0.011 |   0.177 |    0.077 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00010                        |             | CKBD16BWP40  | 0.058 | 0.001 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.063 |  -0.061 |    0.040 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.063 | 0.006 |  -0.054 |    0.046 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.089 |   0.035 |    0.135 | 
     | sb_wide/out_1_1_id1_bar_reg_8_             |             | DFQD2BWP40   | 0.097 | 0.000 |   0.035 |    0.135 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin cb_bit2/config_cb_reg_22_/CP 
Endpoint:   cb_bit2/config_cb_reg_22_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[22]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.168
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.157
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[22] v |                            | 0.068 |       |   0.157 |    0.056 | 
     | cb_bit2                   | config_data[22] v | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.168 |    0.067 | 
     | cb_bit2/config_cb_reg_22_ |                   | DFCNQD1BWP40               | 0.074 | 0.011 |   0.168 |    0.067 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.006 |  -0.057 |    0.043 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.091 |   0.034 |    0.135 | 
     | cb_bit2/config_cb_reg_22_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.036 |    0.137 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin test_pe/inp_code_reg_9_/CP 
Endpoint:   test_pe/inp_code_reg_9_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[25]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.038
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.072
  Arrival Time                  0.173
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[25] v |              | 0.070 |       |   0.155 |    0.055 | 
     | test_pe/inp_code_reg_9_ |                   | DFCNQD1BWP40 | 0.078 | 0.017 |   0.173 |    0.072 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD5BWP40 | 0.051 | 0.005 |  -0.059 |    0.042 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.095 | 0.097 |   0.037 |    0.138 | 
     | test_pe/inp_code_reg_9_            |             | DFCNQD1BWP40 | 0.095 | 0.001 |   0.038 |    0.139 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_1b/config_ungate_reg_23_/CP 
Endpoint:   sb_1b/config_ungate_reg_23_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[23]               (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.167
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |                   |                            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                             | config_data[23] v |                            | 0.065 |       |   0.155 |    0.054 | 
     | sb_1b                       | config_data[23] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.167 |    0.066 | 
     | sb_1b/config_ungate_reg_23_ |                   | DFCNQD1BWP40               | 0.072 | 0.012 |   0.167 |    0.066 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                    |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                    | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | sb_1b/clk_gate_config_ungate_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.056 |    0.044 | 
     | sb_1b/clk_gate_config_ungate_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.090 |   0.034 |    0.135 | 
     | sb_1b/config_ungate_reg_23_            |             | DFCNQD1BWP40 | 0.078 | 0.001 |   0.035 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin cb_data1/config_cb_reg_29_/CP 
Endpoint:   cb_data1/config_cb_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.164
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[29] v |                            | 0.066 |       |   0.154 |    0.053 | 
     | cb_data1                   | config_data[29] v | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.164 |    0.064 | 
     | cb_data1/config_cb_reg_29_ |                   | DFCNQD1BWP40               | 0.073 | 0.011 |   0.164 |    0.064 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.006 |  -0.058 |    0.043 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.078 | 0.090 |   0.032 |    0.132 | 
     | cb_data1/config_cb_reg_29_            |             | DFCNQD1BWP40 | 0.078 | 0.002 |   0.033 |    0.134 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin cb_bit2/config_cb_reg_24_/CP 
Endpoint:   cb_bit2/config_cb_reg_24_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[24]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.169
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[24] v |                            | 0.064 |       |   0.155 |    0.054 | 
     | cb_bit2                   | config_data[24] v | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.169 |    0.068 | 
     | cb_bit2/config_cb_reg_24_ |                   | DFCNQD1BWP40               | 0.070 | 0.014 |   0.169 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.022 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.006 |  -0.057 |    0.043 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.091 |   0.034 |    0.135 | 
     | cb_bit2/config_cb_reg_24_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.036 |    0.137 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin cb_data0/config_cb_reg_23_/CP 
Endpoint:   cb_data0/config_cb_reg_23_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[23]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.169
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.155
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[23] v |                            | 0.065 |       |   0.155 |    0.054 | 
     | cb_data0                   | config_data[23] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.169 |    0.069 | 
     | cb_data0/config_cb_reg_23_ |                   | DFCNQD1BWP40               | 0.072 | 0.015 |   0.169 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.022 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.044 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.137 | 
     | cb_data0/config_cb_reg_23_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.138 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin cb_data0/config_cb_reg_18_/CP 
Endpoint:   cb_data0/config_cb_reg_18_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[18]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.168
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[18] v |                            | 0.065 |       |   0.150 |    0.049 | 
     | cb_data0                   | config_data[18] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.168 |    0.067 | 
     | cb_data0/config_cb_reg_18_ |                   | DFCNQD1BWP40               | 0.081 | 0.018 |   0.168 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.029
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.024 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.058 | 0.002 |  -0.123 |   -0.022 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.060 |  -0.064 |    0.037 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.051 | 0.007 |  -0.057 |    0.044 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.093 |   0.036 |    0.137 | 
     | cb_data0/config_cb_reg_18_            |             | DFCNQD1BWP40 | 0.082 | 0.001 |   0.037 |    0.138 | 
     +---------------------------------------------------------------------------------------------------------+ 

