// Seed: 875710661
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    input wor id_10,
    input tri0 id_11,
    input wand id_12,
    input wand id_13,
    input supply1 id_14,
    input tri id_15,
    output wand id_16,
    input uwire id_17,
    input supply1 id_18,
    input supply1 id_19,
    input supply0 id_20,
    input tri1 id_21,
    output supply0 id_22,
    input tri id_23
);
  logic id_25;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3,
    input supply1 id_4,
    output tri0 id_5
);
  wire [-1 : "" &  -1] id_7;
  id_8 :
  assert property (@(posedge id_0) 1)
  else $signed(57);
  ;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_4,
      id_1,
      id_5,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_5,
      id_4,
      id_1,
      id_4,
      id_2,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_22 = 0;
  wire id_10;
  ;
endmodule
