$date
	Sun Mar 24 22:30:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module z_inst_mem_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 1 " clk $end
$var reg 32 # read_adr [31:0] $end
$var reg 1 $ rst $end
$scope module memory_test $end
$var wire 1 " clk $end
$var wire 32 % instruction [31:0] $end
$var wire 32 & read_adr [31:0] $end
$var wire 1 $ rst $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
bx %
0$
b0 #
0"
bx !
$end
#5000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 %
1$
b100000 '
1"
#10000
0"
#15000
b0 !
b0 %
b1 #
b1 &
1"
#20000
b10 #
b10 &
0"
#25000
b11 #
b11 &
1"
#30000
0"
