<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Sep 11 18:00:23 2024" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="params" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="31" NAME="vca_env_params" RIGHT="0" SIGIS="data" SIGNAME="adsr_config_0_adsr_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adsr_config_0" PORT="adsr_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="vcf_env_params" RIGHT="0" SIGIS="data" SIGNAME="adsr_config_1_adsr_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adsr_config_1" PORT="adsr_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="mod_env_params" RIGHT="0" SIGIS="data" SIGNAME="adsr_config_2_adsr_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adsr_config_2" PORT="adsr_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clock" SIGIS="data" SIGNAME="External_Ports_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adsr_config_0" PORT="clk"/>
        <CONNECTION INSTANCE="adsr_config_1" PORT="clk"/>
        <CONNECTION INSTANCE="adsr_config_2" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clear" SIGIS="rst" SIGNAME="External_Ports_clear">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adsr_config_0" PORT="clear"/>
        <CONNECTION INSTANCE="adsr_config_1" PORT="clear"/>
        <CONNECTION INSTANCE="adsr_config_2" PORT="clear"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="change" SIGIS="data" SIGNAME="External_Ports_change">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adsr_config_0" PORT="change"/>
        <CONNECTION INSTANCE="adsr_config_1" PORT="change"/>
        <CONNECTION INSTANCE="adsr_config_2" PORT="change"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="param" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_param">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adsr_config_0" PORT="param"/>
        <CONNECTION INSTANCE="adsr_config_1" PORT="param"/>
        <CONNECTION INSTANCE="adsr_config_2" PORT="param"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="value" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_value">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adsr_config_1" PORT="value"/>
        <CONNECTION INSTANCE="adsr_config_0" PORT="value"/>
        <CONNECTION INSTANCE="adsr_config_2" PORT="value"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/adsr_config_0" HWVERSION="1.0" INSTANCE="adsr_config_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adsr_config" VLNV="xilinx.com:module_ref:adsr_config:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="params_adsr_config_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="change" SIGIS="undef" SIGNAME="External_Ports_change">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="change"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="param" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_param">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="param"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="value" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_value">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="value"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adsr_out" RIGHT="0" SIGIS="undef" SIGNAME="adsr_config_0_adsr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vca_env_params"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/adsr_config_1" HWVERSION="1.0" INSTANCE="adsr_config_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adsr_config" VLNV="xilinx.com:module_ref:adsr_config:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="params_adsr_config_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="change" SIGIS="undef" SIGNAME="External_Ports_change">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="change"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="param" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_param">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="param"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="value" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_value">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="value"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adsr_out" RIGHT="0" SIGIS="undef" SIGNAME="adsr_config_1_adsr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vcf_env_params"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/adsr_config_2" HWVERSION="1.0" INSTANCE="adsr_config_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adsr_config" VLNV="xilinx.com:module_ref:adsr_config:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="params_adsr_config_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clear" SIGIS="undef" SIGNAME="External_Ports_clear">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="change" SIGIS="undef" SIGNAME="External_Ports_change">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="change"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="param" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_param">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="param"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="value" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_value">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="value"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adsr_out" RIGHT="0" SIGIS="undef" SIGNAME="adsr_config_2_adsr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mod_env_params"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
