<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="simtop_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="simtop" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000000 us"></ZoomStartTime>
      <ZoomEndTime time="107.750000001 us"></ZoomEndTime>
      <Cursor1Time time="50.394038000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="270"></NameColumnWidth>
      <ValueColumnWidth column_width="111"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="134" />
   <wvobject fp_name="/simtop/topmoduleinstance/sys_clock" type="logic">
      <obj_property name="ElementShortName">sys_clock</obj_property>
      <obj_property name="ObjectShortName">sys_clock</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider786">
      <obj_property name="label">CPU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/ACLK" type="logic">
      <obj_property name="ElementShortName">ACLK</obj_property>
      <obj_property name="ObjectShortName">ACLK</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate" type="array">
      <obj_property name="ElementShortName">cpustate[12:0]</obj_property>
      <obj_property name="ObjectShortName">cpustate[12:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[12]" type="logic">
         <obj_property name="ElementShortName">[12]</obj_property>
         <obj_property name="ObjectShortName">[12]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[11]" type="logic">
         <obj_property name="ElementShortName">[11]</obj_property>
         <obj_property name="ObjectShortName">[11]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[10]" type="logic">
         <obj_property name="ElementShortName">[10]</obj_property>
         <obj_property name="ObjectShortName">[10]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[9]" type="logic">
         <obj_property name="ElementShortName">[9]</obj_property>
         <obj_property name="ObjectShortName">[9]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[8]" type="logic">
         <obj_property name="ElementShortName">[8]</obj_property>
         <obj_property name="ObjectShortName">[8]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[7]" type="logic">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">[7]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[6]" type="logic">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">[6]</obj_property>
         <obj_property name="label">wstore</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[5]" type="logic">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">[5]</obj_property>
         <obj_property name="label">wload</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[4]" type="logic">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">[4]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[3]" type="logic">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">[3]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[2]" type="logic">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">[2]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[1]" type="logic">
         <obj_property name="ElementShortName">[1]</obj_property>
         <obj_property name="ObjectShortName">[1]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[0]" type="logic">
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[12]" type="logic">
         <obj_property name="ElementShortName">[12]</obj_property>
         <obj_property name="ObjectShortName">[12]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[11]" type="logic">
         <obj_property name="ElementShortName">[11]</obj_property>
         <obj_property name="ObjectShortName">[11]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[10]" type="logic">
         <obj_property name="ElementShortName">[10]</obj_property>
         <obj_property name="ObjectShortName">[10]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[9]" type="logic">
         <obj_property name="ElementShortName">[9]</obj_property>
         <obj_property name="ObjectShortName">[9]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[8]" type="logic">
         <obj_property name="ElementShortName">[8]</obj_property>
         <obj_property name="ObjectShortName">[8]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[7]" type="logic">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">[7]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[6]" type="logic">
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">[6]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[5]" type="logic">
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">[5]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[4]" type="logic">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">[4]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[3]" type="logic">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">[3]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[2]" type="logic">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">[2]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[1]" type="logic">
         <obj_property name="ElementShortName">[1]</obj_property>
         <obj_property name="ObjectShortName">[1]</obj_property>
      </wvobject>
      <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate[0]" type="logic">
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">[0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/IntegerRegisters/registers" type="array">
      <obj_property name="ElementShortName">registers[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">registers[0:31][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/wfi" type="logic">
      <obj_property name="ElementShortName">wfi</obj_property>
      <obj_property name="ObjectShortName">wfi</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1016">
      <obj_property name="label">AXI4Chain</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_bram" type="logic">
      <obj_property name="ElementShortName">validwaddr_bram</obj_property>
      <obj_property name="ObjectShortName">validwaddr_bram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_bram" type="logic">
      <obj_property name="ElementShortName">validraddr_bram</obj_property>
      <obj_property name="ObjectShortName">validraddr_bram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_sram" type="logic">
      <obj_property name="ElementShortName">validwaddr_sram</obj_property>
      <obj_property name="ObjectShortName">validwaddr_sram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_sram" type="logic">
      <obj_property name="ElementShortName">validraddr_sram</obj_property>
      <obj_property name="ObjectShortName">validraddr_sram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_uart" type="logic">
      <obj_property name="ElementShortName">validwaddr_uart</obj_property>
      <obj_property name="ObjectShortName">validwaddr_uart</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_uart" type="logic">
      <obj_property name="ElementShortName">validraddr_uart</obj_property>
      <obj_property name="ObjectShortName">validraddr_uart</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_spi" type="logic">
      <obj_property name="ElementShortName">validwaddr_spi</obj_property>
      <obj_property name="ObjectShortName">validwaddr_spi</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_spi" type="logic">
      <obj_property name="ElementShortName">validraddr_spi</obj_property>
      <obj_property name="ObjectShortName">validraddr_spi</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_ddr3" type="logic">
      <obj_property name="ElementShortName">validwaddr_ddr3</obj_property>
      <obj_property name="ObjectShortName">validwaddr_ddr3</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_ddr3" type="logic">
      <obj_property name="ElementShortName">validraddr_ddr3</obj_property>
      <obj_property name="ObjectShortName">validraddr_ddr3</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_gpu" type="logic">
      <obj_property name="ElementShortName">validwaddr_gpu</obj_property>
      <obj_property name="ObjectShortName">validwaddr_gpu</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_gpu" type="logic">
      <obj_property name="ElementShortName">validraddr_gpu</obj_property>
      <obj_property name="ObjectShortName">validraddr_gpu</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_none" type="logic">
      <obj_property name="ElementShortName">validwaddr_none</obj_property>
      <obj_property name="ObjectShortName">validwaddr_none</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_none" type="logic">
      <obj_property name="ElementShortName">validraddr_none</obj_property>
      <obj_property name="ObjectShortName">validraddr_none</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider184">
      <obj_property name="label">AXI4Lite</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/ACLK" type="logic">
      <obj_property name="ElementShortName">ACLK</obj_property>
      <obj_property name="ObjectShortName">ACLK</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/ARESETn" type="logic">
      <obj_property name="ElementShortName">ARESETn</obj_property>
      <obj_property name="ObjectShortName">ARESETn</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/AWADDR" type="array">
      <obj_property name="ElementShortName">AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/AWVALID" type="logic">
      <obj_property name="ElementShortName">AWVALID</obj_property>
      <obj_property name="ObjectShortName">AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/AWREADY" type="logic">
      <obj_property name="ElementShortName">AWREADY</obj_property>
      <obj_property name="ObjectShortName">AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/WDATA" type="array">
      <obj_property name="ElementShortName">WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/WSTRB" type="array">
      <obj_property name="ElementShortName">WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/WVALID" type="logic">
      <obj_property name="ElementShortName">WVALID</obj_property>
      <obj_property name="ObjectShortName">WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/WREADY" type="logic">
      <obj_property name="ElementShortName">WREADY</obj_property>
      <obj_property name="ObjectShortName">WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/BRESP" type="array">
      <obj_property name="ElementShortName">BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/BVALID" type="logic">
      <obj_property name="ElementShortName">BVALID</obj_property>
      <obj_property name="ObjectShortName">BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/BREADY" type="logic">
      <obj_property name="ElementShortName">BREADY</obj_property>
      <obj_property name="ObjectShortName">BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/ARADDR" type="array">
      <obj_property name="ElementShortName">ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/ARVALID" type="logic">
      <obj_property name="ElementShortName">ARVALID</obj_property>
      <obj_property name="ObjectShortName">ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/ARREADY" type="logic">
      <obj_property name="ElementShortName">ARREADY</obj_property>
      <obj_property name="ObjectShortName">ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/RDATA" type="array">
      <obj_property name="ElementShortName">RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/RRESP" type="array">
      <obj_property name="ElementShortName">RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/RREADY" type="logic">
      <obj_property name="ElementShortName">RREADY</obj_property>
      <obj_property name="ObjectShortName">RREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/axi4if/RVALID" type="logic">
      <obj_property name="ElementShortName">RVALID</obj_property>
      <obj_property name="ObjectShortName">RVALID</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider260">
      <obj_property name="label">DDR3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/calib_done" type="logic">
      <obj_property name="ElementShortName">calib_done</obj_property>
      <obj_property name="ObjectShortName">calib_done</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ui_clk" type="logic">
      <obj_property name="ElementShortName">ui_clk</obj_property>
      <obj_property name="ObjectShortName">ui_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ui_clk_sync_rst" type="logic">
      <obj_property name="ElementShortName">ui_clk_sync_rst</obj_property>
      <obj_property name="ObjectShortName">ui_clk_sync_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_dq" type="array">
      <obj_property name="ElementShortName">ddr3_dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_dqs_n" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_dqs_p" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_addr" type="array">
      <obj_property name="ElementShortName">ddr3_addr[13:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr[13:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_ba" type="array">
      <obj_property name="ElementShortName">ddr3_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_ras_n" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_cas_n" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_we_n" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_reset_n" type="logic">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_ck_p" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_ck_n" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_cke" type="array">
      <obj_property name="ElementShortName">ddr3_cke[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_cs_n" type="array">
      <obj_property name="ElementShortName">ddr3_cs_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cs_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_dm" type="array">
      <obj_property name="ElementShortName">ddr3_dm[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ddr3_odt" type="array">
      <obj_property name="ElementShortName">ddr3_odt[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/sys_clk_i" type="logic">
      <obj_property name="ElementShortName">sys_clk_i</obj_property>
      <obj_property name="ObjectShortName">sys_clk_i</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/clk_ref_i" type="logic">
      <obj_property name="ElementShortName">clk_ref_i</obj_property>
      <obj_property name="ObjectShortName">clk_ref_i</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ui_clk" type="logic">
      <obj_property name="ElementShortName">ui_clk</obj_property>
      <obj_property name="ObjectShortName">ui_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/ui_clk_sync_rst" type="logic">
      <obj_property name="ElementShortName">ui_clk_sync_rst</obj_property>
      <obj_property name="ObjectShortName">ui_clk_sync_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/mmcm_locked" type="logic">
      <obj_property name="ElementShortName">mmcm_locked</obj_property>
      <obj_property name="ObjectShortName">mmcm_locked</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/aresetn" type="logic">
      <obj_property name="ElementShortName">aresetn</obj_property>
      <obj_property name="ObjectShortName">aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/app_sr_req" type="logic">
      <obj_property name="ElementShortName">app_sr_req</obj_property>
      <obj_property name="ObjectShortName">app_sr_req</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/app_ref_req" type="logic">
      <obj_property name="ElementShortName">app_ref_req</obj_property>
      <obj_property name="ObjectShortName">app_ref_req</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/app_zq_req" type="logic">
      <obj_property name="ElementShortName">app_zq_req</obj_property>
      <obj_property name="ObjectShortName">app_zq_req</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/app_sr_active" type="logic">
      <obj_property name="ElementShortName">app_sr_active</obj_property>
      <obj_property name="ObjectShortName">app_sr_active</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/app_ref_ack" type="logic">
      <obj_property name="ElementShortName">app_ref_ack</obj_property>
      <obj_property name="ObjectShortName">app_ref_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/app_zq_ack" type="logic">
      <obj_property name="ElementShortName">app_zq_ack</obj_property>
      <obj_property name="ObjectShortName">app_zq_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awid" type="array">
      <obj_property name="ElementShortName">s_axi_awid[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awid[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awaddr" type="array">
      <obj_property name="ElementShortName">s_axi_awaddr[27:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awaddr[27:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awlen" type="array">
      <obj_property name="ElementShortName">s_axi_awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awsize" type="array">
      <obj_property name="ElementShortName">s_axi_awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awburst" type="array">
      <obj_property name="ElementShortName">s_axi_awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awlock" type="array">
      <obj_property name="ElementShortName">s_axi_awlock[0:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awlock[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awcache" type="array">
      <obj_property name="ElementShortName">s_axi_awcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awprot" type="array">
      <obj_property name="ElementShortName">s_axi_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awqos" type="array">
      <obj_property name="ElementShortName">s_axi_awqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_awready" type="logic">
      <obj_property name="ElementShortName">s_axi_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_wdata" type="array">
      <obj_property name="ElementShortName">s_axi_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_wstrb" type="array">
      <obj_property name="ElementShortName">s_axi_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_wlast" type="logic">
      <obj_property name="ElementShortName">s_axi_wlast</obj_property>
      <obj_property name="ObjectShortName">s_axi_wlast</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_wvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_wready" type="logic">
      <obj_property name="ElementShortName">s_axi_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_bready" type="logic">
      <obj_property name="ElementShortName">s_axi_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_bid" type="array">
      <obj_property name="ElementShortName">s_axi_bid[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bid[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_bresp" type="array">
      <obj_property name="ElementShortName">s_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_bvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_arid" type="array">
      <obj_property name="ElementShortName">s_axi_arid[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arid[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_araddr" type="array">
      <obj_property name="ElementShortName">s_axi_araddr[27:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_araddr[27:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_arlen" type="array">
      <obj_property name="ElementShortName">s_axi_arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arlen[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_arsize" type="array">
      <obj_property name="ElementShortName">s_axi_arsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arsize[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_arburst" type="array">
      <obj_property name="ElementShortName">s_axi_arburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arburst[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_arlock" type="array">
      <obj_property name="ElementShortName">s_axi_arlock[0:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arlock[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_arcache" type="array">
      <obj_property name="ElementShortName">s_axi_arcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arcache[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_arprot" type="array">
      <obj_property name="ElementShortName">s_axi_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_arqos" type="array">
      <obj_property name="ElementShortName">s_axi_arqos[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_arqos[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_arvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_arready" type="logic">
      <obj_property name="ElementShortName">s_axi_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_rready" type="logic">
      <obj_property name="ElementShortName">s_axi_rready</obj_property>
      <obj_property name="ObjectShortName">s_axi_rready</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_rid" type="array">
      <obj_property name="ElementShortName">s_axi_rid[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rid[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_rdata" type="array">
      <obj_property name="ElementShortName">s_axi_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_rresp" type="array">
      <obj_property name="ElementShortName">s_axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_rlast" type="logic">
      <obj_property name="ElementShortName">s_axi_rlast</obj_property>
      <obj_property name="ObjectShortName">s_axi_rlast</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/s_axi_rvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/init_calib_complete" type="logic">
      <obj_property name="ElementShortName">init_calib_complete</obj_property>
      <obj_property name="ObjectShortName">init_calib_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/device_temp" type="array">
      <obj_property name="ElementShortName">device_temp[11:0]</obj_property>
      <obj_property name="ObjectShortName">device_temp[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/DDR3Instance/sys_rst" type="logic">
      <obj_property name="ElementShortName">sys_rst</obj_property>
      <obj_property name="ObjectShortName">sys_rst</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1444">
      <obj_property name="label">BRAM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_aclk" type="logic">
      <obj_property name="ElementShortName">s_aclk</obj_property>
      <obj_property name="ObjectShortName">s_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_aresetn" type="logic">
      <obj_property name="ElementShortName">s_aresetn</obj_property>
      <obj_property name="ObjectShortName">s_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_awaddr" type="array">
      <obj_property name="ElementShortName">s_axi_awaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_awvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_awready" type="logic">
      <obj_property name="ElementShortName">s_axi_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_wdata" type="array">
      <obj_property name="ElementShortName">s_axi_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_wstrb" type="array">
      <obj_property name="ElementShortName">s_axi_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_wvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_wready" type="logic">
      <obj_property name="ElementShortName">s_axi_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_bresp" type="array">
      <obj_property name="ElementShortName">s_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_bvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_bready" type="logic">
      <obj_property name="ElementShortName">s_axi_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_araddr" type="array">
      <obj_property name="ElementShortName">s_axi_araddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_araddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_arvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_arready" type="logic">
      <obj_property name="ElementShortName">s_axi_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_rdata" type="array">
      <obj_property name="ElementShortName">s_axi_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_rresp" type="array">
      <obj_property name="ElementShortName">s_axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_rvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/BRAM/A4LiteVRAMSinglePort/s_axi_rready" type="logic">
      <obj_property name="ElementShortName">s_axi_rready</obj_property>
      <obj_property name="ObjectShortName">s_axi_rready</obj_property>
   </wvobject>
</wave_config>
