// Seed: 2991171347
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output wire id_3
    , id_5,
    output id_4
);
  always @((1)) begin
    id_5 <= 1;
  end
  assign id_3[1] = id_2;
endmodule
