{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752858799794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752858799798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 19 01:13:19 2025 " "Processing started: Sat Jul 19 01:13:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752858799798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858799798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858799799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752858800214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/voltage_scaler_clocked.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/voltage_scaler_clocked.v" { { "Info" "ISGN_ENTITY_NAME" "1 VOLTAGE_SCALER_CLOCKED " "Found entity 1: VOLTAGE_SCALER_CLOCKED" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/fmc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/fmc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FMC_CONTROL " "Found entity 1: FMC_CONTROL" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/tyfifo/tyfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/tyfifo/tyfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 TYFIFO " "Found entity 1: TYFIFO" {  } { { "../ip/TYFIFO/TYFIFO.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/TYFIFO/TYFIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/triangle_rom/triangle_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/triangle_rom/triangle_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_rom " "Found entity 1: triangle_rom" {  } { { "../ip/triangle_rom/triangle_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/triangle_rom/triangle_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sqaure_rom/sqaure_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sqaure_rom/sqaure_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqaure_rom " "Found entity 1: sqaure_rom" {  } { { "../ip/sqaure_rom/sqaure_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sqaure_rom/sqaure_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sinromvpp/sinromvpp.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sinromvpp/sinromvpp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinromvpp " "Found entity 1: sinromvpp" {  } { { "../ip/sinromvpp/sinromvpp.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sinromvpp/sinromvpp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sawtooth_rom/sawtooth_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/sawtooth_rom/sawtooth_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_rom " "Found entity 1: sawtooth_rom" {  } { { "../ip/sawtooth_rom/sawtooth_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sawtooth_rom/sawtooth_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/mypll/mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/ip/mypll/mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MYPLL " "Found entity 1: MYPLL" {  } { { "../ip/MYPLL/MYPLL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/MYPLL/MYPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/test.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "../src/test.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/test.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/master_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/master_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MASTER_CTRL " "Found entity 1: MASTER_CTRL" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/freq_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/freq_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 FREQ_DEV " "Found entity 1: FREQ_DEV" {  } { { "../src/FREQ_DEV.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FREQ_DEV.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_waveform_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_waveform_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_WAVEFORM_B " "Found entity 1: DA_WAVEFORM_B" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_waveform_a.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_waveform_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_WAVEFORM_A " "Found entity 1: DA_WAVEFORM_A" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DA_PARAMETER_CTRL.v(117) " "Verilog HDL information at DA_PARAMETER_CTRL.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1752858806883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_parameter_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_parameter_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_PARAMETER_CTRL " "Found entity 1: DA_PARAMETER_CTRL" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_freq_word.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_freq_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_FREQ_WORD " "Found entity 1: DA_FREQ_WORD" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_clk_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_clk_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_CLK_CTRL " "Found entity 1: DA_CLK_CTRL" {  } { { "../src/DA_CLK_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_CLK_CTRL.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_apmplitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/da_apmplitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_APMPLITUDE " "Found entity 1: DA_APMPLITUDE" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/cnt32.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/cnt32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT32 " "Found entity 1: CNT32" {  } { { "../src/CNT32.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/CNT32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_freq_word.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_freq_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_FREQ_WORD " "Found entity 1: AD_FREQ_WORD" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_freq_measure.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_freq_measure.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_FREQ_MEASURE " "Found entity 1: AD_FREQ_MEASURE" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_data_deal.v 1 1 " "Found 1 design units, including 1 entities, in source file /competition/ee/electronic/ee_object/code/zuolan_signal_fpga_stm32/zuolan_fpga/src/ad_data_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_DATA_DEAL " "Found entity 1: AD_DATA_DEAL" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858806890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858806890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752858806932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_PARAMETER_CTRL DA_PARAMETER_CTRL:inst7 " "Elaborating entity \"DA_PARAMETER_CTRL\" for hierarchy \"DA_PARAMETER_CTRL:inst7\"" {  } { { "TOP.bdf" "inst7" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 40 3440 3728 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858806952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DA_PARAMETER_CTRL.v(123) " "Verilog HDL assignment warning at DA_PARAMETER_CTRL.v(123): truncated value with size 32 to match size of target (10)" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858806953 "|TOP|DA_PARAMETER_CTRL:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DA_PARAMETER_CTRL.v(126) " "Verilog HDL assignment warning at DA_PARAMETER_CTRL.v(126): truncated value with size 32 to match size of target (10)" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858806953 "|TOP|DA_PARAMETER_CTRL:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DA_PARAMETER_CTRL.v(141) " "Verilog HDL assignment warning at DA_PARAMETER_CTRL.v(141): truncated value with size 32 to match size of target (10)" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858806953 "|TOP|DA_PARAMETER_CTRL:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DA_PARAMETER_CTRL.v(144) " "Verilog HDL assignment warning at DA_PARAMETER_CTRL.v(144): truncated value with size 32 to match size of target (10)" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858806953 "|TOP|DA_PARAMETER_CTRL:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYPLL MYPLL:inst6 " "Elaborating entity \"MYPLL\" for hierarchy \"MYPLL:inst6\"" {  } { { "TOP.bdf" "inst6" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1248 2160 2480 1424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858806958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MYPLL:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MYPLL:inst6\|altpll:altpll_component\"" {  } { { "../ip/MYPLL/MYPLL.v" "altpll_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/MYPLL/MYPLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858806976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MYPLL:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"MYPLL:inst6\|altpll:altpll_component\"" {  } { { "../ip/MYPLL/MYPLL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/MYPLL/MYPLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858806977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MYPLL:inst6\|altpll:altpll_component " "Instantiated megafunction \"MYPLL:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MYPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MYPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858806977 ""}  } { { "../ip/MYPLL/MYPLL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/MYPLL/MYPLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858806977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MYPLL_altpll1 " "Found entity 1: MYPLL_altpll1" {  } { { "db/mypll_altpll1.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/mypll_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYPLL_altpll1 MYPLL:inst6\|altpll:altpll_component\|MYPLL_altpll1:auto_generated " "Elaborating entity \"MYPLL_altpll1\" for hierarchy \"MYPLL:inst6\|altpll:altpll_component\|MYPLL_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MASTER_CTRL MASTER_CTRL:inst3 " "Elaborating entity \"MASTER_CTRL\" for hierarchy \"MASTER_CTRL:inst3\"" {  } { { "TOP.bdf" "inst3" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1856 1416 1656 1968 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807006 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA MASTER_CTRL.v(40) " "Verilog HDL Always Construct warning at MASTER_CTRL.v(40): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CTRL_DATA MASTER_CTRL.v(36) " "Verilog HDL Always Construct warning at MASTER_CTRL.v(36): inferring latch(es) for variable \"CTRL_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[0\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[0\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[1\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[1\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[2\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[2\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[3\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[3\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[4\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[4\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[5\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[5\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[6\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[6\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[7\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[7\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[8\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[8\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[9\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[9\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[10\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[10\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[11\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[11\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[12\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[12\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[13\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[13\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[14\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[14\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CTRL_DATA\[15\] MASTER_CTRL.v(36) " "Inferred latch for \"CTRL_DATA\[15\]\" at MASTER_CTRL.v(36)" {  } { { "../src/MASTER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/MASTER_CTRL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 "|TOP|MASTER_CTRL:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMC_CONTROL FMC_CONTROL:inst " "Elaborating entity \"FMC_CONTROL\" for hierarchy \"FMC_CONTROL:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1464 2264 2536 1864 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807007 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[0\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[1\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[2\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[3\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[4\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[5\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[6\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[7\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[8\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[9\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[10\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[11\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[12\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[13\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[14\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] FMC_CONTROL.v(139) " "Inferred latch for \"addr\[15\]\" at FMC_CONTROL.v(139)" {  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807009 "|TOP|FMC_CONTROL:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_FREQ_MEASURE AD_FREQ_MEASURE:u_AD_FREQ_MEASURE " "Elaborating entity \"AD_FREQ_MEASURE\" for hierarchy \"AD_FREQ_MEASURE:u_AD_FREQ_MEASURE\"" {  } { { "TOP.bdf" "u_AD_FREQ_MEASURE" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 280 1656 2024 456 "u_AD_FREQ_MEASURE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807010 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AD_FREQ_MEASURE.v(51) " "Verilog HDL Case Statement warning at AD_FREQ_MEASURE.v(51): incomplete case statement has no default case item" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE1_FREQ_DATA_H AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"BASE1_FREQ_DATA_H\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE1_FREQ_DATA_L AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"BASE1_FREQ_DATA_L\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE2_FREQ_DATA_H AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"BASE2_FREQ_DATA_H\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE2_FREQ_DATA_L AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"BASE2_FREQ_DATA_L\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_FREQ_DATA_H AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"AD1_FREQ_DATA_H\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_FREQ_DATA_L AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"AD1_FREQ_DATA_L\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_FREQ_DATA_H AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"AD2_FREQ_DATA_H\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_FREQ_DATA_L AD_FREQ_MEASURE.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(49): inferring latch(es) for variable \"AD2_FREQ_DATA_L\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807011 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_L\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_L\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FREQ_DATA_H\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD2_FREQ_DATA_H\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_L\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_L\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807012 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FREQ_DATA_H\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"AD1_FREQ_DATA_H\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_L\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_L\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE2_FREQ_DATA_H\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE2_FREQ_DATA_H\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807013 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_L\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_L\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[0\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[0\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[1\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[1\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[2\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[2\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[3\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[3\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[4\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[4\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[5\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[5\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[6\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[6\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[7\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[7\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[8\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[8\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[9\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[9\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[10\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[10\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[11\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[11\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[12\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[12\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807014 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[13\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[13\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807015 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[14\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[14\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807015 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE1_FREQ_DATA_H\[15\] AD_FREQ_MEASURE.v(49) " "Inferred latch for \"BASE1_FREQ_DATA_H\[15\]\" at AD_FREQ_MEASURE.v(49)" {  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807015 "|TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT32 CNT32:u_AD1_CNT32 " "Elaborating entity \"CNT32\" for hierarchy \"CNT32:u_AD1_CNT32\"" {  } { { "TOP.bdf" "u_AD1_CNT32" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 88 1496 1720 232 "u_AD1_CNT32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:inst2 " "Elaborating entity \"test\" for hierarchy \"test:inst2\"" {  } { { "TOP.bdf" "inst2" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1360 2744 2960 1440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_DATA_DEAL AD_DATA_DEAL:u_AD_DATA_DEAL " "Elaborating entity \"AD_DATA_DEAL\" for hierarchy \"AD_DATA_DEAL:u_AD_DATA_DEAL\"" {  } { { "TOP.bdf" "u_AD_DATA_DEAL" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1896 3832 4184 2072 "u_AD_DATA_DEAL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807018 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AD_DATA_DEAL.v(48) " "Verilog HDL Case Statement warning at AD_DATA_DEAL.v(48): incomplete case statement has no default case item" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ad1_fifo_recv AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"ad1_fifo_recv\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_FIFO_DATA_OUT AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"AD1_FIFO_DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_FLAG_SHOW AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"AD1_FLAG_SHOW\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ad2_fifo_recv AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"ad2_fifo_recv\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_FIFO_DATA_OUT AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"AD2_FIFO_DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_FLAG_SHOW AD_DATA_DEAL.v(46) " "Verilog HDL Always Construct warning at AD_DATA_DEAL.v(46): inferring latch(es) for variable \"AD2_FLAG_SHOW\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[0\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[0\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[1\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[1\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[2\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[2\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[3\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[3\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[4\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[4\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[5\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[5\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[6\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[6\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[7\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[7\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[8\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[8\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[9\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[9\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[10\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[10\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[11\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[11\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[12\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[12\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[13\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[13\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[14\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[14\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FLAG_SHOW\[15\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FLAG_SHOW\[15\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[0\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[0\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[1\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[1\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[2\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[2\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[3\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[3\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[4\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[4\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[5\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[5\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[6\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[6\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[7\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[7\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[8\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[8\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[9\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[9\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[10\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[10\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[11\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[11\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807019 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[12\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[12\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[13\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[13\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[14\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[14\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_FIFO_DATA_OUT\[15\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD2_FIFO_DATA_OUT\[15\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[0\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[0\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[1\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[1\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[2\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[2\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[3\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[3\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[4\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[4\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[5\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[5\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[6\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[6\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[7\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[7\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[8\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[8\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[9\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[9\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[10\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[10\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[11\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[11\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[12\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[12\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[13\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[13\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[14\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[14\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FLAG_SHOW\[15\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FLAG_SHOW\[15\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[0\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[0\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[1\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[1\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[2\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[2\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[3\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[3\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[4\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[4\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[5\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[5\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[6\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[6\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[7\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[7\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[8\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[8\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[9\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[9\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[10\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[10\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[11\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[11\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[12\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[12\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[13\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[13\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[14\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[14\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_FIFO_DATA_OUT\[15\] AD_DATA_DEAL.v(46) " "Inferred latch for \"AD1_FIFO_DATA_OUT\[15\]\" at AD_DATA_DEAL.v(46)" {  } { { "../src/AD_DATA_DEAL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_DATA_DEAL.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807020 "|TOP|AD_DATA_DEAL:u_AD_DATA_DEAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TYFIFO TYFIFO:u_AD1_FIFO " "Elaborating entity \"TYFIFO\" for hierarchy \"TYFIFO:u_AD1_FIFO\"" {  } { { "TOP.bdf" "u_AD1_FIFO" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1560 3816 3992 1752 "u_AD1_FIFO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\"" {  } { { "../ip/TYFIFO/TYFIFO.v" "dcfifo_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/TYFIFO/TYFIFO.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\"" {  } { { "../ip/TYFIFO/TYFIFO.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/TYFIFO/TYFIFO.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807187 ""}  } { { "../ip/TYFIFO/TYFIFO.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/TYFIFO/TYFIFO.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858807187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vve1 " "Found entity 1: dcfifo_vve1" {  } { { "db/dcfifo_vve1.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vve1 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated " "Elaborating entity \"dcfifo_vve1\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_vve1.tdf" "rdptr_g1p" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_vve1.tdf" "wrptr_g1p" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ce41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ce41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ce41 " "Found entity 1: altsyncram_ce41" {  } { { "db/altsyncram_ce41.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/altsyncram_ce41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ce41 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|altsyncram_ce41:fifo_ram " "Elaborating entity \"altsyncram_ce41\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|altsyncram_ce41:fifo_ram\"" {  } { { "db/dcfifo_vve1.tdf" "fifo_ram" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_vve1.tdf" "rs_dgwp" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_vve1.tdf" "ws_dgrp" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"TYFIFO:u_AD1_FIFO\|dcfifo:dcfifo_component\|dcfifo_vve1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_vve1.tdf" "rdempty_eq_comp" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/dcfifo_vve1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_DEV FREQ_DEV:u_AD1_DEV " "Elaborating entity \"FREQ_DEV\" for hierarchy \"FREQ_DEV:u_AD1_DEV\"" {  } { { "TOP.bdf" "u_AD1_DEV" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1328 4312 4544 1440 "u_AD1_DEV" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_FREQ_WORD AD_FREQ_WORD:u_AD_FREQ_WORD " "Elaborating entity \"AD_FREQ_WORD\" for hierarchy \"AD_FREQ_WORD:u_AD_FREQ_WORD\"" {  } { { "TOP.bdf" "u_AD_FREQ_WORD" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1312 3696 3928 1488 "u_AD_FREQ_WORD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807343 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AD_FREQ_WORD.v(51) " "Verilog HDL Case Statement warning at AD_FREQ_WORD.v(51): incomplete case statement has no default case item" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_OUTH AD_FREQ_WORD.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_WORD.v(49): inferring latch(es) for variable \"AD1_OUTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD1_OUTL AD_FREQ_WORD.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_WORD.v(49): inferring latch(es) for variable \"AD1_OUTL\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_OUTH AD_FREQ_WORD.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_WORD.v(49): inferring latch(es) for variable \"AD2_OUTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AD2_OUTL AD_FREQ_WORD.v(49) " "Verilog HDL Always Construct warning at AD_FREQ_WORD.v(49): inferring latch(es) for variable \"AD2_OUTL\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[0\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[0\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[1\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[1\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[2\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[2\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[3\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[3\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[4\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[4\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[5\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[5\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[6\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[6\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[7\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[7\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[8\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[8\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[9\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[9\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[10\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[10\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[11\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[11\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[12\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[12\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[13\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[13\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[14\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[14\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTL\[15\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTL\[15\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[0\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[0\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[1\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[1\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[2\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[2\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[3\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[3\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[4\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[4\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[5\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[5\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[6\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[6\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807344 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[7\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[7\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[8\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[8\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[9\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[9\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[10\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[10\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[11\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[11\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[12\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[12\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[13\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[13\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[14\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[14\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2_OUTH\[15\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD2_OUTH\[15\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[0\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[0\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[1\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[1\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[2\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[2\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[3\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[3\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[4\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[4\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[5\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[5\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[6\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[6\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[7\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[7\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[8\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[8\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[9\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[9\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[10\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[10\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[11\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[11\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[12\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[12\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[13\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[13\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[14\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[14\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTL\[15\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTL\[15\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[0\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[0\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[1\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[1\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[2\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[2\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[3\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[3\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[4\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[4\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[5\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[5\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[6\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[6\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[7\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[7\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[8\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[8\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[9\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[9\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[10\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[10\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[11\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[11\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[12\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[12\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[13\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[13\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[14\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[14\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1_OUTH\[15\] AD_FREQ_WORD.v(49) " "Inferred latch for \"AD1_OUTH\[15\]\" at AD_FREQ_WORD.v(49)" {  } { { "../src/AD_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_WORD.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807345 "|TOP|AD_FREQ_WORD:u_AD_FREQ_WORD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_FREQ_WORD DA_FREQ_WORD:u_DA_FREQ_WORD " "Elaborating entity \"DA_FREQ_WORD\" for hierarchy \"DA_FREQ_WORD:u_DA_FREQ_WORD\"" {  } { { "TOP.bdf" "u_DA_FREQ_WORD" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 488 3624 3856 664 "u_DA_FREQ_WORD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807511 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DA_FREQ_WORD.v(49) " "Verilog HDL Case Statement warning at DA_FREQ_WORD.v(49): incomplete case statement has no default case item" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858807512 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA1_OUTH DA_FREQ_WORD.v(47) " "Verilog HDL Always Construct warning at DA_FREQ_WORD.v(47): inferring latch(es) for variable \"DA1_OUTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807512 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA1_OUTL DA_FREQ_WORD.v(47) " "Verilog HDL Always Construct warning at DA_FREQ_WORD.v(47): inferring latch(es) for variable \"DA1_OUTL\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807512 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA2_OUTH DA_FREQ_WORD.v(47) " "Verilog HDL Always Construct warning at DA_FREQ_WORD.v(47): inferring latch(es) for variable \"DA2_OUTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA2_OUTL DA_FREQ_WORD.v(47) " "Verilog HDL Always Construct warning at DA_FREQ_WORD.v(47): inferring latch(es) for variable \"DA2_OUTL\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[0\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[0\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[1\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[1\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[2\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[2\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[3\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[3\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[4\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[4\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[5\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[5\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[6\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[6\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[7\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[7\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[8\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[8\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[9\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[9\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[10\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[10\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[11\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[11\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[12\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[12\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[13\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[13\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[14\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[14\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTL\[15\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTL\[15\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[0\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[0\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[1\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[1\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[2\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[2\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[3\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[3\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[4\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[4\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[5\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[5\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[6\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[6\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[7\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[7\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[8\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[8\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[9\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[9\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[10\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[10\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[11\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[11\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[12\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[12\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[13\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[13\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[14\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[14\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTH\[15\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA2_OUTH\[15\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[0\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[0\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[1\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[1\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[2\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[2\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[3\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[3\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[4\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[4\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[5\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[5\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[6\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[6\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[7\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[7\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[8\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[8\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[9\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[9\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[10\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[10\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[11\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[11\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[12\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[12\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[13\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[13\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[14\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[14\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTL\[15\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTL\[15\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[0\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[0\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[1\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[1\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[2\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[2\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[3\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[3\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[4\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[4\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807513 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[5\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[5\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[6\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[6\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[7\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[7\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[8\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[8\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[9\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[9\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[10\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[10\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[11\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[11\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[12\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[12\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[13\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[13\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[14\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[14\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTH\[15\] DA_FREQ_WORD.v(47) " "Inferred latch for \"DA1_OUTH\[15\]\" at DA_FREQ_WORD.v(47)" {  } { { "../src/DA_FREQ_WORD.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_FREQ_WORD.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 "|TOP|DA_FREQ_WORD:u_DA_FREQ_WORD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VOLTAGE_SCALER_CLOCKED VOLTAGE_SCALER_CLOCKED:inst12 " "Elaborating entity \"VOLTAGE_SCALER_CLOCKED\" for hierarchy \"VOLTAGE_SCALER_CLOCKED:inst12\"" {  } { { "TOP.bdf" "inst12" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 528 4768 5008 640 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 VOLTAGE_SCALER_CLOCKED.v(41) " "Verilog HDL assignment warning at VOLTAGE_SCALER_CLOCKED.v(41): truncated value with size 32 to match size of target (14)" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858807515 "|TOP|VOLTAGE_SCALER_CLOCKED:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 VOLTAGE_SCALER_CLOCKED.v(47) " "Verilog HDL assignment warning at VOLTAGE_SCALER_CLOCKED.v(47): truncated value with size 32 to match size of target (14)" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752858807515 "|TOP|VOLTAGE_SCALER_CLOCKED:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_WAVEFORM_A DA_WAVEFORM_A:inst15 " "Elaborating entity \"DA_WAVEFORM_A\" for hierarchy \"DA_WAVEFORM_A:inst15\"" {  } { { "TOP.bdf" "inst15" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 520 4304 4552 664 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807516 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DA_WAVEFORM_A.v(49) " "Verilog HDL Case Statement warning at DA_WAVEFORM_A.v(49): incomplete case statement has no default case item" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858807516 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WAVEFORM_A DA_WAVEFORM_A.v(48) " "Verilog HDL Always Construct warning at DA_WAVEFORM_A.v(48): inferring latch(es) for variable \"WAVEFORM_A\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807516 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[0\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[0\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807516 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[1\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[1\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807516 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[2\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[2\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807538 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[3\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[3\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807538 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[4\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[4\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807538 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[5\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[5\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807538 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[6\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[6\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807538 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_A\[7\] DA_WAVEFORM_A.v(48) " "Inferred latch for \"WAVEFORM_A\[7\]\" at DA_WAVEFORM_A.v(48)" {  } { { "../src/DA_WAVEFORM_A.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807538 "|TOP|DA_WAVEFORM_A:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinromvpp DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst " "Elaborating entity \"sinromvpp\" for hierarchy \"DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\"" {  } { { "../src/DA_WAVEFORM_A.v" "sinromvpp_inst" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sinromvpp/sinromvpp.v" "altsyncram_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sinromvpp/sinromvpp.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sinromvpp/sinromvpp.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sinromvpp/sinromvpp.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../script/sin_1024x14.mif " "Parameter \"init_file\" = \"../script/sin_1024x14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807567 ""}  } { { "../ip/sinromvpp/sinromvpp.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sinromvpp/sinromvpp.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858807567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3b1 " "Found entity 1: altsyncram_h3b1" {  } { { "db/altsyncram_h3b1.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/altsyncram_h3b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3b1 DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component\|altsyncram_h3b1:auto_generated " "Elaborating entity \"altsyncram_h3b1\" for hierarchy \"DA_WAVEFORM_A:inst15\|sinromvpp:sinromvpp_inst\|altsyncram:altsyncram_component\|altsyncram_h3b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqaure_rom DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst " "Elaborating entity \"sqaure_rom\" for hierarchy \"DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\"" {  } { { "../src/DA_WAVEFORM_A.v" "sqaure_rom_inst" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sqaure_rom/sqaure_rom.v" "altsyncram_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sqaure_rom/sqaure_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sqaure_rom/sqaure_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sqaure_rom/sqaure_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../script/square_1024x14.mif " "Parameter \"init_file\" = \"../script/square_1024x14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807613 ""}  } { { "../ip/sqaure_rom/sqaure_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sqaure_rom/sqaure_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858807613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odb1 " "Found entity 1: altsyncram_odb1" {  } { { "db/altsyncram_odb1.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/altsyncram_odb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_odb1 DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component\|altsyncram_odb1:auto_generated " "Elaborating entity \"altsyncram_odb1\" for hierarchy \"DA_WAVEFORM_A:inst15\|sqaure_rom:sqaure_rom_inst\|altsyncram:altsyncram_component\|altsyncram_odb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_rom DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst " "Elaborating entity \"triangle_rom\" for hierarchy \"DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\"" {  } { { "../src/DA_WAVEFORM_A.v" "triangle_rom_inst" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/triangle_rom/triangle_rom.v" "altsyncram_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/triangle_rom/triangle_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/triangle_rom/triangle_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/triangle_rom/triangle_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../script/triangle_1024x14.mif " "Parameter \"init_file\" = \"../script/triangle_1024x14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807655 ""}  } { { "../ip/triangle_rom/triangle_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/triangle_rom/triangle_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858807655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tjb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tjb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tjb1 " "Found entity 1: altsyncram_tjb1" {  } { { "db/altsyncram_tjb1.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/altsyncram_tjb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tjb1 DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component\|altsyncram_tjb1:auto_generated " "Elaborating entity \"altsyncram_tjb1\" for hierarchy \"DA_WAVEFORM_A:inst15\|triangle_rom:triangle_rom_inst\|altsyncram:altsyncram_component\|altsyncram_tjb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth_rom DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst " "Elaborating entity \"sawtooth_rom\" for hierarchy \"DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\"" {  } { { "../src/DA_WAVEFORM_A.v" "sawtooth_rom_inst" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_A.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sawtooth_rom/sawtooth_rom.v" "altsyncram_component" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sawtooth_rom/sawtooth_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/sawtooth_rom/sawtooth_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sawtooth_rom/sawtooth_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../script/sawtooth_1024x14.mif " "Parameter \"init_file\" = \"../script/sawtooth_1024x14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858807698 ""}  } { { "../ip/sawtooth_rom/sawtooth_rom.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/ip/sawtooth_rom/sawtooth_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858807698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0lb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0lb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0lb1 " "Found entity 1: altsyncram_0lb1" {  } { { "db/altsyncram_0lb1.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/altsyncram_0lb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858807723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0lb1 DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component\|altsyncram_0lb1:auto_generated " "Elaborating entity \"altsyncram_0lb1\" for hierarchy \"DA_WAVEFORM_A:inst15\|sawtooth_rom:sawtooth_rom_inst\|altsyncram:altsyncram_component\|altsyncram_0lb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_APMPLITUDE DA_APMPLITUDE:inst10 " "Elaborating entity \"DA_APMPLITUDE\" for hierarchy \"DA_APMPLITUDE:inst10\"" {  } { { "TOP.bdf" "inst10" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 16 4272 4520 160 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807730 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DA_APMPLITUDE.v(43) " "Verilog HDL Case Statement warning at DA_APMPLITUDE.v(43): incomplete case statement has no default case item" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858807730 "|TOP|DA_APMPLITUDE:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA1_OUTA DA_APMPLITUDE.v(41) " "Verilog HDL Always Construct warning at DA_APMPLITUDE.v(41): inferring latch(es) for variable \"DA1_OUTA\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807730 "|TOP|DA_APMPLITUDE:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DA2_OUTB DA_APMPLITUDE.v(41) " "Verilog HDL Always Construct warning at DA_APMPLITUDE.v(41): inferring latch(es) for variable \"DA2_OUTB\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[0\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[0\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[1\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[1\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[2\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[2\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[3\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[3\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[4\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[4\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[5\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[5\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[6\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[6\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[7\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[7\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[8\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[8\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[9\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[9\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[10\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[10\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA2_OUTB\[11\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA2_OUTB\[11\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[0\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[0\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[1\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[1\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[2\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[2\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[3\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[3\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[4\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[4\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[5\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[5\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[6\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[6\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[7\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[7\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[8\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[8\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[9\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[9\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[10\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[10\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DA1_OUTA\[11\] DA_APMPLITUDE.v(41) " "Inferred latch for \"DA1_OUTA\[11\]\" at DA_APMPLITUDE.v(41)" {  } { { "../src/DA_APMPLITUDE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_APMPLITUDE.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807731 "|TOP|DA_APMPLITUDE:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_WAVEFORM_B DA_WAVEFORM_B:inst18 " "Elaborating entity \"DA_WAVEFORM_B\" for hierarchy \"DA_WAVEFORM_B:inst18\"" {  } { { "TOP.bdf" "inst18" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 792 4304 4552 936 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858807732 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DA_WAVEFORM_B.v(50) " "Verilog HDL Case Statement warning at DA_WAVEFORM_B.v(50): incomplete case statement has no default case item" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752858807733 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WAVEFORM_B DA_WAVEFORM_B.v(49) " "Verilog HDL Always Construct warning at DA_WAVEFORM_B.v(49): inferring latch(es) for variable \"WAVEFORM_B\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752858807733 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[0\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[0\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807733 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[1\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[1\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807733 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[2\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[2\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807733 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[3\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[3\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807733 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[4\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[4\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807733 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[5\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[5\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807733 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[6\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[6\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807733 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WAVEFORM_B\[7\] DA_WAVEFORM_B.v(49) " "Inferred latch for \"WAVEFORM_B\[7\]\" at DA_WAVEFORM_B.v(49)" {  } { { "../src/DA_WAVEFORM_B.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_WAVEFORM_B.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858807733 "|TOP|DA_WAVEFORM_B:inst18"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DA_PARAMETER_CTRL:inst7\|FREQ_OUT_B_FINAL " "Found clock multiplexer DA_PARAMETER_CTRL:inst7\|FREQ_OUT_B_FINAL" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1752858807963 "|TOP|DA_PARAMETER_CTRL:inst7|FREQ_OUT_B_FINAL"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1752858807963 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst12\|Mult0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Mult0" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858808313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst12\|Div0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Div0" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858808313 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst12\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst12\|Mult1\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Mult1" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858808313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst12\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst12\|Div1\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Div1" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858808313 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst11\|Mult0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Mult0" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858808313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst11\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst11\|Div0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Div0" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858808313 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst11\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst11\|Mult1\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Mult1" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858808313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VOLTAGE_SCALER_CLOCKED:inst11\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VOLTAGE_SCALER_CLOCKED:inst11\|Div1\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "Div1" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752858808313 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752858808313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VOLTAGE_SCALER_CLOCKED:inst12\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VOLTAGE_SCALER_CLOCKED:inst12\|lpm_mult:Mult0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858808338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VOLTAGE_SCALER_CLOCKED:inst12\|lpm_mult:Mult0 " "Instantiated megafunction \"VOLTAGE_SCALER_CLOCKED:inst12\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808338 ""}  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858808338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3dt " "Found entity 1: mult_3dt" {  } { { "db/mult_3dt.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/mult_3dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858808363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858808363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VOLTAGE_SCALER_CLOCKED:inst12\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VOLTAGE_SCALER_CLOCKED:inst12\|lpm_divide:Div0\"" {  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858808378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VOLTAGE_SCALER_CLOCKED:inst12\|lpm_divide:Div0 " "Instantiated megafunction \"VOLTAGE_SCALER_CLOCKED:inst12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752858808378 ""}  } { { "../src/VOLTAGE_SCALER_CLOCKED.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/VOLTAGE_SCALER_CLOCKED.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752858808378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858808402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858808402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858808409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858808409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858808435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858808435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858808467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858808467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752858808492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858808492 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "160 " "Ignored 160 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "160 " "Ignored 160 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1752858808865 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1752858808865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752858809776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/ZUOLAN_FPGA_OBJECT.map.smsg " "Generated suppressed messages file E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/ZUOLAN_FPGA_OBJECT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858810683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752858810870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752858810870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4934 " "Implemented 4934 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752858811124 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752858811124 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1752858811124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4701 " "Implemented 4701 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752858811124 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1752858811124 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1752858811124 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1752858811124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752858811124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752858811160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 19 01:13:31 2025 " "Processing ended: Sat Jul 19 01:13:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752858811160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752858811160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752858811160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752858811160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1752858812482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752858812485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 19 01:13:32 2025 " "Processing started: Sat Jul 19 01:13:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752858812485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1752858812485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1752858812486 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1752858812702 ""}
{ "Info" "0" "" "Project  = ZUOLAN_FPGA_OBJECT" {  } {  } 0 0 "Project  = ZUOLAN_FPGA_OBJECT" 0 0 "Fitter" 0 0 1752858812702 ""}
{ "Info" "0" "" "Revision = ZUOLAN_FPGA_OBJECT" {  } {  } 0 0 "Revision = ZUOLAN_FPGA_OBJECT" 0 0 "Fitter" 0 0 1752858812702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1752858812783 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ZUOLAN_FPGA_OBJECT EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ZUOLAN_FPGA_OBJECT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1752858812805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752858812842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752858812842 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MYPLL:inst6\|altpll:altpll_component\|MYPLL_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"MYPLL:inst6\|altpll:altpll_component\|MYPLL_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MYPLL:inst6\|altpll:altpll_component\|MYPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for MYPLL:inst6\|altpll:altpll_component\|MYPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mypll_altpll1.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/mypll_altpll1.v" 43 -1 0 } } { "" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 1367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1752858812869 ""}  } { { "db/mypll_altpll1.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/mypll_altpll1.v" 43 -1 0 } } { "" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 1367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1752858812869 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1752858812934 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752858813023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752858813023 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752858813023 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1752858813023 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 11999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752858813028 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 12001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752858813028 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 12003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752858813028 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 12005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752858813028 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 12007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752858813028 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1752858813028 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1752858813029 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1752858813076 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "354 " "The Timing Analyzer is analyzing 354 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1752858813594 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vve1 " "Entity dcfifo_vve1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752858813595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752858813595 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1752858813595 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1752858813595 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ZUOLAN_FPGA_OBJECT.sdc " "Synopsys Design Constraints File file not found: 'ZUOLAN_FPGA_OBJECT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1752858813603 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1752858813604 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1752858813604 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1752858813623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1752858813624 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1752858813625 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MYPLL:inst6\|altpll:altpll_component\|MYPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node MYPLL:inst6\|altpll:altpll_component\|MYPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752858813755 ""}  } { { "db/mypll_altpll1.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/db/mypll_altpll1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 1367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752858813755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FMC_CONTROL:inst\|fmc_rd_en  " "Automatically promoted node FMC_CONTROL:inst\|fmc_rd_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DB\[0\]~output " "Destination node FPGA_DB\[0\]~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1632 1584 1784 1648 "FPGA_DB\[15..0\]" "" } { 1472 2536 2656 1496 "FPGA_DB\[15..0\]" "" } { 1616 1784 1904 1640 "FPGA_DB\[15..0\]" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DB\[1\]~output " "Destination node FPGA_DB\[1\]~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1632 1584 1784 1648 "FPGA_DB\[15..0\]" "" } { 1472 2536 2656 1496 "FPGA_DB\[15..0\]" "" } { 1616 1784 1904 1640 "FPGA_DB\[15..0\]" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DB\[2\]~output " "Destination node FPGA_DB\[2\]~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1632 1584 1784 1648 "FPGA_DB\[15..0\]" "" } { 1472 2536 2656 1496 "FPGA_DB\[15..0\]" "" } { 1616 1784 1904 1640 "FPGA_DB\[15..0\]" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DB\[3\]~output " "Destination node FPGA_DB\[3\]~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1632 1584 1784 1648 "FPGA_DB\[15..0\]" "" } { 1472 2536 2656 1496 "FPGA_DB\[15..0\]" "" } { 1616 1784 1904 1640 "FPGA_DB\[15..0\]" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DB\[4\]~output " "Destination node FPGA_DB\[4\]~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1632 1584 1784 1648 "FPGA_DB\[15..0\]" "" } { 1472 2536 2656 1496 "FPGA_DB\[15..0\]" "" } { 1616 1784 1904 1640 "FPGA_DB\[15..0\]" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DB\[5\]~output " "Destination node FPGA_DB\[5\]~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1632 1584 1784 1648 "FPGA_DB\[15..0\]" "" } { 1472 2536 2656 1496 "FPGA_DB\[15..0\]" "" } { 1616 1784 1904 1640 "FPGA_DB\[15..0\]" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DB\[6\]~output " "Destination node FPGA_DB\[6\]~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1632 1584 1784 1648 "FPGA_DB\[15..0\]" "" } { 1472 2536 2656 1496 "FPGA_DB\[15..0\]" "" } { 1616 1784 1904 1640 "FPGA_DB\[15..0\]" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DB\[7\]~output " "Destination node FPGA_DB\[7\]~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1632 1584 1784 1648 "FPGA_DB\[15..0\]" "" } { 1472 2536 2656 1496 "FPGA_DB\[15..0\]" "" } { 1616 1784 1904 1640 "FPGA_DB\[15..0\]" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DB\[8\]~output " "Destination node FPGA_DB\[8\]~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1632 1584 1784 1648 "FPGA_DB\[15..0\]" "" } { 1472 2536 2656 1496 "FPGA_DB\[15..0\]" "" } { 1616 1784 1904 1640 "FPGA_DB\[15..0\]" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_DB\[9\]~output " "Destination node FPGA_DB\[9\]~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1632 1584 1784 1648 "FPGA_DB\[15..0\]" "" } { 1472 2536 2656 1496 "FPGA_DB\[15..0\]" "" } { 1616 1784 1904 1640 "FPGA_DB\[15..0\]" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1752858813756 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752858813756 ""}  } { { "../src/FMC_CONTROL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FMC_CONTROL.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752858813756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "Automatically promoted node DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_PARAMETER_CTRL:inst7\|FREQ_OUT_B_FINAL " "Destination node DA_PARAMETER_CTRL:inst7\|FREQ_OUT_B_FINAL" {  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA1_OUTCLK~output " "Destination node DA1_OUTCLK~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 920 5160 5349 936 "DA1_OUTCLK" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 11913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752858813756 ""}  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 1563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752858813756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DA_PARAMETER_CTRL:inst7\|FREQ_OUT_B_FINAL  " "Automatically promoted node DA_PARAMETER_CTRL:inst7\|FREQ_OUT_B_FINAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA2_OUTCLK~output " "Destination node DA2_OUTCLK~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 976 5160 5349 992 "DA2_OUTCLK" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 11914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752858813756 ""}  } { { "../src/DA_PARAMETER_CTRL.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/DA_PARAMETER_CTRL.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752858813756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "Automatically promoted node FREQ_DEV:u_AD1_DEV\|FREQ_OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD1_OUTCLK~output " "Destination node AD1_OUTCLK~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1512 3816 4005 1528 "AD1_OUTCLK" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 11915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752858813756 ""}  } { { "../src/FREQ_DEV.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FREQ_DEV.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752858813756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "Automatically promoted node FREQ_DEV:u_AD2_DEV\|FREQ_OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752858813756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD2_OUTCLK~output " "Destination node AD2_OUTCLK~output" {  } { { "TOP.bdf" "" { Schematic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/TOP.bdf" { { 1512 4272 4456 1528 "AD2_OUTCLK" "" } } } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 11916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752858813756 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752858813756 ""}  } { { "../src/FREQ_DEV.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/FREQ_DEV.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 1718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752858813756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD_FREQ_MEASURE:u_AD_FREQ_MEASURE\|AD1_FREQ_DATA_H\[15\]~0  " "Automatically promoted node AD_FREQ_MEASURE:u_AD_FREQ_MEASURE\|AD1_FREQ_DATA_H\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752858813756 ""}  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 8401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752858813756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD_FREQ_MEASURE:u_AD_FREQ_MEASURE\|AD1_FREQ_DATA_L\[15\]~4  " "Automatically promoted node AD_FREQ_MEASURE:u_AD_FREQ_MEASURE\|AD1_FREQ_DATA_L\[15\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752858813756 ""}  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752858813756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD_FREQ_MEASURE:u_AD_FREQ_MEASURE\|AD2_FREQ_DATA_H\[15\]~2  " "Automatically promoted node AD_FREQ_MEASURE:u_AD_FREQ_MEASURE\|AD2_FREQ_DATA_H\[15\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752858813757 ""}  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 9700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752858813757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD_FREQ_MEASURE:u_AD_FREQ_MEASURE\|AD2_FREQ_DATA_L\[15\]~0  " "Automatically promoted node AD_FREQ_MEASURE:u_AD_FREQ_MEASURE\|AD2_FREQ_DATA_L\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752858813757 ""}  } { { "../src/AD_FREQ_MEASURE.v" "" { Text "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/src/AD_FREQ_MEASURE.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 0 { 0 ""} 0 8402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752858813757 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1752858814057 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752858814058 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752858814058 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752858814061 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752858814063 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1752858814065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1752858814189 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Embedded multiplier block " "Packed 28 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1752858814191 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "28 " "Created 28 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1752858814191 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1752858814191 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752858814285 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1752858814295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1752858814748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752858815127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1752858815148 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1752858821699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752858821699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1752858822133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 6.9% " "2e+03 ns of routing delay (approximately 6.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1752858823938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1752858824287 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1752858824287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1752858834164 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1752858834164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752858834167 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.26 " "Total time spent on timing analysis during the Fitter is 3.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1752858834291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752858834307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752858834589 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752858834590 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752858834959 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752858835693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/ZUOLAN_FPGA_OBJECT.fit.smsg " "Generated suppressed messages file E:/competition/EE/Electronic/EE_OBJECT/code/zuolan_signal_fpga_stm32/zuolan_FPGA/prj/ZUOLAN_FPGA_OBJECT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1752858836087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6616 " "Peak virtual memory: 6616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752858837146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 19 01:13:57 2025 " "Processing ended: Sat Jul 19 01:13:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752858837146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752858837146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752858837146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1752858837146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1752858838482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752858838485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 19 01:13:58 2025 " "Processing started: Sat Jul 19 01:13:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752858838485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1752858838485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1752858838485 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1752858839106 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1752858839124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752858839310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 19 01:13:59 2025 " "Processing ended: Sat Jul 19 01:13:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752858839310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752858839310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752858839310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1752858839310 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1752858839930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1752858840505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752858840509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 19 01:14:00 2025 " "Processing started: Sat Jul 19 01:14:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752858840509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1752858840509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT " "Command: quartus_sta ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1752858840509 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1752858840743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1752858840899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858840935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858840935 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "354 " "The Timing Analyzer is analyzing 354 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1752858841078 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vve1 " "Entity dcfifo_vve1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752858841137 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752858841137 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1752858841137 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1752858841137 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ZUOLAN_FPGA_OBJECT.sdc " "Synopsys Design Constraints File file not found: 'ZUOLAN_FPGA_OBJECT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1752858841145 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858841146 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1752858841146 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1752858841146 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752858841146 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858841146 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " "create_clock -period 1.000 -name DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752858841148 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CS_NEL FPGA_CS_NEL " "create_clock -period 1.000 -name FPGA_CS_NEL FPGA_CS_NEL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752858841148 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AD2_INPUT_CLK AD2_INPUT_CLK " "create_clock -period 1.000 -name AD2_INPUT_CLK AD2_INPUT_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752858841148 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AD1_INPUT_CLK AD1_INPUT_CLK " "create_clock -period 1.000 -name AD1_INPUT_CLK AD1_INPUT_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752858841148 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FREQ_DEV:u_AD2_DEV\|FREQ_OUT FREQ_DEV:u_AD2_DEV\|FREQ_OUT " "create_clock -period 1.000 -name FREQ_DEV:u_AD2_DEV\|FREQ_OUT FREQ_DEV:u_AD2_DEV\|FREQ_OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752858841148 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FREQ_DEV:u_AD1_DEV\|FREQ_OUT FREQ_DEV:u_AD1_DEV\|FREQ_OUT " "create_clock -period 1.000 -name FREQ_DEV:u_AD1_DEV\|FREQ_OUT FREQ_DEV:u_AD1_DEV\|FREQ_OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752858841148 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752858841148 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1752858841160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752858841160 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1752858841162 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752858841170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752858841286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752858841286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -96.419 " "Worst-case setup slack is -96.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -96.419           -3108.888 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "  -96.419           -3108.888 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.405           -3938.254 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.405           -3938.254 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.140           -1708.623 FPGA_CS_NEL  " "   -7.140           -1708.623 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.340            -144.973 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -4.340            -144.973 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.931            -131.074 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -3.931            -131.074 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.235             -70.344 AD1_INPUT_CLK  " "   -3.235             -70.344 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -75.704 AD2_INPUT_CLK  " "   -3.210             -75.704 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858841289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.768 " "Worst-case hold slack is -4.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.768            -223.526 FPGA_CS_NEL  " "   -4.768            -223.526 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "    0.351               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "    0.416               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "    0.433               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.464               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 AD1_INPUT_CLK  " "    0.497               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 AD2_INPUT_CLK  " "    0.497               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858841301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.525 " "Worst-case recovery slack is -6.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.525            -402.255 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.525            -402.255 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.492             -79.616 AD1_INPUT_CLK  " "   -2.492             -79.616 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.962             -62.144 AD2_INPUT_CLK  " "   -1.962             -62.144 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858841303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.194 " "Worst-case removal slack is 2.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.194               0.000 AD2_INPUT_CLK  " "    2.194               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.740               0.000 AD1_INPUT_CLK  " "    2.740               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.919               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.919               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858841305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -341.202 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "   -4.000            -341.202 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -531.445 FPGA_CS_NEL  " "   -3.201            -531.445 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -106.939 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -3.201            -106.939 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -106.939 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -3.201            -106.939 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 AD1_INPUT_CLK  " "   -3.000             -52.071 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 AD2_INPUT_CLK  " "   -3.000             -52.071 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.048               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.048               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 CLK  " "    9.934               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858841307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858841307 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752858841923 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752858841923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752858841930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752858841944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752858842299 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752858842427 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752858842452 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752858842452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -87.765 " "Worst-case setup slack is -87.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -87.765           -2843.257 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "  -87.765           -2843.257 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.778           -3658.115 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.778           -3658.115 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.015           -1687.381 FPGA_CS_NEL  " "   -7.015           -1687.381 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.053            -134.776 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -4.053            -134.776 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.623            -120.686 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -3.623            -120.686 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.791             -60.873 AD1_INPUT_CLK  " "   -2.791             -60.873 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.771             -67.184 AD2_INPUT_CLK  " "   -2.771             -67.184 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858842457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.285 " "Worst-case hold slack is -4.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.285            -201.808 FPGA_CS_NEL  " "   -4.285            -201.808 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "    0.337               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "    0.383               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "    0.383               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.415               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 AD1_INPUT_CLK  " "    0.445               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 AD2_INPUT_CLK  " "    0.445               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858842472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.954 " "Worst-case recovery slack is -5.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.954            -367.214 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.954            -367.214 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196             -70.144 AD1_INPUT_CLK  " "   -2.196             -70.144 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736             -54.800 AD2_INPUT_CLK  " "   -1.736             -54.800 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858842477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.929 " "Worst-case removal slack is 1.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.929               0.000 AD2_INPUT_CLK  " "    1.929               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.425               0.000 AD1_INPUT_CLK  " "    2.425               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.414               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.414               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858842481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -341.734 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "   -4.000            -341.734 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -493.834 FPGA_CS_NEL  " "   -3.201            -493.834 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -106.939 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -3.201            -106.939 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -106.939 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -3.201            -106.939 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 AD1_INPUT_CLK  " "   -3.000             -52.071 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 AD2_INPUT_CLK  " "   -3.000             -52.071 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.047               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.047               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 CLK  " "    9.943               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858842485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858842485 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752858843092 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752858843092 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752858843100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752858843208 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752858843219 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752858843219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.490 " "Worst-case setup slack is -42.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.490           -1291.782 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "  -42.490           -1291.782 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.252           -1782.512 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.252           -1782.512 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.367            -687.616 FPGA_CS_NEL  " "   -3.367            -687.616 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378             -37.980 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -1.378             -37.980 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164             -31.181 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -1.164             -31.181 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868             -11.722 AD1_INPUT_CLK  " "   -0.868             -11.722 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861             -14.474 AD2_INPUT_CLK  " "   -0.861             -14.474 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858843229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.358 " "Worst-case hold slack is -2.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358            -109.317 FPGA_CS_NEL  " "   -2.358            -109.317 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "    0.112               0.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "    0.137               0.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "    0.158               0.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.193               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 AD1_INPUT_CLK  " "    0.208               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 AD2_INPUT_CLK  " "    0.208               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858843246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.028 " "Worst-case recovery slack is -3.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.028            -186.942 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.028            -186.942 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605             -19.296 AD1_INPUT_CLK  " "   -0.605             -19.296 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332             -10.160 AD2_INPUT_CLK  " "   -0.332             -10.160 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858843253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.944 " "Worst-case removal slack is 0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 AD2_INPUT_CLK  " "    0.944               0.000 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.199               0.000 AD1_INPUT_CLK  " "    1.199               0.000 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.158               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.158               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858843259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -211.127 FPGA_CS_NEL  " "   -3.000            -211.127 FPGA_CS_NEL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.984 AD2_INPUT_CLK  " "   -3.000             -40.984 AD2_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.871 AD1_INPUT_CLK  " "   -3.000             -40.871 AD1_INPUT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -166.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A  " "   -1.000            -166.000 DA_PARAMETER_CTRL:inst7\|FREQ_OUT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -65.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT  " "   -1.000             -65.000 FREQ_DEV:u_AD1_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -65.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT  " "   -1.000             -65.000 FREQ_DEV:u_AD2_DEV\|FREQ_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.128               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.128               0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 CLK  " "    9.594               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752858843266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752858843266 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752858843875 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752858843875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752858844145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752858844147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752858844243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 19 01:14:04 2025 " "Processing ended: Sat Jul 19 01:14:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752858844243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752858844243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752858844243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752858844243 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752858844939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752858969645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752858969650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 19 01:16:09 2025 " "Processing started: Sat Jul 19 01:16:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752858969650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1752858969650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT --netlist_type=sgate " "Command: quartus_npp ZUOLAN_FPGA_OBJECT -c ZUOLAN_FPGA_OBJECT --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1752858969650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752858969985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 19 01:16:09 2025 " "Processing ended: Sat Jul 19 01:16:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752858969985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752858969985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752858969985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1752858969985 ""}
