SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a200t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fbg676
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory c:/Users/Xembo/Documents/GitHub/OS2018spring-projects-g05/thinpad_top/thinpad_top.srcs/sources_1/ip/mig_ddr3/_tmp/
SET_PREFERENCE subworkingdirectory c:/Users/Xembo/Documents/GitHub/OS2018spring-projects-g05/thinpad_top/thinpad_top.srcs/sources_1/ip/mig_ddr3/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name mig_ddr3
SET_PARAMETER xml_input_file C:/Users/Xembo/Documents/GitHub/OS2018spring-projects-g05/thinpad_top/thinpad_top.srcs/sources_1/ip/mig_ddr3/mig_b.prj
SET_PARAMETER data_dir_path d:/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH d:/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0
SET_CORE_DATASHEET d:/xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0/data/docs/ds176_7series_MIS.pdf
