ENOMEM	,	V_35
cpm2_gpio32_set	,	F_19
ngpio	,	V_37
spin_lock_init	,	F_28
out_be32	,	F_8
__iomem	,	V_8
direction_input	,	V_38
iop	,	V_21
dir	,	V_33
PHYS_IMMR_BASE	,	V_11
cpm2_gpio32_get	,	F_15
direction_output	,	V_39
u32	,	V_7
CONFIG_CPM2	,	F_11
cpm2_gc	,	V_19
dat	,	V_24
to_of_mm_gpio_chip	,	F_16
lock	,	V_31
save_regs	,	V_36
cpm2_gpio32_save_regs	,	F_13
cpm2_gpio32_chip	,	V_18
cpm2_gpiochip_add32	,	F_26
val	,	V_32
"fsl,cpm1"	,	L_1
VIRT_IMMR_BASE	,	V_12
cpm_muram_init	,	F_3
PAGE_KERNEL_NCG	,	V_14
in_be32	,	F_6
spin_unlock_irqrestore	,	F_21
spin_lock_irqsave	,	F_20
GFP_KERNEL	,	V_34
cpm2_gpio32_dir_out	,	F_22
ENODEV	,	V_3
np	,	V_2
pin_mask	,	V_28
of_mm_gpiochip_add_data	,	F_29
cpm_udbg_txdesc	,	V_5
flags	,	V_30
"fsl,cpm2"	,	L_2
device_node	,	V_1
CONFIG_PPC_8xx	,	F_10
gpiochip_get_data	,	F_18
out_8	,	F_7
cpm2_ioports	,	V_20
kzalloc	,	F_27
__force	,	V_9
of_find_compatible_node	,	F_2
get	,	V_40
cpm2_gpio32_dir_in	,	F_24
gc	,	V_26
value	,	V_29
cpdata	,	V_23
c	,	V_4
u8	,	V_13
set	,	V_41
setbits32	,	F_23
mm_gc	,	V_17
regs	,	V_22
udbg_putc	,	V_15
setbat	,	F_12
gpio_chip	,	V_25
cpm_udbg_txbuf	,	V_6
container_of	,	F_14
udbg_putc_cpm	,	F_5
cpm_init	,	F_1
udbg_init_cpm	,	F_9
of_mm_gpio_chip	,	V_16
__cpm2_gpio32_set	,	F_17
__init	,	T_1
CONFIG_PPC_EARLY_DEBUG_CPM_ADDR	,	V_10
clrbits32	,	F_25
of_node_put	,	F_4
gpio	,	V_27
