--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y11.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y11.BX      net (fanout=2)        1.076   ftop/clkN210/unlock2
    SLICE_X58Y11.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.833ns logic, 1.076ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.653ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.056 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y10.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y11.G1      net (fanout=1)        0.386   ftop/clkN210/locked_d
    SLICE_X58Y11.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (1.267ns logic, 0.386ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.069 - 0.056)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y10.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y11.G1      net (fanout=1)        0.309   ftop/clkN210/locked_d
    SLICE_X58Y11.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.927ns logic, 0.309ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y11.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y11.BX      net (fanout=2)        0.861   ftop/clkN210/unlock2
    SLICE_X58Y11.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.579ns logic, 0.861ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X70Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X70Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X70Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 265411 paths analyzed, 4173 endpoints analyzed, 1529 failing endpoints
 1529 timing errors detected. (1519 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.453ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.342ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (0.437 - 0.548)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y138.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X104Y137.F4    net (fanout=4)        0.828   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X104Y137.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.F1    net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.342ns (6.227ns logic, 7.115ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.319ns (Levels of Logic = 9)
  Clock Path Skew:      -0.116ns (0.437 - 0.553)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y136.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X104Y137.F3    net (fanout=2)        0.805   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X104Y137.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.F1    net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.319ns (6.227ns logic, 7.092ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.258ns (Levels of Logic = 8)
  Clock Path Skew:      -0.111ns (0.437 - 0.548)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y138.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X104Y137.F4    net (fanout=4)        0.828   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X104Y137.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.F1    net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.G4     net (fanout=6)        1.474   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X108Y109.F4    net (fanout=28)       0.654   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.258ns (5.611ns logic, 7.647ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.235ns (Levels of Logic = 8)
  Clock Path Skew:      -0.116ns (0.437 - 0.553)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y136.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X104Y137.F3    net (fanout=2)        0.805   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X104Y137.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.F1    net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.G4     net (fanout=6)        1.474   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X108Y109.F4    net (fanout=28)       0.654   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.235ns (5.611ns logic, 7.624ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.210ns (Levels of Logic = 9)
  Clock Path Skew:      -0.111ns (0.437 - 0.548)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y138.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X104Y137.F4    net (fanout=4)        0.828   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X104Y137.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.F1    net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X106Y108.G4    net (fanout=7)        0.336   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X106Y108.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y124.F1    net (fanout=42)       1.698   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y124.X     Tilo                  0.601   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X102Y143.SR    net (fanout=1)        0.591   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X102Y143.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.210ns (6.660ns logic, 6.550ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.224ns (Levels of Logic = 9)
  Clock Path Skew:      -0.093ns (0.437 - 0.530)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y137.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    SLICE_X102Y134.F2    net (fanout=6)        0.720   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
    SLICE_X102Y134.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
    SLICE_X104Y132.G4    net (fanout=1)        0.788   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
    SLICE_X104Y132.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X104Y132.F2    net (fanout=5)        0.356   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.224ns (6.242ns logic, 6.982ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.187ns (Levels of Logic = 9)
  Clock Path Skew:      -0.116ns (0.437 - 0.553)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y136.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X104Y137.F3    net (fanout=2)        0.805   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X104Y137.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.F1    net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X106Y108.G4    net (fanout=7)        0.336   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X106Y108.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y124.F1    net (fanout=42)       1.698   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y124.X     Tilo                  0.601   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X102Y143.SR    net (fanout=1)        0.591   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X102Y143.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.187ns (6.660ns logic, 6.527ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.239ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.113 - 0.167)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y139.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X102Y133.F2    net (fanout=4)        0.779   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X102Y133.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.F2    net (fanout=1)        0.322   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.239ns (6.227ns logic, 7.012ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_3 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.268ns (Levels of Logic = 9)
  Clock Path Skew:      0.015ns (0.688 - 0.673)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_3 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y132.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_3
    SLICE_X102Y133.F1    net (fanout=2)        0.808   ftop/gbe0/dcp_dcp_lastTag<3>
    SLICE_X102Y133.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.F2    net (fanout=1)        0.322   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.268ns (6.227ns logic, 7.041ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.126ns (Levels of Logic = 8)
  Clock Path Skew:      -0.111ns (0.437 - 0.548)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y138.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X104Y137.F4    net (fanout=4)        0.828   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X104Y137.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.F1    net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.G4     net (fanout=6)        1.474   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X108Y109.F4    net (fanout=28)       0.654   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X106Y108.G4    net (fanout=7)        0.336   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X106Y108.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y124.F1    net (fanout=42)       1.698   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y124.X     Tilo                  0.601   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X102Y143.SR    net (fanout=1)        0.591   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X102Y143.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.126ns (6.044ns logic, 7.082ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.140ns (Levels of Logic = 8)
  Clock Path Skew:      -0.093ns (0.437 - 0.530)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y137.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    SLICE_X102Y134.F2    net (fanout=6)        0.720   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
    SLICE_X102Y134.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
    SLICE_X104Y132.G4    net (fanout=1)        0.788   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
    SLICE_X104Y132.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X104Y132.F2    net (fanout=5)        0.356   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.G4     net (fanout=6)        1.474   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X108Y109.F4    net (fanout=28)       0.654   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.140ns (5.626ns logic, 7.514ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.254ns (Levels of Logic = 9)
  Clock Path Skew:      0.023ns (0.688 - 0.665)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y135.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X102Y133.F4    net (fanout=4)        0.794   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X102Y133.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.F2    net (fanout=1)        0.322   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.254ns (6.227ns logic, 7.027ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.103ns (Levels of Logic = 8)
  Clock Path Skew:      -0.116ns (0.437 - 0.553)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y136.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X104Y137.F3    net (fanout=2)        0.805   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X104Y137.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.F1    net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.G4     net (fanout=6)        1.474   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X108Y109.F4    net (fanout=28)       0.654   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X106Y108.G4    net (fanout=7)        0.336   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X106Y108.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y124.F1    net (fanout=42)       1.698   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y124.X     Tilo                  0.601   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X102Y143.SR    net (fanout=1)        0.591   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X102Y143.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.103ns (6.044ns logic, 7.059ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.155ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.113 - 0.167)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y139.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X102Y133.F2    net (fanout=4)        0.779   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X102Y133.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.F2    net (fanout=1)        0.322   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.G4     net (fanout=6)        1.474   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X108Y109.F4    net (fanout=28)       0.654   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.155ns (5.611ns logic, 7.544ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.088ns (Levels of Logic = 9)
  Clock Path Skew:      -0.101ns (0.437 - 0.538)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y140.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X104Y137.G4    net (fanout=6)        1.022   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X104Y137.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801893
    SLICE_X104Y132.G1    net (fanout=1)        0.335   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801893
    SLICE_X104Y132.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X104Y132.F2    net (fanout=5)        0.356   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.088ns (6.257ns logic, 6.831ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.092ns (Levels of Logic = 9)
  Clock Path Skew:      -0.093ns (0.437 - 0.530)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y137.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    SLICE_X102Y134.F2    net (fanout=6)        0.720   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
    SLICE_X102Y134.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
    SLICE_X104Y132.G4    net (fanout=1)        0.788   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
    SLICE_X104Y132.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X104Y132.F2    net (fanout=5)        0.356   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X106Y108.G4    net (fanout=7)        0.336   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X106Y108.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y124.F1    net (fanout=42)       1.698   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y124.X     Tilo                  0.601   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X102Y143.SR    net (fanout=1)        0.591   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X102Y143.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.092ns (6.675ns logic, 6.417ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_3 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.184ns (Levels of Logic = 8)
  Clock Path Skew:      0.015ns (0.688 - 0.673)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_3 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y132.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_3
    SLICE_X102Y133.F1    net (fanout=2)        0.808   ftop/gbe0/dcp_dcp_lastTag<3>
    SLICE_X102Y133.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.F2    net (fanout=1)        0.322   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.G4     net (fanout=6)        1.474   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X108Y109.F4    net (fanout=28)       0.654   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.184ns (5.611ns logic, 7.573ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.107ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.113 - 0.167)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y139.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X102Y133.F2    net (fanout=4)        0.779   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X102Y133.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.F2    net (fanout=1)        0.322   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X106Y108.G4    net (fanout=7)        0.336   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X106Y108.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y124.F1    net (fanout=42)       1.698   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y124.X     Tilo                  0.601   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X102Y143.SR    net (fanout=1)        0.591   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X102Y143.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.107ns (6.660ns logic, 6.447ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.170ns (Levels of Logic = 8)
  Clock Path Skew:      0.023ns (0.688 - 0.665)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y135.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X102Y133.F4    net (fanout=4)        0.794   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X102Y133.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.F2    net (fanout=1)        0.322   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.G4     net (fanout=6)        1.474   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X108Y99.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X108Y109.F4    net (fanout=28)       0.654   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.170ns (5.611ns logic, 7.559ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.009ns (Levels of Logic = 9)
  Clock Path Skew:      -0.116ns (0.437 - 0.553)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y136.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X104Y137.F1    net (fanout=2)        0.420   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X104Y137.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.F1    net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802893
    SLICE_X102Y135.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X104Y132.F1    net (fanout=3)        0.793   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.G2    net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X104Y131.X     Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.G2    net (fanout=6)        0.115   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X104Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X108Y109.G1    net (fanout=10)       1.231   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X108Y109.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X108Y109.F3    net (fanout=59)       0.250   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X108Y109.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X109Y107.G4    net (fanout=7)        0.532   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X109Y107.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0di1
    SLICE_X102Y143.F2    net (fanout=42)       2.658   ftop/gbe0/dcp_dcp_dcpRespF/d0di
    SLICE_X102Y143.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>1
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.009ns (6.302ns logic, 6.707ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 0)
  Clock Path Skew:      6.122ns (6.949 - 0.827)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y174.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X102Y182.BX    net (fanout=1)        0.676   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X102Y182.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (1.252ns logic, 0.676ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 0)
  Clock Path Skew:      6.166ns (6.949 - 0.783)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y167.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X102Y182.BY    net (fanout=1)        0.694   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X102Y182.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (1.287ns logic, 0.694ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.021ns (Levels of Logic = 0)
  Clock Path Skew:      6.122ns (6.949 - 0.827)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X103Y183.BY    net (fanout=1)        0.749   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X103Y183.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.021ns (1.272ns logic, 0.749ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 0)
  Clock Path Skew:      6.150ns (6.931 - 0.781)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y164.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X100Y183.BX    net (fanout=1)        0.848   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X100Y183.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (1.252ns logic, 0.848ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.176ns (Levels of Logic = 0)
  Clock Path Skew:      6.085ns (6.931 - 0.846)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y170.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X100Y183.BY    net (fanout=1)        0.889   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X100Y183.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.176ns (1.287ns logic, 0.889ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.280ns (Levels of Logic = 0)
  Clock Path Skew:      6.168ns (6.949 - 0.781)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y165.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X103Y183.BX    net (fanout=1)        1.068   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X103Y183.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (1.212ns logic, 1.068ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.168ns (Levels of Logic = 0)
  Clock Path Skew:      6.044ns (6.855 - 0.811)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X91Y186.BX     net (fanout=1)        0.956   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X91Y186.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (1.212ns logic, 0.956ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 0)
  Clock Path Skew:      6.120ns (6.916 - 0.796)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y173.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X98Y182.BX     net (fanout=1)        1.045   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X98Y182.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (1.252ns logic, 1.045ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.407ns (Levels of Logic = 0)
  Clock Path Skew:      6.070ns (6.916 - 0.846)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y171.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X98Y182.BY     net (fanout=1)        1.120   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X98Y182.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (1.287ns logic, 1.120ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 0)
  Clock Path Skew:      6.016ns (6.855 - 0.839)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y172.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X91Y186.BY     net (fanout=1)        1.115   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X91Y186.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.272ns logic, 1.115ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.446 - 0.345)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_9 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y82.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<9>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_9
    SLICE_X107Y82.BX     net (fanout=2)        0.318   ftop/gbe0/dcp_cpRespAF_dD_OUT<9>
    SLICE_X107Y82.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<9>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.362 - 0.291)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y176.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_3
    SLICE_X101Y175.BX    net (fanout=1)        0.298   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X101Y175.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.458ns logic, 0.298ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_26 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_26 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y133.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_26
    SLICE_X86Y131.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<26>
    SLICE_X86Y131.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<26>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.347ns logic, 0.341ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_26 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_26 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y133.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_26
    SLICE_X86Y131.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<26>
    SLICE_X86Y131.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<26>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.348ns logic, 0.341ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.402 - 0.331)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y128.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1
    SLICE_X100Y130.G2    net (fanout=64)       0.404   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
    SLICE_X100Y130.CLK   Tah         (-Th)     0.001   ftop/gbe0/dcp_cpReqAF/_varindex0000<8>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.395ns logic, 0.404ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.402 - 0.331)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y128.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1
    SLICE_X100Y130.G2    net (fanout=64)       0.404   ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>
    SLICE_X100Y130.CLK   Tah         (-Th)     0.001   ftop/gbe0/dcp_cpReqAF/_varindex0000<8>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.395ns logic, 0.404ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.752 - 0.665)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y168.YQ    Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2
    SLICE_X108Y167.G3    net (fanout=13)       0.341   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<2>
    SLICE_X108Y167.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.476ns logic, 0.341ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.752 - 0.665)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y168.YQ    Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2
    SLICE_X108Y167.G3    net (fanout=13)       0.341   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<2>
    SLICE_X108Y167.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.476ns logic, 0.341ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_23 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.415 - 0.345)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_23 to ftop/gbe0/rxDCPMesg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y153.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<23>
                                                       ftop/gbe0/rxDCPMesg_23
    SLICE_X107Y153.BX    net (fanout=3)        0.346   ftop/gbe0/rxDCPMesg<23>
    SLICE_X107Y153.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<31>
                                                       ftop/gbe0/rxDCPMesg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.458ns logic, 0.346ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.752 - 0.665)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y169.YQ    Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0
    SLICE_X108Y167.G1    net (fanout=10)       0.350   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<0>
    SLICE_X108Y167.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.476ns logic, 0.350ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X102Y154.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X102Y154.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X106Y151.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X106Y151.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X106Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X106Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X106Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X106Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X106Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X106Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X106Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X106Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y165.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y165.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y165.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y165.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X106Y75.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X106Y75.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.514ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.355ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.480 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y199.CE     net (fanout=18)       2.126   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y199.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.355ns (3.074ns logic, 4.281ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.355ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.480 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y198.CE     net (fanout=18)       2.126   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.355ns (3.074ns logic, 4.281ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.355ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.480 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y198.CE     net (fanout=18)       2.126   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.355ns (3.074ns logic, 4.281ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.363ns (Levels of Logic = 4)
  Clock Path Skew:      -0.149ns (0.490 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y198.CE     net (fanout=18)       2.134   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (3.074ns logic, 4.289ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.363ns (Levels of Logic = 4)
  Clock Path Skew:      -0.149ns (0.490 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y198.CE     net (fanout=18)       2.134   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (3.074ns logic, 4.289ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.221ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.204 - 0.303)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y196.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X95Y197.G1     net (fanout=3)        0.846   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X95Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X94Y197.F1     net (fanout=1)        0.115   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y198.CE     net (fanout=18)       2.126   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.221ns (2.990ns logic, 4.231ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.221ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.204 - 0.303)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y196.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X95Y197.G1     net (fanout=3)        0.846   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X95Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X94Y197.F1     net (fanout=1)        0.115   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y198.CE     net (fanout=18)       2.126   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.221ns (2.990ns logic, 4.231ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.221ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.204 - 0.303)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y196.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X95Y197.G1     net (fanout=3)        0.846   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X95Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X94Y197.F1     net (fanout=1)        0.115   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y199.CE     net (fanout=18)       2.126   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y199.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.221ns (2.990ns logic, 4.231ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.214 - 0.303)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y196.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X95Y197.G1     net (fanout=3)        0.846   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X95Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X94Y197.F1     net (fanout=1)        0.115   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y198.CE     net (fanout=18)       2.134   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.229ns (2.990ns logic, 4.239ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.214 - 0.303)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y196.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X95Y197.G1     net (fanout=3)        0.846   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X95Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X94Y197.F1     net (fanout=1)        0.115   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y198.CE     net (fanout=18)       2.134   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.229ns (2.990ns logic, 4.239ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.160ns (0.479 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y198.CE     net (fanout=18)       1.868   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (3.074ns logic, 4.023ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.160ns (0.479 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y198.CE     net (fanout=18)       1.868   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (3.074ns logic, 4.023ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.160ns (0.479 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y199.CE     net (fanout=18)       1.868   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y199.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (3.074ns logic, 4.023ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.160ns (0.479 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y199.CE     net (fanout=18)       1.868   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y199.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (3.074ns logic, 4.023ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.083ns (Levels of Logic = 4)
  Clock Path Skew:      -0.151ns (0.488 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X80Y198.CE     net (fanout=18)       1.854   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X80Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.083ns (3.074ns logic, 4.009ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.083ns (Levels of Logic = 4)
  Clock Path Skew:      -0.151ns (0.488 - 0.639)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X94Y197.G1     net (fanout=20)       0.990   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X80Y198.CE     net (fanout=18)       1.854   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X80Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.083ns (3.074ns logic, 4.009ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.204 - 0.303)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y196.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X94Y197.G2     net (fanout=4)        0.705   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y198.CE     net (fanout=18)       2.126   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (3.071ns logic, 3.996ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.204 - 0.303)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y196.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X94Y197.G2     net (fanout=4)        0.705   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y198.CE     net (fanout=18)       2.126   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (3.071ns logic, 3.996ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.204 - 0.303)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y196.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X94Y197.G2     net (fanout=4)        0.705   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y199.CE     net (fanout=18)       2.126   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y199.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (3.071ns logic, 3.996ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.075ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.214 - 0.303)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y196.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X94Y197.G2     net (fanout=4)        0.705   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X94Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X94Y197.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y197.G3     net (fanout=4)        0.511   ftop/gbe0/gmac/N31
    SLICE_X88Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y197.F2     net (fanout=34)       0.633   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y197.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y198.CE     net (fanout=18)       2.134   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.075ns (3.071ns logic, 4.004ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.641 - 0.541)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y191.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X92Y193.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X92Y193.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y186.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X93Y187.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X93Y187.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.029 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y192.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X91Y193.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X91Y193.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.024 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y197.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X91Y194.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X91Y194.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.318 - 0.269)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y191.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X95Y191.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X95Y191.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.024 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y196.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X90Y195.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X90Y195.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.641 - 0.541)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y191.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X92Y193.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X92Y193.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.614ns logic, 0.305ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.029 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X90Y193.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X90Y193.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.009 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y186.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X97Y187.BX     net (fanout=7)        0.350   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X97Y187.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.481ns logic, 0.350ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y192.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X88Y193.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X88Y193.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y186.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X92Y187.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X92Y187.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.519ns logic, 0.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.024 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y196.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X90Y195.BY     net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X90Y195.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.556ns logic, 0.311ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y186.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X93Y187.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X93Y187.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.316 - 0.266)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y188.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X94Y188.BX     net (fanout=2)        0.415   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X94Y188.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.519ns logic, 0.415ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.113ns (0.610 - 0.497)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y186.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X88Y192.BX     net (fanout=2)        0.500   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X88Y192.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.498ns logic, 0.500ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.890ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.316 - 0.266)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y188.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X94Y188.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X94Y188.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.314 - 0.269)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y192.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X94Y194.BY     net (fanout=4)        0.345   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X94Y194.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.614ns logic, 0.345ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.029 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y195.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X90Y193.BY     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X90Y193.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.614ns logic, 0.310ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.029 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y192.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X91Y193.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X91Y193.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y192.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X88Y193.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X88Y193.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X94Y194.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X94Y194.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y192.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y192.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X86Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X86Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X92Y191.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X92Y191.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X92Y191.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X92Y191.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X92Y193.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X92Y193.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X92Y193.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X92Y193.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X97Y187.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X97Y187.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3426346 paths analyzed, 34473 endpoints analyzed, 1168 failing endpoints
 1168 timing errors detected. (1168 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.538ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpReq_13_1 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.610ns (Levels of Logic = 9)
  Clock Path Skew:      0.072ns (0.083 - 0.011)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpReq_13_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X76Y94.F2      net (fanout=9)        1.009   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y94.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X74Y97.CE      net (fanout=49)       1.769   ftop/cp/cpReq_EN
    SLICE_X74Y97.CLK     Tceck                 0.155   ftop/cp/cpReq_13_1
                                                       ftop/cp/cpReq_13_1
    -------------------------------------------------  ---------------------------
    Total                                     17.610ns (6.016ns logic, 11.594ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.596ns (Levels of Logic = 10)
  Clock Path Skew:      0.098ns (0.403 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X74Y96.G4      net (fanout=9)        0.639   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X74Y96.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X70Y99.F2      net (fanout=4)        0.929   ftop/cp/N234
    SLICE_X70Y99.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X68Y101.CE     net (fanout=1)        0.580   ftop/cp/wci_respF_11_DEQ
    SLICE_X68Y101.CLK    Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.596ns (6.632ns logic, 10.964ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.551ns (Levels of Logic = 10)
  Clock Path Skew:      0.098ns (0.403 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X74Y96.G4      net (fanout=9)        0.639   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X74Y96.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X70Y99.G2      net (fanout=4)        0.965   ftop/cp/N234
    SLICE_X70Y99.Y       Tilo                  0.616   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_10_DEQ1
    SLICE_X69Y101.CE     net (fanout=1)        0.484   ftop/cp/wci_respF_10_DEQ
    SLICE_X69Y101.CLK    Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.551ns (6.647ns logic, 10.904ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpReq_21 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.381ns (Levels of Logic = 9)
  Clock Path Skew:      -0.040ns (0.265 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpReq_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X76Y94.F2      net (fanout=9)        1.009   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y94.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X73Y90.CE      net (fanout=49)       1.540   ftop/cp/cpReq_EN
    SLICE_X73Y90.CLK     Tceck                 0.155   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_21
    -------------------------------------------------  ---------------------------
    Total                                     17.381ns (6.016ns logic, 11.365ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpReq_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.381ns (Levels of Logic = 9)
  Clock Path Skew:      -0.040ns (0.265 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpReq_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X76Y94.F2      net (fanout=9)        1.009   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y94.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X73Y90.CE      net (fanout=49)       1.540   ftop/cp/cpReq_EN
    SLICE_X73Y90.CLK     Tceck                 0.155   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_22
    -------------------------------------------------  ---------------------------
    Total                                     17.381ns (6.016ns logic, 11.365ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.387ns (Levels of Logic = 10)
  Clock Path Skew:      0.042ns (0.347 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X74Y76.G2      net (fanout=9)        0.557   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X74Y76.Y       Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X74Y81.F4      net (fanout=5)        0.269   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X74Y81.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X71Y77.CE      net (fanout=1)        1.113   ftop/cp/wci_respF_14_DEQ
    SLICE_X71Y77.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.387ns (6.632ns logic, 10.755ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_9/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.425ns (Levels of Logic = 10)
  Clock Path Skew:      0.095ns (0.400 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_9/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X75Y82.G3      net (fanout=9)        0.068   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X75Y82.Y       Tilo                  0.561   ftop/cp/wci_respF_9_DEQ
                                                       ftop/cp/wci_respF_13_DEQ11
    SLICE_X75Y82.F1      net (fanout=4)        0.411   ftop/cp/N232
    SLICE_X75Y82.X       Tilo                  0.562   ftop/cp/wci_respF_9_DEQ
                                                       ftop/cp/wci_respF_9_DEQ1
    SLICE_X58Y85.CE      net (fanout=1)        1.592   ftop/cp/wci_respF_9_DEQ
    SLICE_X58Y85.CLK     Tceck                 0.155   ftop/cp/wci_respF_9_EMPTY_N
                                                       ftop/cp/wci_respF_9/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.425ns (6.538ns logic, 10.887ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.246ns (Levels of Logic = 10)
  Clock Path Skew:      -0.070ns (0.235 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X75Y96.G1      net (fanout=9)        0.694   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X75Y96.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X76Y99.F4      net (fanout=2)        0.554   ftop/cp/N233
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X78Y85.CE      net (fanout=1)        0.605   ftop/cp/wci_respF_8_DEQ
    SLICE_X78Y85.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.246ns (6.577ns logic, 10.669ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpReq_30 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.223ns (Levels of Logic = 9)
  Clock Path Skew:      -0.090ns (0.632 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpReq_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X76Y94.F2      net (fanout=9)        1.009   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y94.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X78Y109.CE     net (fanout=49)       1.382   ftop/cp/cpReq_EN
    SLICE_X78Y109.CLK    Tceck                 0.155   ftop/cp/cpReq<2>
                                                       ftop/cp/cpReq_30
    -------------------------------------------------  ---------------------------
    Total                                     17.223ns (6.016ns logic, 11.207ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpReq_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.223ns (Levels of Logic = 9)
  Clock Path Skew:      -0.090ns (0.632 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpReq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X76Y94.F2      net (fanout=9)        1.009   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y94.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X78Y109.CE     net (fanout=49)       1.382   ftop/cp/cpReq_EN
    SLICE_X78Y109.CLK    Tceck                 0.155   ftop/cp/cpReq<2>
                                                       ftop/cp/cpReq_2
    -------------------------------------------------  ---------------------------
    Total                                     17.223ns (6.016ns logic, 11.207ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpReq_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.228ns (Levels of Logic = 9)
  Clock Path Skew:      -0.030ns (0.692 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpReq_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X76Y94.F2      net (fanout=9)        1.009   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y94.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X76Y108.CE     net (fanout=49)       1.387   ftop/cp/cpReq_EN
    SLICE_X76Y108.CLK    Tceck                 0.155   ftop/cp/cpReq<35>
                                                       ftop/cp/cpReq_35
    -------------------------------------------------  ---------------------------
    Total                                     17.228ns (6.016ns logic, 11.212ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.223ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X74Y76.G2      net (fanout=9)        0.557   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X74Y76.Y       Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X75Y72.G3      net (fanout=5)        0.535   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X75Y72.Y       Tilo                  0.561   ftop/cp/wci_respF_4_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X72Y76.CE      net (fanout=1)        0.723   ftop/cp/wci_respF_12_DEQ
    SLICE_X72Y76.CLK     Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.223ns (6.592ns logic, 10.631ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpReq_13_1 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.257ns (Levels of Logic = 9)
  Clock Path Skew:      0.046ns (0.334 - 0.288)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpReq_13_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X77Y92.G1      net (fanout=8)        0.812   ftop/cp/cpReq<25>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X76Y94.F2      net (fanout=9)        1.009   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y94.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X74Y97.CE      net (fanout=49)       1.769   ftop/cp/cpReq_EN
    SLICE_X74Y97.CLK     Tceck                 0.155   ftop/cp/cpReq_13_1
                                                       ftop/cp/cpReq_13_1
    -------------------------------------------------  ---------------------------
    Total                                     17.257ns (5.941ns logic, 11.316ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_13/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.261ns (Levels of Logic = 10)
  Clock Path Skew:      0.068ns (0.373 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_13/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X75Y82.G3      net (fanout=9)        0.068   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X75Y82.Y       Tilo                  0.561   ftop/cp/wci_respF_9_DEQ
                                                       ftop/cp/wci_respF_13_DEQ11
    SLICE_X70Y68.G4      net (fanout=4)        1.209   ftop/cp/N232
    SLICE_X70Y68.Y       Tilo                  0.616   ftop/cp/wci_respF_5_DEQ
                                                       ftop/cp/wci_respF_13_DEQ2
    SLICE_X69Y72.CE      net (fanout=1)        0.576   ftop/cp/wci_respF_13_DEQ
    SLICE_X69Y72.CLK     Tceck                 0.155   ftop/cp/wci_respF_13_EMPTY_N
                                                       ftop/cp/wci_respF_13/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.261ns (6.592ns logic, 10.669ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.243ns (Levels of Logic = 10)
  Clock Path Skew:      0.115ns (0.403 - 0.288)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X77Y92.G1      net (fanout=8)        0.812   ftop/cp/cpReq<25>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X74Y96.G4      net (fanout=9)        0.639   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X74Y96.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X70Y99.F2      net (fanout=4)        0.929   ftop/cp/N234
    SLICE_X70Y99.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X68Y101.CE     net (fanout=1)        0.580   ftop/cp/wci_respF_11_DEQ
    SLICE_X68Y101.CLK    Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.243ns (6.557ns logic, 10.686ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.198ns (Levels of Logic = 10)
  Clock Path Skew:      0.115ns (0.403 - 0.288)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X77Y92.G1      net (fanout=8)        0.812   ftop/cp/cpReq<25>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X74Y96.G4      net (fanout=9)        0.639   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X74Y96.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X70Y99.G2      net (fanout=4)        0.965   ftop/cp/N234
    SLICE_X70Y99.Y       Tilo                  0.616   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_10_DEQ1
    SLICE_X69Y101.CE     net (fanout=1)        0.484   ftop/cp/wci_respF_10_DEQ
    SLICE_X69Y101.CLK    Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.198ns (6.572ns logic, 10.626ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpReq_21 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.028ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.265 - 0.288)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpReq_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X77Y92.G1      net (fanout=8)        0.812   ftop/cp/cpReq<25>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X76Y94.F2      net (fanout=9)        1.009   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y94.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X73Y90.CE      net (fanout=49)       1.540   ftop/cp/cpReq_EN
    SLICE_X73Y90.CLK     Tceck                 0.155   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_21
    -------------------------------------------------  ---------------------------
    Total                                     17.028ns (5.941ns logic, 11.087ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpReq_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.028ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.265 - 0.288)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpReq_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X77Y92.G1      net (fanout=8)        0.812   ftop/cp/cpReq<25>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X76Y94.F2      net (fanout=9)        1.009   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y94.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X73Y90.CE      net (fanout=49)       1.540   ftop/cp/cpReq_EN
    SLICE_X73Y90.CLK     Tceck                 0.155   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_22
    -------------------------------------------------  ---------------------------
    Total                                     17.028ns (5.941ns logic, 11.087ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.034ns (Levels of Logic = 10)
  Clock Path Skew:      0.059ns (0.347 - 0.288)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X77Y92.G1      net (fanout=8)        0.812   ftop/cp/cpReq<25>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X74Y76.G2      net (fanout=9)        0.557   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X74Y76.Y       Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X74Y81.F4      net (fanout=5)        0.269   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X74Y81.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X71Y77.CE      net (fanout=1)        1.113   ftop/cp/wci_respF_14_DEQ
    SLICE_X71Y77.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.034ns (6.557ns logic, 10.477ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_1/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.965ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.304 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_1/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y92.G3      net (fanout=10)       1.090   ftop/cp/cpReq<24>
    SLICE_X77Y92.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y88.F1      net (fanout=1)        0.571   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y88.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X67Y89.G1      net (fanout=17)       2.118   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X67Y89.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X83Y88.G3      net (fanout=10)       2.110   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X83Y88.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X65Y88.F1      net (fanout=4)        1.337   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X65Y88.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.F2      net (fanout=1)        0.551   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X68Y89.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.G1      net (fanout=1)        1.018   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X74Y83.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X74Y83.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X74Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X75Y82.G3      net (fanout=9)        0.068   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X75Y82.Y       Tilo                  0.561   ftop/cp/wci_respF_9_DEQ
                                                       ftop/cp/wci_respF_13_DEQ11
    SLICE_X80Y94.F3      net (fanout=4)        1.034   ftop/cp/N232
    SLICE_X80Y94.X       Tilo                  0.601   ftop/cp/wci_respF_1_DEQ
                                                       ftop/cp/wci_respF_1_DEQ1
    SLICE_X80Y96.CE      net (fanout=1)        0.470   ftop/cp/wci_respF_1_DEQ
    SLICE_X80Y96.CLK     Tceck                 0.155   ftop/cp/wci_respF_1_EMPTY_N
                                                       ftop/cp/wci_respF_1/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.965ns (6.577ns logic, 10.388ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_25 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (1.004 - 0.865)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_25 to ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_13_q_0_25
    SLICE_X52Y48.BY      net (fanout=2)        0.347   ftop/cp_wci_Vm_13_MData<25>
    SLICE_X52Y48.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<25>
                                                       ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.266ns logic, 0.347ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_25 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (1.004 - 0.865)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_25 to ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_13_q_0_25
    SLICE_X52Y48.BY      net (fanout=2)        0.347   ftop/cp_wci_Vm_13_MData<25>
    SLICE_X52Y48.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<25>
                                                       ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.267ns logic, 0.347ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_27 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.072 - 0.913)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_27 to ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y40.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_13_q_0_27
    SLICE_X52Y41.BY      net (fanout=2)        0.374   ftop/cp_wci_Vm_13_MData<27>
    SLICE_X52Y41.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<27>
                                                       ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.266ns logic, 0.374ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_27 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.072 - 0.913)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_27 to ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y40.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_13_q_0_27
    SLICE_X52Y41.BY      net (fanout=2)        0.374   ftop/cp_wci_Vm_13_MData<27>
    SLICE_X52Y41.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<27>
                                                       ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.267ns logic, 0.374ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.551 - 0.506)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_13_q_0_17
    SLICE_X48Y49.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X48Y49.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.551 - 0.506)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_13_q_0_17
    SLICE_X48Y49.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X48Y49.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_19 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.465 - 0.396)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_19 to ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y117.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<19>
                                                       ftop/cp/wci_reqF_10_q_0_19
    SLICE_X40Y116.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_10_MData<19>
    SLICE_X40Y116.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.266ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_19 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.465 - 0.396)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_19 to ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y117.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<19>
                                                       ftop/cp/wci_reqF_10_q_0_19
    SLICE_X40Y116.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_10_MData<19>
    SLICE_X40Y116.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.267ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.369 - 0.303)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_6 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y83.XQ      Tcko                  0.417   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6
    SLICE_X98Y82.BY      net (fanout=2)        0.356   ftop/cp_server_response_get<6>
    SLICE_X98Y82.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpRespAF/_varindex0000<6>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.287ns logic, 0.356ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.369 - 0.303)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_6 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y83.XQ      Tcko                  0.417   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6
    SLICE_X98Y82.BY      net (fanout=2)        0.356   ftop/cp_server_response_get<6>
    SLICE_X98Y82.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpRespAF/_varindex0000<6>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.288ns logic, 0.356ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_11 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.103 - 0.080)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_11 to ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y163.XQ     Tcko                  0.417   ftop/cp/td<11>
                                                       ftop/cp/td_11
    SLICE_X80Y164.BY     net (fanout=2)        0.318   ftop/cp/td<11>
    SLICE_X80Y164.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<43>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_11 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.103 - 0.080)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_11 to ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y163.XQ     Tcko                  0.417   ftop/cp/td<11>
                                                       ftop/cp/td_11
    SLICE_X80Y164.BY     net (fanout=2)        0.318   ftop/cp/td<11>
    SLICE_X80Y164.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<43>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_12 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.470 - 0.408)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_12 to ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y121.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_10_q_0_12
    SLICE_X46Y118.BY     net (fanout=2)        0.357   ftop/cp_wci_Vm_10_MData<12>
    SLICE_X46Y118.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.289ns logic, 0.357ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_12 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.470 - 0.408)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_12 to ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y121.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_10_q_0_12
    SLICE_X46Y118.BY     net (fanout=2)        0.357   ftop/cp_wci_Vm_10_MData<12>
    SLICE_X46Y118.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.290ns logic, 0.357ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_7 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_7 to ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y125.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<7>
                                                       ftop/cp/wci_reqF_10_q_0_7
    SLICE_X46Y125.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<7>
    SLICE_X46Y125.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_7 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_7 to ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y125.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<7>
                                                       ftop/cp/wci_reqF_10_q_0_7
    SLICE_X46Y125.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<7>
    SLICE_X46Y125.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_9 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.293 - 0.255)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_9 to ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y25.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<9>
                                                       ftop/cp/wci_reqF_7_q_0_9
    SLICE_X74Y23.BY      net (fanout=2)        0.357   ftop/cp_wci_Vm_7_MData<9>
    SLICE_X74Y23.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.287ns logic, 0.357ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.025 - 0.021)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y123.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_10_q_0_5
    SLICE_X46Y123.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X46Y123.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_9 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.293 - 0.255)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_9 to ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y25.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<9>
                                                       ftop/cp/wci_reqF_7_q_0_9
    SLICE_X74Y23.BY      net (fanout=2)        0.357   ftop/cp_wci_Vm_7_MData<9>
    SLICE_X74Y23.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.288ns logic, 0.357ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.025 - 0.021)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y123.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_10_q_0_5
    SLICE_X46Y123.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X46Y123.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF_sFULL_N/SR
  Logical resource: ftop/cp/timeServ_setRefF/sNotFullReg/SR
  Location pin: SLICE_X96Y162.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF_sFULL_N/SR
  Logical resource: ftop/cp/timeServ_setRefF/sNotFullReg/SR
  Location pin: SLICE_X96Y162.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_5/SR
  Location pin: SLICE_X6Y171.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_5/SR
  Location pin: SLICE_X6Y171.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_4/SR
  Location pin: SLICE_X6Y171.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_4/SR
  Location pin: SLICE_X6Y171.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_9/SR
  Location pin: SLICE_X4Y170.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_9/SR
  Location pin: SLICE_X4Y170.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_8/SR
  Location pin: SLICE_X4Y170.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_8/SR
  Location pin: SLICE_X4Y170.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/sToggleReg/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/sToggleReg/SR
  Location pin: SLICE_X8Y158.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/sToggleReg/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/sToggleReg/SR
  Location pin: SLICE_X8Y158.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_13/SR
  Location pin: SLICE_X8Y140.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_13/SR
  Location pin: SLICE_X8Y140.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_12/SR
  Location pin: SLICE_X8Y140.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_12/SR
  Location pin: SLICE_X8Y140.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_1/SR
  Location pin: SLICE_X96Y173.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_1/SR
  Location pin: SLICE_X96Y173.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_0/SR
  Location pin: SLICE_X96Y173.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_0/SR
  Location pin: SLICE_X96Y173.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     17.538ns|            0|         1168|            2|      3426346|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     17.538ns|          N/A|         1168|            0|      3426346|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.514|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.453|         |    3.595|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.538|         |         |         |
sys0_clkp      |   17.538|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.538|         |         |         |
sys0_clkp      |   17.538|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2697  Score: 4767769  (Setup/Max: 4728451, Hold: 39318)

Constraints cover 3694281 paths, 0 nets, and 71927 connections

Design statistics:
   Minimum period:  17.538ns{1}   (Maximum frequency:  57.019MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug  6 10:06:14 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 733 MB



