// Seed: 2417290566
module module_0 (
    input supply0 id_0,
    input tri id_1
    , id_8,
    input tri id_2,
    output uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6
);
  assign id_8 = id_5;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri0 id_2,
    output wire id_3,
    input logic id_4,
    output tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    output logic id_12,
    output supply1 id_13,
    input tri id_14,
    input tri0 id_15
);
  assign id_8 = 1'b0;
  module_0(
      id_6, id_10, id_14, id_5, id_9, id_2, id_11
  );
  final begin
    id_12 <= id_4;
  end
  assign id_8 = 1;
  initial begin
    disable id_17;
  end
  tri0 id_18;
  assign id_18 = 1;
  assign id_1  = 1;
endmodule
