
f334_buckconv.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cba4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000710  0800cd38  0800cd38  0000dd38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d448  0800d448  0000f20c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d448  0800d448  0000e448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d450  0800d450  0000f20c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d450  0800d450  0000e450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d454  0800d454  0000e454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000020c  20000000  0800d458  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f20c  2**0
                  CONTENTS
 10 .bss          000004e4  2000020c  2000020c  0000f20c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006f0  200006f0  0000f20c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f20c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017dff  00000000  00000000  0000f23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d2b  00000000  00000000  0002703b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001498  00000000  00000000  00029d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001035  00000000  00000000  0002b200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f02  00000000  00000000  0002c235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000188fb  00000000  00000000  00050137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1d45  00000000  00000000  00068a32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014a777  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006e90  00000000  00000000  0014a7bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0015164c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cd1c 	.word	0x0800cd1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	0800cd1c 	.word	0x0800cd1c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <send_data_float>:
extern PI_Controller pi_voltage;


char usb_send_buff[128];

void send_data_float(const float* values, uint8_t count) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b0c4      	sub	sp, #272	@ 0x110
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000cfe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000d02:	6018      	str	r0, [r3, #0]
 8000d04:	460a      	mov	r2, r1
 8000d06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d0a:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000d0e:	701a      	strb	r2, [r3, #0]
	if (count == 0 || values == NULL) return;
 8000d10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d14:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	f000 80a0 	beq.w	8000e60 <send_data_float+0x16c>
 8000d20:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d24:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	f000 8098 	beq.w	8000e60 <send_data_float+0x16c>

	// Total frame: 2 byte header + 4*count float + 2 byte footer
	uint16_t total_size = 2 + count * 4 + 2;
 8000d30:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d34:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
	uint8_t frame[256];

	if (total_size > sizeof(frame)) return;
 8000d44:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000d48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d4c:	f200 808a 	bhi.w	8000e64 <send_data_float+0x170>

	// Header: 0x55, 0xAA
	frame[0] = 0x55;
 8000d50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000d58:	2255      	movs	r2, #85	@ 0x55
 8000d5a:	701a      	strb	r2, [r3, #0]
	frame[1] = 0xAA;
 8000d5c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000d64:	22aa      	movs	r2, #170	@ 0xaa
 8000d66:	705a      	strb	r2, [r3, #1]

	// Copy floats
	for (uint8_t i = 0; i < count; i++) {
 8000d68:	2300      	movs	r3, #0
 8000d6a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000d6e:	e04b      	b.n	8000e08 <send_data_float+0x114>
		union { float f; uint8_t b[4]; } u;
		u.f = values[i];
 8000d70:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000d7a:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8000d7e:	6812      	ldr	r2, [r2, #0]
 8000d80:	4413      	add	r3, r2
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000d8c:	601a      	str	r2, [r3, #0]
		frame[2 + i * 4 + 0] = u.b[0];
 8000d8e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	3302      	adds	r3, #2
 8000d96:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000d9a:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000d9e:	7811      	ldrb	r1, [r2, #0]
 8000da0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000da4:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000da8:	54d1      	strb	r1, [r2, r3]
		frame[2 + i * 4 + 1] = u.b[1];
 8000daa:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	3303      	adds	r3, #3
 8000db2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000db6:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000dba:	7851      	ldrb	r1, [r2, #1]
 8000dbc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000dc0:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000dc4:	54d1      	strb	r1, [r2, r3]
		frame[2 + i * 4 + 2] = u.b[2];
 8000dc6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000dca:	3301      	adds	r3, #1
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000dd2:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000dd6:	7891      	ldrb	r1, [r2, #2]
 8000dd8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000ddc:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000de0:	54d1      	strb	r1, [r2, r3]
		frame[2 + i * 4 + 3] = u.b[3];
 8000de2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	3305      	adds	r3, #5
 8000dea:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000dee:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000df2:	78d1      	ldrb	r1, [r2, #3]
 8000df4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000df8:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000dfc:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < count; i++) {
 8000dfe:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000e02:	3301      	adds	r3, #1
 8000e04:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000e08:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e0c:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000e10:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d3aa      	bcc.n	8000d70 <send_data_float+0x7c>
	}

	// Footer: 0xAA, 0x55
	frame[2 + count * 4 + 0] = 0xAA;
 8000e1a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e1e:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	3302      	adds	r3, #2
 8000e28:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000e2c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000e30:	21aa      	movs	r1, #170	@ 0xaa
 8000e32:	54d1      	strb	r1, [r2, r3]
	frame[2 + count * 4 + 1] = 0x55;
 8000e34:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e38:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	3303      	adds	r3, #3
 8000e42:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000e46:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000e4a:	2155      	movs	r1, #85	@ 0x55
 8000e4c:	54d1      	strb	r1, [r2, r3]

	// Transmit
//	CDC_Transmit_FS(frame, total_size);
//	HAL_UART_Transmit_DMA(&huart1,frame,total_size);
	HAL_UART_Transmit(&huart1, frame, total_size, 2);
 8000e4e:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 8000e52:	f107 010c 	add.w	r1, r7, #12
 8000e56:	2302      	movs	r3, #2
 8000e58:	4805      	ldr	r0, [pc, #20]	@ (8000e70 <send_data_float+0x17c>)
 8000e5a:	f006 fc0f 	bl	800767c <HAL_UART_Transmit>
 8000e5e:	e002      	b.n	8000e66 <send_data_float+0x172>
	if (count == 0 || values == NULL) return;
 8000e60:	bf00      	nop
 8000e62:	e000      	b.n	8000e66 <send_data_float+0x172>
	if (total_size > sizeof(frame)) return;
 8000e64:	bf00      	nop
}
 8000e66:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000420 	.word	0x20000420

08000e74 <change_legend>:

void change_legend(uint8_t index, const char *str) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b094      	sub	sp, #80	@ 0x50
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	6039      	str	r1, [r7, #0]
 8000e7e:	71fb      	strb	r3, [r7, #7]
	uint8_t frame[64];
	uint16_t total_size = 0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	frame[0] = 0x03;
 8000e86:	2303      	movs	r3, #3
 8000e88:	723b      	strb	r3, [r7, #8]
	frame[1] = index;
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	727b      	strb	r3, [r7, #9]

	size_t len = strlen(str);
 8000e8e:	6838      	ldr	r0, [r7, #0]
 8000e90:	f7ff f9ee 	bl	8000270 <strlen>
 8000e94:	64f8      	str	r0, [r7, #76]	@ 0x4c
	if (len > sizeof(frame) - 2) len = sizeof(frame) - 2;
 8000e96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e98:	2b3e      	cmp	r3, #62	@ 0x3e
 8000e9a:	d901      	bls.n	8000ea0 <change_legend+0x2c>
 8000e9c:	233e      	movs	r3, #62	@ 0x3e
 8000e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	memcpy(&frame[2], str, len);
 8000ea0:	f107 0308 	add.w	r3, r7, #8
 8000ea4:	3302      	adds	r3, #2
 8000ea6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000ea8:	6839      	ldr	r1, [r7, #0]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f009 fa6f 	bl	800a38e <memcpy>

	total_size = 2 + len;
 8000eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	3302      	adds	r3, #2
 8000eb6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

//	CDC_Transmit_FS(frame, total_size);
//	HAL_UART_Transmit_DMA(&huart1,frame,total_size);
	HAL_UART_Transmit(&huart1, frame, total_size, 2);
 8000eba:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000ebe:	f107 0108 	add.w	r1, r7, #8
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	4803      	ldr	r0, [pc, #12]	@ (8000ed4 <change_legend+0x60>)
 8000ec6:	f006 fbd9 	bl	800767c <HAL_UART_Transmit>
}
 8000eca:	bf00      	nop
 8000ecc:	3750      	adds	r7, #80	@ 0x50
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000420 	.word	0x20000420

08000ed8 <change_title>:

void change_title(const char *str) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b094      	sub	sp, #80	@ 0x50
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
	uint8_t frame[64];
	uint16_t total_size = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	frame[0] = 0x04;
 8000ee6:	2304      	movs	r3, #4
 8000ee8:	723b      	strb	r3, [r7, #8]
	frame[1] = 0x00;
 8000eea:	2300      	movs	r3, #0
 8000eec:	727b      	strb	r3, [r7, #9]

	size_t len = strlen(str);
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff f9be 	bl	8000270 <strlen>
 8000ef4:	64f8      	str	r0, [r7, #76]	@ 0x4c
	if (len > sizeof(frame) - 2) len = sizeof(frame) - 2;
 8000ef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ef8:	2b3e      	cmp	r3, #62	@ 0x3e
 8000efa:	d901      	bls.n	8000f00 <change_title+0x28>
 8000efc:	233e      	movs	r3, #62	@ 0x3e
 8000efe:	64fb      	str	r3, [r7, #76]	@ 0x4c
	memcpy(&frame[2], str, len);
 8000f00:	f107 0308 	add.w	r3, r7, #8
 8000f04:	3302      	adds	r3, #2
 8000f06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000f08:	6879      	ldr	r1, [r7, #4]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f009 fa3f 	bl	800a38e <memcpy>

	total_size = 2 + len;
 8000f10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	3302      	adds	r3, #2
 8000f16:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

//	CDC_Transmit_FS(frame, total_size);
//	HAL_UART_Transmit_DMA(&huart1,frame,total_size);
	HAL_UART_Transmit(&huart1, frame, total_size, 2);
 8000f1a:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000f1e:	f107 0108 	add.w	r1, r7, #8
 8000f22:	2302      	movs	r3, #2
 8000f24:	4803      	ldr	r0, [pc, #12]	@ (8000f34 <change_title+0x5c>)
 8000f26:	f006 fba9 	bl	800767c <HAL_UART_Transmit>
}
 8000f2a:	bf00      	nop
 8000f2c:	3750      	adds	r7, #80	@ 0x50
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000420 	.word	0x20000420

08000f38 <erase_graph>:

void erase_graph(void) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
	uint8_t frame[2];
	frame[0] = 0x02;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	713b      	strb	r3, [r7, #4]
	frame[1] = 0x00;
 8000f42:	2300      	movs	r3, #0
 8000f44:	717b      	strb	r3, [r7, #5]
//	CDC_Transmit_FS(frame, 2);
//	HAL_UART_Transmit_DMA(&huart1,frame,2);
	HAL_UART_Transmit(&huart1, frame, 2, 2);
 8000f46:	1d39      	adds	r1, r7, #4
 8000f48:	2302      	movs	r3, #2
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	4803      	ldr	r0, [pc, #12]	@ (8000f5c <erase_graph+0x24>)
 8000f4e:	f006 fb95 	bl	800767c <HAL_UART_Transmit>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000420 	.word	0x20000420

08000f60 <parse_float_value>:

/******************************************************************************************* */


int parse_float_value(const char *input, char separator, float *out_value) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b088      	sub	sp, #32
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	460b      	mov	r3, r1
 8000f6a:	607a      	str	r2, [r7, #4]
 8000f6c:	72fb      	strb	r3, [r7, #11]
    if (!input || !out_value) return 0;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d002      	beq.n	8000f7a <parse_float_value+0x1a>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d101      	bne.n	8000f7e <parse_float_value+0x1e>
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	e033      	b.n	8000fe6 <parse_float_value+0x86>

    // Cari posisi separator
    const char *sep_pos = strchr(input, separator);
 8000f7e:	7afb      	ldrb	r3, [r7, #11]
 8000f80:	4619      	mov	r1, r3
 8000f82:	68f8      	ldr	r0, [r7, #12]
 8000f84:	f009 f957 	bl	800a236 <strchr>
 8000f88:	61b8      	str	r0, [r7, #24]
    if (!sep_pos) return 0;
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d101      	bne.n	8000f94 <parse_float_value+0x34>
 8000f90:	2300      	movs	r3, #0
 8000f92:	e028      	b.n	8000fe6 <parse_float_value+0x86>

    // Lompat ke karakter setelah separator
    const char *val_str = sep_pos + 1;
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	3301      	adds	r3, #1
 8000f98:	61fb      	str	r3, [r7, #28]

    // Lewati whitespace
    while (isspace((unsigned char)*val_str)) {
 8000f9a:	e002      	b.n	8000fa2 <parse_float_value+0x42>
        val_str++;
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	61fb      	str	r3, [r7, #28]
    while (isspace((unsigned char)*val_str)) {
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	4a11      	ldr	r2, [pc, #68]	@ (8000ff0 <parse_float_value+0x90>)
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	f003 0308 	and.w	r3, r3, #8
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f2      	bne.n	8000f9c <parse_float_value+0x3c>
    }

    // Cek apakah setelah spasi masih ada karakter valid
    if (*val_str == '\0') return 0;
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d101      	bne.n	8000fc2 <parse_float_value+0x62>
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e011      	b.n	8000fe6 <parse_float_value+0x86>

    // Parsing float
    char *endptr;
    float value = strtof(val_str, &endptr);
 8000fc2:	f107 0310 	add.w	r3, r7, #16
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	69f8      	ldr	r0, [r7, #28]
 8000fca:	f008 fa91 	bl	80094f0 <strtof>
 8000fce:	ed87 0a05 	vstr	s0, [r7, #20]

    if (val_str == endptr) {
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	69fa      	ldr	r2, [r7, #28]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d101      	bne.n	8000fde <parse_float_value+0x7e>
        // Tidak ada konversi yang terjadi
        return 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e003      	b.n	8000fe6 <parse_float_value+0x86>
    }

    *out_value = value;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	601a      	str	r2, [r3, #0]
    return 1;
 8000fe4:	2301      	movs	r3, #1
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3720      	adds	r7, #32
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	0800d248 	.word	0x0800d248

08000ff4 <parse_int_value>:

int parse_int_value(const char *input, char separator, int *out_value) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	72fb      	strb	r3, [r7, #11]
    if (!input || !out_value) return 0;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d002      	beq.n	800100e <parse_int_value+0x1a>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <parse_int_value+0x1e>
 800100e:	2300      	movs	r3, #0
 8001010:	e041      	b.n	8001096 <parse_int_value+0xa2>

    const char *sep_pos = strchr(input, separator);
 8001012:	7afb      	ldrb	r3, [r7, #11]
 8001014:	4619      	mov	r1, r3
 8001016:	68f8      	ldr	r0, [r7, #12]
 8001018:	f009 f90d 	bl	800a236 <strchr>
 800101c:	61b8      	str	r0, [r7, #24]
    if (!sep_pos) return 0;
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d101      	bne.n	8001028 <parse_int_value+0x34>
 8001024:	2300      	movs	r3, #0
 8001026:	e036      	b.n	8001096 <parse_int_value+0xa2>

    const char *val_str = sep_pos + 1;
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	3301      	adds	r3, #1
 800102c:	61fb      	str	r3, [r7, #28]

    while (isspace((unsigned char)*val_str)) {
 800102e:	e002      	b.n	8001036 <parse_int_value+0x42>
        val_str++;
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	3301      	adds	r3, #1
 8001034:	61fb      	str	r3, [r7, #28]
    while (isspace((unsigned char)*val_str)) {
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	4a18      	ldr	r2, [pc, #96]	@ (80010a0 <parse_int_value+0xac>)
 800103e:	4413      	add	r3, r2
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	f003 0308 	and.w	r3, r3, #8
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1f2      	bne.n	8001030 <parse_int_value+0x3c>
    }

    if (*val_str == '\0') return 0;
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d101      	bne.n	8001056 <parse_int_value+0x62>
 8001052:	2300      	movs	r3, #0
 8001054:	e01f      	b.n	8001096 <parse_int_value+0xa2>

    char *endptr;
    long value = strtol(val_str, &endptr, 10);
 8001056:	f107 0310 	add.w	r3, r7, #16
 800105a:	220a      	movs	r2, #10
 800105c:	4619      	mov	r1, r3
 800105e:	69f8      	ldr	r0, [r7, #28]
 8001060:	f008 fb24 	bl	80096ac <strtol>
 8001064:	6178      	str	r0, [r7, #20]

    // Validasi: endptr harus berada di akhir angka atau hanya whitespace
    while (isspace((unsigned char)*endptr)) {
 8001066:	e002      	b.n	800106e <parse_int_value+0x7a>
        endptr++;
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	3301      	adds	r3, #1
 800106c:	613b      	str	r3, [r7, #16]
    while (isspace((unsigned char)*endptr)) {
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	3301      	adds	r3, #1
 8001074:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <parse_int_value+0xac>)
 8001076:	4413      	add	r3, r2
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	f003 0308 	and.w	r3, r3, #8
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1f2      	bne.n	8001068 <parse_int_value+0x74>
    }
    if (*endptr != '\0') return 0; // Ada karakter tidak valid setelah angka
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <parse_int_value+0x9a>
 800108a:	2300      	movs	r3, #0
 800108c:	e003      	b.n	8001096 <parse_int_value+0xa2>

    *out_value = (int)value;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	697a      	ldr	r2, [r7, #20]
 8001092:	601a      	str	r2, [r3, #0]
    return 1;
 8001094:	2301      	movs	r3, #1
}
 8001096:	4618      	mov	r0, r3
 8001098:	3720      	adds	r7, #32
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	0800d248 	.word	0x0800d248

080010a4 <get_pid_param>:


void get_pid_param(void) {
 80010a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010a8:	b0ae      	sub	sp, #184	@ 0xb8
 80010aa:	af0a      	add	r7, sp, #40	@ 0x28
	char write_buffer[128];
	uint16_t len = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e

	switch (controller_mode) {
 80010b2:	4b42      	ldr	r3, [pc, #264]	@ (80011bc <get_pid_param+0x118>)
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d002      	beq.n	80010c0 <get_pid_param+0x1c>
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d03c      	beq.n	8001138 <get_pid_param+0x94>
 80010be:	e065      	b.n	800118c <get_pid_param+0xe8>
                                "Ki(Id):%f\n"
                                "Kp(Iq):%f\n"
                                "Ki(Iq):%f\n"
                                "Deadband:%f\n"
                                "Max output:%f\n",  
								pi_voltage.Kp,  pi_voltage.Ki,
 80010c0:	4b3f      	ldr	r3, [pc, #252]	@ (80011c0 <get_pid_param+0x11c>)
 80010c2:	681b      	ldr	r3, [r3, #0]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fa3f 	bl	8000548 <__aeabi_f2d>
 80010ca:	e9c7 0100 	strd	r0, r1, [r7]
								pi_voltage.Kp,  pi_voltage.Ki,
 80010ce:	4b3c      	ldr	r3, [pc, #240]	@ (80011c0 <get_pid_param+0x11c>)
 80010d0:	685b      	ldr	r3, [r3, #4]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fa38 	bl	8000548 <__aeabi_f2d>
 80010d8:	4604      	mov	r4, r0
 80010da:	460d      	mov	r5, r1
								pi_voltage.Kp, pi_voltage.Ki,
 80010dc:	4b38      	ldr	r3, [pc, #224]	@ (80011c0 <get_pid_param+0x11c>)
 80010de:	681b      	ldr	r3, [r3, #0]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fa31 	bl	8000548 <__aeabi_f2d>
 80010e6:	4680      	mov	r8, r0
 80010e8:	4689      	mov	r9, r1
								pi_voltage.Kp, pi_voltage.Ki,
 80010ea:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <get_pid_param+0x11c>)
 80010ec:	685b      	ldr	r3, [r3, #4]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fa2a 	bl	8000548 <__aeabi_f2d>
 80010f4:	4682      	mov	sl, r0
 80010f6:	468b      	mov	fp, r1
                                0.0f, pi_voltage.out_max);
 80010f8:	4b31      	ldr	r3, [pc, #196]	@ (80011c0 <get_pid_param+0x11c>)
 80010fa:	691b      	ldr	r3, [r3, #16]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fa23 	bl	8000548 <__aeabi_f2d>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	f107 000c 	add.w	r0, r7, #12
 800110a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800110e:	f04f 0200 	mov.w	r2, #0
 8001112:	f04f 0300 	mov.w	r3, #0
 8001116:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800111a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800111e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001122:	e9cd 4500 	strd	r4, r5, [sp]
 8001126:	e9d7 2300 	ldrd	r2, r3, [r7]
 800112a:	4926      	ldr	r1, [pc, #152]	@ (80011c4 <get_pid_param+0x120>)
 800112c:	f009 f816 	bl	800a15c <siprintf>
 8001130:	4603      	mov	r3, r0
 8001132:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		break;
 8001136:	e033      	b.n	80011a0 <get_pid_param+0xfc>
		len = sprintf(write_buffer, "Speed Control param:\n"
                                "Kp:%f\n"
                                "Ki:%f\n"
                                "Deadband:%f\n"
                                "Max output:%f\n",
								pi_current.Kp, pi_current.Ki, 0.0f, pi_current.out_max);
 8001138:	4b23      	ldr	r3, [pc, #140]	@ (80011c8 <get_pid_param+0x124>)
 800113a:	681b      	ldr	r3, [r3, #0]
		len = sprintf(write_buffer, "Speed Control param:\n"
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff fa03 	bl	8000548 <__aeabi_f2d>
 8001142:	4680      	mov	r8, r0
 8001144:	4689      	mov	r9, r1
								pi_current.Kp, pi_current.Ki, 0.0f, pi_current.out_max);
 8001146:	4b20      	ldr	r3, [pc, #128]	@ (80011c8 <get_pid_param+0x124>)
 8001148:	685b      	ldr	r3, [r3, #4]
		len = sprintf(write_buffer, "Speed Control param:\n"
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff f9fc 	bl	8000548 <__aeabi_f2d>
 8001150:	4604      	mov	r4, r0
 8001152:	460d      	mov	r5, r1
								pi_current.Kp, pi_current.Ki, 0.0f, pi_current.out_max);
 8001154:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <get_pid_param+0x124>)
 8001156:	691b      	ldr	r3, [r3, #16]
		len = sprintf(write_buffer, "Speed Control param:\n"
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff f9f5 	bl	8000548 <__aeabi_f2d>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	f107 000c 	add.w	r0, r7, #12
 8001166:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	f04f 0300 	mov.w	r3, #0
 8001172:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001176:	e9cd 4500 	strd	r4, r5, [sp]
 800117a:	4642      	mov	r2, r8
 800117c:	464b      	mov	r3, r9
 800117e:	4913      	ldr	r1, [pc, #76]	@ (80011cc <get_pid_param+0x128>)
 8001180:	f008 ffec 	bl	800a15c <siprintf>
 8001184:	4603      	mov	r3, r0
 8001186:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		break;
 800118a:	e009      	b.n	80011a0 <get_pid_param+0xfc>
	default:
		len = sprintf(write_buffer, "Wrong Mode\n");
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	490f      	ldr	r1, [pc, #60]	@ (80011d0 <get_pid_param+0x12c>)
 8001192:	4618      	mov	r0, r3
 8001194:	f008 ffe2 	bl	800a15c <siprintf>
 8001198:	4603      	mov	r3, r0
 800119a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		break;
 800119e:	bf00      	nop
	}
//	CDC_Transmit_FS((uint8_t*)write_buffer, len);
//	HAL_UART_Transmit_DMA(&huart1,(uint8_t*)write_buffer, len);
	HAL_UART_Transmit(&huart1, (uint8_t*)write_buffer , len, 2);
 80011a0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80011a4:	f107 010c 	add.w	r1, r7, #12
 80011a8:	2302      	movs	r3, #2
 80011aa:	480a      	ldr	r0, [pc, #40]	@ (80011d4 <get_pid_param+0x130>)
 80011ac:	f006 fa66 	bl	800767c <HAL_UART_Transmit>
}
 80011b0:	bf00      	nop
 80011b2:	3790      	adds	r7, #144	@ 0x90
 80011b4:	46bd      	mov	sp, r7
 80011b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80011ba:	bf00      	nop
 80011bc:	2000053a 	.word	0x2000053a
 80011c0:	20000024 	.word	0x20000024
 80011c4:	0800cd38 	.word	0x0800cd38
 80011c8:	20000010 	.word	0x20000010
 80011cc:	0800cd94 	.word	0x0800cd94
 80011d0:	0800cdd0 	.word	0x0800cdd0
 80011d4:	20000420 	.word	0x20000420

080011d8 <print_mode>:

void print_mode(CONTROL_MODE mode) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b094      	sub	sp, #80	@ 0x50
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
	char write_buffer[64];
	uint16_t len = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	switch (mode) {
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d01a      	beq.n	8001224 <print_mode+0x4c>
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	dc22      	bgt.n	8001238 <print_mode+0x60>
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d002      	beq.n	80011fc <print_mode+0x24>
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d00a      	beq.n	8001210 <print_mode+0x38>
 80011fa:	e01d      	b.n	8001238 <print_mode+0x60>
	case VOLTAGE_CONTROL_MODE:
		len = sprintf(write_buffer, "Control Mode[0]: Voltage Control\n");
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	4918      	ldr	r1, [pc, #96]	@ (8001264 <print_mode+0x8c>)
 8001202:	4618      	mov	r0, r3
 8001204:	f008 ffaa 	bl	800a15c <siprintf>
 8001208:	4603      	mov	r3, r0
 800120a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 800120e:	e01d      	b.n	800124c <print_mode+0x74>
	case CURRENT_CONTROL_MODE:
		len = sprintf(write_buffer, "Control Mode[1]: Current Control\n");
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	4914      	ldr	r1, [pc, #80]	@ (8001268 <print_mode+0x90>)
 8001216:	4618      	mov	r0, r3
 8001218:	f008 ffa0 	bl	800a15c <siprintf>
 800121c:	4603      	mov	r3, r0
 800121e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 8001222:	e013      	b.n	800124c <print_mode+0x74>
	case CAL_SENSOR:
		len = sprintf(write_buffer, "Control Mode[3]: Calibration\n");
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	4910      	ldr	r1, [pc, #64]	@ (800126c <print_mode+0x94>)
 800122a:	4618      	mov	r0, r3
 800122c:	f008 ff96 	bl	800a15c <siprintf>
 8001230:	4603      	mov	r3, r0
 8001232:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 8001236:	e009      	b.n	800124c <print_mode+0x74>

	default:
		len = sprintf(write_buffer, "Wrong Mode\n");
 8001238:	f107 030c 	add.w	r3, r7, #12
 800123c:	490c      	ldr	r1, [pc, #48]	@ (8001270 <print_mode+0x98>)
 800123e:	4618      	mov	r0, r3
 8001240:	f008 ff8c 	bl	800a15c <siprintf>
 8001244:	4603      	mov	r3, r0
 8001246:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 800124a:	bf00      	nop
	}
//	CDC_Transmit_FS((uint8_t*)write_buffer, len);
//	HAL_UART_Transmit_DMA(&huart1,(uint8_t*)write_buffer, len);
	HAL_UART_Transmit(&huart1, (uint8_t*)write_buffer , len, 10);
 800124c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001250:	f107 010c 	add.w	r1, r7, #12
 8001254:	230a      	movs	r3, #10
 8001256:	4807      	ldr	r0, [pc, #28]	@ (8001274 <print_mode+0x9c>)
 8001258:	f006 fa10 	bl	800767c <HAL_UART_Transmit>
}
 800125c:	bf00      	nop
 800125e:	3750      	adds	r7, #80	@ 0x50
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	0800cddc 	.word	0x0800cddc
 8001268:	0800ce00 	.word	0x0800ce00
 800126c:	0800ce24 	.word	0x0800ce24
 8001270:	0800cdd0 	.word	0x0800cdd0
 8001274:	20000420 	.word	0x20000420

08001278 <parse_command>:
uint8_t check_cmd[64] = {0};
void parse_command(char *cmd) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b08c      	sub	sp, #48	@ 0x30
 800127c:	af02      	add	r7, sp, #8
 800127e:	6078      	str	r0, [r7, #4]
	_Bool set_pid_detected = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
//	strncpy((char*)check_cmd, cmd, sizeof(check_cmd) - 1);
//	check_cmd[sizeof(check_cmd) - 1] = '\0';

	if (strstr(cmd, "cal")) {
 8001286:	49a3      	ldr	r1, [pc, #652]	@ (8001514 <parse_command+0x29c>)
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f008 fff3 	bl	800a274 <strstr>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d00b      	beq.n	80012ac <parse_command+0x34>
    usb_print("start callibration\r\n");
 8001294:	4aa0      	ldr	r2, [pc, #640]	@ (8001518 <parse_command+0x2a0>)
 8001296:	2180      	movs	r1, #128	@ 0x80
 8001298:	48a0      	ldr	r0, [pc, #640]	@ (800151c <parse_command+0x2a4>)
 800129a:	f008 ff29 	bl	800a0f0 <sniprintf>
 800129e:	230a      	movs	r3, #10
 80012a0:	227f      	movs	r2, #127	@ 0x7f
 80012a2:	499e      	ldr	r1, [pc, #632]	@ (800151c <parse_command+0x2a4>)
 80012a4:	489e      	ldr	r0, [pc, #632]	@ (8001520 <parse_command+0x2a8>)
 80012a6:	f006 f9e9 	bl	800767c <HAL_UART_Transmit>
 80012aa:	e181      	b.n	80015b0 <parse_command+0x338>
//    hfoc.control_mode = CALIBRATION_MODE;
//    calibration_flag = 1;
	}
	else if (strstr(cmd, "test")) {
 80012ac:	499d      	ldr	r1, [pc, #628]	@ (8001524 <parse_command+0x2ac>)
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f008 ffe0 	bl	800a274 <strstr>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d00b      	beq.n	80012d2 <parse_command+0x5a>
		usb_print("start test pulse response\r\n");
 80012ba:	4a9b      	ldr	r2, [pc, #620]	@ (8001528 <parse_command+0x2b0>)
 80012bc:	2180      	movs	r1, #128	@ 0x80
 80012be:	4897      	ldr	r0, [pc, #604]	@ (800151c <parse_command+0x2a4>)
 80012c0:	f008 ff16 	bl	800a0f0 <sniprintf>
 80012c4:	230a      	movs	r3, #10
 80012c6:	227f      	movs	r2, #127	@ 0x7f
 80012c8:	4994      	ldr	r1, [pc, #592]	@ (800151c <parse_command+0x2a4>)
 80012ca:	4895      	ldr	r0, [pc, #596]	@ (8001520 <parse_command+0x2a8>)
 80012cc:	f006 f9d6 	bl	800767c <HAL_UART_Transmit>
 80012d0:	e16e      	b.n	80015b0 <parse_command+0x338>
//    	hfoc.control_mode = TEST_MODE;
//    	test_bw_flag = 1;
	}
	else if (strstr(cmd, "get_bandwidth")) {
 80012d2:	4996      	ldr	r1, [pc, #600]	@ (800152c <parse_command+0x2b4>)
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f008 ffcd 	bl	800a274 <strstr>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d011      	beq.n	8001304 <parse_command+0x8c>
		usb_print("Current Bandwidth:%.2f\r\n", 0.0f);
 80012e0:	f04f 0200 	mov.w	r2, #0
 80012e4:	f04f 0300 	mov.w	r3, #0
 80012e8:	e9cd 2300 	strd	r2, r3, [sp]
 80012ec:	4a90      	ldr	r2, [pc, #576]	@ (8001530 <parse_command+0x2b8>)
 80012ee:	2180      	movs	r1, #128	@ 0x80
 80012f0:	488a      	ldr	r0, [pc, #552]	@ (800151c <parse_command+0x2a4>)
 80012f2:	f008 fefd 	bl	800a0f0 <sniprintf>
 80012f6:	230a      	movs	r3, #10
 80012f8:	227f      	movs	r2, #127	@ 0x7f
 80012fa:	4988      	ldr	r1, [pc, #544]	@ (800151c <parse_command+0x2a4>)
 80012fc:	4888      	ldr	r0, [pc, #544]	@ (8001520 <parse_command+0x2a8>)
 80012fe:	f006 f9bd 	bl	800767c <HAL_UART_Transmit>
 8001302:	e155      	b.n	80015b0 <parse_command+0x338>
	}
	else if (strstr(cmd, "set_bandwidth")) {
 8001304:	498b      	ldr	r1, [pc, #556]	@ (8001534 <parse_command+0x2bc>)
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f008 ffb4 	bl	800a274 <strstr>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d01a      	beq.n	8001348 <parse_command+0xd0>
		float bandwidth;
		parse_float_value(cmd, '=', &bandwidth);
 8001312:	f107 0320 	add.w	r3, r7, #32
 8001316:	461a      	mov	r2, r3
 8001318:	213d      	movs	r1, #61	@ 0x3d
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff fe20 	bl	8000f60 <parse_float_value>
//   	hfoc.id_ctrl.kp = m_config.id_kp;
//    	hfoc.id_ctrl.ki = m_config.id_ki;
//    	hfoc.iq_ctrl.kp = m_config.iq_kp;
//    	hfoc.iq_ctrl.ki = m_config.iq_ki;

		usb_print("New Bandwidth:%.2f\r\n", bandwidth);
 8001320:	6a3b      	ldr	r3, [r7, #32]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f910 	bl	8000548 <__aeabi_f2d>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	e9cd 2300 	strd	r2, r3, [sp]
 8001330:	4a81      	ldr	r2, [pc, #516]	@ (8001538 <parse_command+0x2c0>)
 8001332:	2180      	movs	r1, #128	@ 0x80
 8001334:	4879      	ldr	r0, [pc, #484]	@ (800151c <parse_command+0x2a4>)
 8001336:	f008 fedb 	bl	800a0f0 <sniprintf>
 800133a:	230a      	movs	r3, #10
 800133c:	227f      	movs	r2, #127	@ 0x7f
 800133e:	4977      	ldr	r1, [pc, #476]	@ (800151c <parse_command+0x2a4>)
 8001340:	4877      	ldr	r0, [pc, #476]	@ (8001520 <parse_command+0x2a8>)
 8001342:	f006 f99b 	bl	800767c <HAL_UART_Transmit>
 8001346:	e133      	b.n	80015b0 <parse_command+0x338>
	}
	else if (strstr(cmd, "sp")) {
 8001348:	497c      	ldr	r1, [pc, #496]	@ (800153c <parse_command+0x2c4>)
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f008 ff92 	bl	800a274 <strstr>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <parse_command+0xea>
		parse_float_value(cmd, '=', &sp_input);
 8001356:	4a7a      	ldr	r2, [pc, #488]	@ (8001540 <parse_command+0x2c8>)
 8001358:	213d      	movs	r1, #61	@ 0x3d
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fe00 	bl	8000f60 <parse_float_value>
 8001360:	e126      	b.n	80015b0 <parse_command+0x338>
	}
	else if (strstr(cmd, "kp")) {
 8001362:	4978      	ldr	r1, [pc, #480]	@ (8001544 <parse_command+0x2cc>)
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f008 ff85 	bl	800a274 <strstr>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d019      	beq.n	80013a4 <parse_command+0x12c>
		float kp;
		parse_float_value(cmd, '=', &kp);
 8001370:	f107 031c 	add.w	r3, r7, #28
 8001374:	461a      	mov	r2, r3
 8001376:	213d      	movs	r1, #61	@ 0x3d
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff fdf1 	bl	8000f60 <parse_float_value>

		switch (controller_mode) {
 800137e:	4b72      	ldr	r3, [pc, #456]	@ (8001548 <parse_command+0x2d0>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d002      	beq.n	800138c <parse_command+0x114>
 8001386:	2b01      	cmp	r3, #1
 8001388:	d004      	beq.n	8001394 <parse_command+0x11c>
			pi_current.Kp = kp;

			break;

		default:
			break;
 800138a:	e007      	b.n	800139c <parse_command+0x124>
			pi_voltage.Kp = kp;
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	4a6f      	ldr	r2, [pc, #444]	@ (800154c <parse_command+0x2d4>)
 8001390:	6013      	str	r3, [r2, #0]
			break;
 8001392:	e003      	b.n	800139c <parse_command+0x124>
			pi_current.Kp = kp;
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	4a6e      	ldr	r2, [pc, #440]	@ (8001550 <parse_command+0x2d8>)
 8001398:	6013      	str	r3, [r2, #0]
			break;
 800139a:	bf00      	nop
		}
		set_pid_detected = 1;
 800139c:	2301      	movs	r3, #1
 800139e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013a2:	e105      	b.n	80015b0 <parse_command+0x338>
	}
	else if (strstr(cmd, "ki")) {
 80013a4:	496b      	ldr	r1, [pc, #428]	@ (8001554 <parse_command+0x2dc>)
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f008 ff64 	bl	800a274 <strstr>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d019      	beq.n	80013e6 <parse_command+0x16e>
		float ki;
		parse_float_value(cmd, '=', &ki);
 80013b2:	f107 0318 	add.w	r3, r7, #24
 80013b6:	461a      	mov	r2, r3
 80013b8:	213d      	movs	r1, #61	@ 0x3d
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f7ff fdd0 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {
 80013c0:	4b61      	ldr	r3, [pc, #388]	@ (8001548 <parse_command+0x2d0>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d002      	beq.n	80013ce <parse_command+0x156>
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d004      	beq.n	80013d6 <parse_command+0x15e>
		case CURRENT_CONTROL_MODE:
			pi_current.Ki = ki;
			break;

		default:
			break;
 80013cc:	e007      	b.n	80013de <parse_command+0x166>
			pi_voltage.Ki = ki;
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	4a5e      	ldr	r2, [pc, #376]	@ (800154c <parse_command+0x2d4>)
 80013d2:	6053      	str	r3, [r2, #4]
			break;
 80013d4:	e003      	b.n	80013de <parse_command+0x166>
			pi_current.Ki = ki;
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	4a5d      	ldr	r2, [pc, #372]	@ (8001550 <parse_command+0x2d8>)
 80013da:	6053      	str	r3, [r2, #4]
			break;
 80013dc:	bf00      	nop
		}
		set_pid_detected = 1;
 80013de:	2301      	movs	r3, #1
 80013e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013e4:	e0e4      	b.n	80015b0 <parse_command+0x338>
	}
	else if (strstr(cmd, "kd")) {
 80013e6:	495c      	ldr	r1, [pc, #368]	@ (8001558 <parse_command+0x2e0>)
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f008 ff43 	bl	800a274 <strstr>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d00b      	beq.n	800140c <parse_command+0x194>
		float kd;
		parse_float_value(cmd, '=', &kd);
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	461a      	mov	r2, r3
 80013fa:	213d      	movs	r1, #61	@ 0x3d
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7ff fdaf 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {

		default:
			break;
 8001402:	bf00      	nop
		}
		set_pid_detected = 1;
 8001404:	2301      	movs	r3, #1
 8001406:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800140a:	e0d1      	b.n	80015b0 <parse_command+0x338>
	}
	else if (strstr(cmd, "deadband")) {
 800140c:	4953      	ldr	r1, [pc, #332]	@ (800155c <parse_command+0x2e4>)
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f008 ff30 	bl	800a274 <strstr>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d014      	beq.n	8001444 <parse_command+0x1cc>
		float db;
		parse_float_value(cmd, '=', &db);
 800141a:	f107 0310 	add.w	r3, r7, #16
 800141e:	461a      	mov	r2, r3
 8001420:	213d      	movs	r1, #61	@ 0x3d
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff fd9c 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {
 8001428:	4b47      	ldr	r3, [pc, #284]	@ (8001548 <parse_command+0x2d0>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <parse_command+0x1be>
 8001430:	2b01      	cmp	r3, #1
 8001432:	d002      	beq.n	800143a <parse_command+0x1c2>
//        	hfoc.speed_ctrl.e_deadband = db;
//        	m_config.speed_e_deadband = db;
			break;

		default:
			break;
 8001434:	e002      	b.n	800143c <parse_command+0x1c4>
			break;
 8001436:	bf00      	nop
 8001438:	e000      	b.n	800143c <parse_command+0x1c4>
			break;
 800143a:	bf00      	nop
		}
		set_pid_detected = 1;
 800143c:	2301      	movs	r3, #1
 800143e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001442:	e0b5      	b.n	80015b0 <parse_command+0x338>
	}
	else if (strstr(cmd, "max")) {
 8001444:	4946      	ldr	r1, [pc, #280]	@ (8001560 <parse_command+0x2e8>)
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f008 ff14 	bl	800a274 <strstr>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d019      	beq.n	8001486 <parse_command+0x20e>
		float max;
		parse_float_value(cmd, '=', &max);
 8001452:	f107 030c 	add.w	r3, r7, #12
 8001456:	461a      	mov	r2, r3
 8001458:	213d      	movs	r1, #61	@ 0x3d
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff fd80 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {
 8001460:	4b39      	ldr	r3, [pc, #228]	@ (8001548 <parse_command+0x2d0>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d002      	beq.n	800146e <parse_command+0x1f6>
 8001468:	2b01      	cmp	r3, #1
 800146a:	d004      	beq.n	8001476 <parse_command+0x1fe>
		case CURRENT_CONTROL_MODE:
			pi_current.out_max = max;
			break;

		default:
			break;
 800146c:	e007      	b.n	800147e <parse_command+0x206>
			pi_voltage.out_max = max;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4a36      	ldr	r2, [pc, #216]	@ (800154c <parse_command+0x2d4>)
 8001472:	6113      	str	r3, [r2, #16]
			break;
 8001474:	e003      	b.n	800147e <parse_command+0x206>
			pi_current.out_max = max;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	4a35      	ldr	r2, [pc, #212]	@ (8001550 <parse_command+0x2d8>)
 800147a:	6113      	str	r3, [r2, #16]
			break;
 800147c:	bf00      	nop
		}
		set_pid_detected = 1;
 800147e:	2301      	movs	r3, #1
 8001480:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001484:	e094      	b.n	80015b0 <parse_command+0x338>
	}
	else if (strstr(cmd, "mode") != NULL) {
 8001486:	4937      	ldr	r1, [pc, #220]	@ (8001564 <parse_command+0x2ec>)
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f008 fef3 	bl	800a274 <strstr>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d018      	beq.n	80014c6 <parse_command+0x24e>
		CONTROL_MODE mode = VOLTAGE_CONTROL_MODE;
 8001494:	2300      	movs	r3, #0
 8001496:	72fb      	strb	r3, [r7, #11]

		parse_int_value(cmd, '=', (int*)&mode);
 8001498:	f107 030b 	add.w	r3, r7, #11
 800149c:	461a      	mov	r2, r3
 800149e:	213d      	movs	r1, #61	@ 0x3d
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff fda7 	bl	8000ff4 <parse_int_value>
		print_mode(mode);
 80014a6:	7afb      	ldrb	r3, [r7, #11]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff fe95 	bl	80011d8 <print_mode>

		if (mode <= UNKNOW_CONTROL_MODE) {
 80014ae:	7afb      	ldrb	r3, [r7, #11]
 80014b0:	2b03      	cmp	r3, #3
 80014b2:	d87d      	bhi.n	80015b0 <parse_command+0x338>
    	controller_mode = mode;
 80014b4:	7afb      	ldrb	r3, [r7, #11]
 80014b6:	461a      	mov	r2, r3
 80014b8:	4b23      	ldr	r3, [pc, #140]	@ (8001548 <parse_command+0x2d0>)
 80014ba:	801a      	strh	r2, [r3, #0]
    	sp_input = 0;
 80014bc:	4b20      	ldr	r3, [pc, #128]	@ (8001540 <parse_command+0x2c8>)
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	e074      	b.n	80015b0 <parse_command+0x338>
//	else if (strstr(cmd, "ratio") != NULL) {
//		float ratio;
//		parse_float_value(cmd, '=', &ratio);
////    	hfoc.gear_ratio = ratio;
//	}
	else if (strstr(cmd, "set_zero") != NULL) {
 80014c6:	4928      	ldr	r1, [pc, #160]	@ (8001568 <parse_command+0x2f0>)
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f008 fed3 	bl	800a274 <strstr>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00b      	beq.n	80014ec <parse_command+0x274>
		usb_print("success set zero offset\r\n");
 80014d4:	4a25      	ldr	r2, [pc, #148]	@ (800156c <parse_command+0x2f4>)
 80014d6:	2180      	movs	r1, #128	@ 0x80
 80014d8:	4810      	ldr	r0, [pc, #64]	@ (800151c <parse_command+0x2a4>)
 80014da:	f008 fe09 	bl	800a0f0 <sniprintf>
 80014de:	230a      	movs	r3, #10
 80014e0:	227f      	movs	r2, #127	@ 0x7f
 80014e2:	490e      	ldr	r1, [pc, #56]	@ (800151c <parse_command+0x2a4>)
 80014e4:	480e      	ldr	r0, [pc, #56]	@ (8001520 <parse_command+0x2a8>)
 80014e6:	f006 f8c9 	bl	800767c <HAL_UART_Transmit>
 80014ea:	e061      	b.n	80015b0 <parse_command+0x338>
	}
	else if (strstr(cmd, "save") != NULL) {
 80014ec:	4920      	ldr	r1, [pc, #128]	@ (8001570 <parse_command+0x2f8>)
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f008 fec0 	bl	800a274 <strstr>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d03e      	beq.n	8001578 <parse_command+0x300>
//    	flash_save_config(&m_config);
		usb_print("success save configuration\r\n");
 80014fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001574 <parse_command+0x2fc>)
 80014fc:	2180      	movs	r1, #128	@ 0x80
 80014fe:	4807      	ldr	r0, [pc, #28]	@ (800151c <parse_command+0x2a4>)
 8001500:	f008 fdf6 	bl	800a0f0 <sniprintf>
 8001504:	230a      	movs	r3, #10
 8001506:	227f      	movs	r2, #127	@ 0x7f
 8001508:	4904      	ldr	r1, [pc, #16]	@ (800151c <parse_command+0x2a4>)
 800150a:	4805      	ldr	r0, [pc, #20]	@ (8001520 <parse_command+0x2a8>)
 800150c:	f006 f8b6 	bl	800767c <HAL_UART_Transmit>
 8001510:	e04e      	b.n	80015b0 <parse_command+0x338>
 8001512:	bf00      	nop
 8001514:	0800ce44 	.word	0x0800ce44
 8001518:	0800ce48 	.word	0x0800ce48
 800151c:	20000228 	.word	0x20000228
 8001520:	20000420 	.word	0x20000420
 8001524:	0800ce60 	.word	0x0800ce60
 8001528:	0800ce68 	.word	0x0800ce68
 800152c:	0800ce84 	.word	0x0800ce84
 8001530:	0800ce94 	.word	0x0800ce94
 8001534:	0800ceb0 	.word	0x0800ceb0
 8001538:	0800cec0 	.word	0x0800cec0
 800153c:	0800ced8 	.word	0x0800ced8
 8001540:	20000554 	.word	0x20000554
 8001544:	0800cedc 	.word	0x0800cedc
 8001548:	2000053a 	.word	0x2000053a
 800154c:	20000024 	.word	0x20000024
 8001550:	20000010 	.word	0x20000010
 8001554:	0800cee0 	.word	0x0800cee0
 8001558:	0800cee4 	.word	0x0800cee4
 800155c:	0800cee8 	.word	0x0800cee8
 8001560:	0800cef4 	.word	0x0800cef4
 8001564:	0800cef8 	.word	0x0800cef8
 8001568:	0800cf00 	.word	0x0800cf00
 800156c:	0800cf0c 	.word	0x0800cf0c
 8001570:	0800cf28 	.word	0x0800cf28
 8001574:	0800cf30 	.word	0x0800cf30
	}
	else if (strstr(cmd, "set_default") != NULL) {
 8001578:	4912      	ldr	r1, [pc, #72]	@ (80015c4 <parse_command+0x34c>)
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f008 fe7a 	bl	800a274 <strstr>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d00b      	beq.n	800159e <parse_command+0x326>
//    	flash_default_config(&m_config);
		usb_print("success reset configuration\r\n");
 8001586:	4a10      	ldr	r2, [pc, #64]	@ (80015c8 <parse_command+0x350>)
 8001588:	2180      	movs	r1, #128	@ 0x80
 800158a:	4810      	ldr	r0, [pc, #64]	@ (80015cc <parse_command+0x354>)
 800158c:	f008 fdb0 	bl	800a0f0 <sniprintf>
 8001590:	230a      	movs	r3, #10
 8001592:	227f      	movs	r2, #127	@ 0x7f
 8001594:	490d      	ldr	r1, [pc, #52]	@ (80015cc <parse_command+0x354>)
 8001596:	480e      	ldr	r0, [pc, #56]	@ (80015d0 <parse_command+0x358>)
 8001598:	f006 f870 	bl	800767c <HAL_UART_Transmit>
 800159c:	e008      	b.n	80015b0 <parse_command+0x338>
	}
	else if (strstr(cmd, "get_param") != NULL) {
 800159e:	490d      	ldr	r1, [pc, #52]	@ (80015d4 <parse_command+0x35c>)
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f008 fe67 	bl	800a274 <strstr>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <parse_command+0x338>
		get_pid_param();
 80015ac:	f7ff fd7a 	bl	80010a4 <get_pid_param>
	}

	if (set_pid_detected) {
 80015b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <parse_command+0x344>
		get_pid_param();
 80015b8:	f7ff fd74 	bl	80010a4 <get_pid_param>
	}
}
 80015bc:	bf00      	nop
 80015be:	3728      	adds	r7, #40	@ 0x28
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	0800cf50 	.word	0x0800cf50
 80015c8:	0800cf5c 	.word	0x0800cf5c
 80015cc:	20000228 	.word	0x20000228
 80015d0:	20000420 	.word	0x20000420
 80015d4:	0800cf7c 	.word	0x0800cf7c

080015d8 <update_pi>:
PI_Controller pi_voltage = {0.03f, 100.0f, 0.00005f, 0.0f, 4.0f};

uint8_t uart_rx_buf[64];
uint16_t uart_rx_buf_size = 0;

float update_pi(PI_Controller *pi, float error) {
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	ed87 0a00 	vstr	s0, [r7]

    float p_term = pi->Kp * error;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	edd3 7a00 	vldr	s15, [r3]
 80015ea:	ed97 7a00 	vldr	s14, [r7]
 80015ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015f2:	edc7 7a02 	vstr	s15, [r7, #8]
    pi->integral += pi->Ki * pi->Ts * error;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	ed93 7a03 	vldr	s14, [r3, #12]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	edd3 6a01 	vldr	s13, [r3, #4]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	edd3 7a02 	vldr	s15, [r3, #8]
 8001608:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800160c:	edd7 7a00 	vldr	s15, [r7]
 8001610:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	edc3 7a03 	vstr	s15, [r3, #12]
    if (pi->integral > pi->out_max) pi->integral = pi->out_max;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	ed93 7a03 	vldr	s14, [r3, #12]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	edd3 7a04 	vldr	s15, [r3, #16]
 800162a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800162e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001632:	dd04      	ble.n	800163e <update_pi+0x66>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	691a      	ldr	r2, [r3, #16]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	60da      	str	r2, [r3, #12]
 800163c:	e014      	b.n	8001668 <update_pi+0x90>
    else if (pi->integral < -pi->out_max) pi->integral = -pi->out_max;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	ed93 7a03 	vldr	s14, [r3, #12]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	edd3 7a04 	vldr	s15, [r3, #16]
 800164a:	eef1 7a67 	vneg.f32	s15, s15
 800164e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001656:	d507      	bpl.n	8001668 <update_pi+0x90>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	edd3 7a04 	vldr	s15, [r3, #16]
 800165e:	eef1 7a67 	vneg.f32	s15, s15
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	edc3 7a03 	vstr	s15, [r3, #12]
    float output = p_term + pi->integral;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	edd3 7a03 	vldr	s15, [r3, #12]
 800166e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001672:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001676:	edc7 7a03 	vstr	s15, [r7, #12]
    if (output > pi->out_max) output = pi->out_max;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001680:	ed97 7a03 	vldr	s14, [r7, #12]
 8001684:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800168c:	dd03      	ble.n	8001696 <update_pi+0xbe>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	e012      	b.n	80016bc <update_pi+0xe4>
    else if (output < -pi->out_max) output = -pi->out_max;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	edd3 7a04 	vldr	s15, [r3, #16]
 800169c:	eef1 7a67 	vneg.f32	s15, s15
 80016a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80016a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ac:	d506      	bpl.n	80016bc <update_pi+0xe4>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80016b4:	eef1 7a67 	vneg.f32	s15, s15
 80016b8:	edc7 7a03 	vstr	s15, [r7, #12]

    return output;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	ee07 3a90 	vmov	s15, r3
}
 80016c2:	eeb0 0a67 	vmov.f32	s0, s15
 80016c6:	3714      	adds	r7, #20
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	807b      	strh	r3, [r7, #2]


	uart_rx_buf_size = Size;
 80016dc:	4a0e      	ldr	r2, [pc, #56]	@ (8001718 <HAL_UARTEx_RxEventCallback+0x48>)
 80016de:	887b      	ldrh	r3, [r7, #2]
 80016e0:	8013      	strh	r3, [r2, #0]
	parse_command((char*)uart_rx_buf);
 80016e2:	480e      	ldr	r0, [pc, #56]	@ (800171c <HAL_UARTEx_RxEventCallback+0x4c>)
 80016e4:	f7ff fdc8 	bl	8001278 <parse_command>
	memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 80016e8:	2240      	movs	r2, #64	@ 0x40
 80016ea:	2100      	movs	r1, #0
 80016ec:	480b      	ldr	r0, [pc, #44]	@ (800171c <HAL_UARTEx_RxEventCallback+0x4c>)
 80016ee:	f008 fd9a 	bl	800a226 <memset>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_rx_buf, 64);
 80016f2:	2240      	movs	r2, #64	@ 0x40
 80016f4:	4909      	ldr	r1, [pc, #36]	@ (800171c <HAL_UARTEx_RxEventCallback+0x4c>)
 80016f6:	480a      	ldr	r0, [pc, #40]	@ (8001720 <HAL_UARTEx_RxEventCallback+0x50>)
 80016f8:	f007 f8a1 	bl	800883e <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 80016fc:	4b08      	ldr	r3, [pc, #32]	@ (8001720 <HAL_UARTEx_RxEventCallback+0x50>)
 80016fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <HAL_UARTEx_RxEventCallback+0x50>)
 8001706:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f022 0204 	bic.w	r2, r2, #4
 800170e:	601a      	str	r2, [r3, #0]
}
 8001710:	bf00      	nop
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000598 	.word	0x20000598
 800171c:	20000558 	.word	0x20000558
 8001720:	20000420 	.word	0x20000420

08001724 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
    if(huart->ErrorCode & HAL_UART_ERROR_ORE) {
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	2b00      	cmp	r3, #0
 8001738:	d003      	beq.n	8001742 <HAL_UART_ErrorCallback+0x1e>
        //  Overrun Error - 
        __HAL_UART_CLEAR_OREFLAG(huart); //  Flag 
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2208      	movs	r2, #8
 8001740:	621a      	str	r2, [r3, #32]
    }
    //  Error 
    HAL_UARTEx_ReceiveToIdle_DMA(huart, uart_rx_buf, 64);
 8001742:	2240      	movs	r2, #64	@ 0x40
 8001744:	4903      	ldr	r1, [pc, #12]	@ (8001754 <HAL_UART_ErrorCallback+0x30>)
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f007 f879 	bl	800883e <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800174c:	bf00      	nop
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20000558 	.word	0x20000558

08001758 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1){
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a36      	ldr	r2, [pc, #216]	@ (8001840 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d165      	bne.n	8001836 <HAL_TIM_PeriodElapsedCallback+0xde>

        switch (controller_mode){
 800176a:	4b36      	ldr	r3, [pc, #216]	@ (8001844 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d002      	beq.n	8001778 <HAL_TIM_PeriodElapsedCallback+0x20>
 8001772:	2b01      	cmp	r3, #1
 8001774:	d04c      	beq.n	8001810 <HAL_TIM_PeriodElapsedCallback+0xb8>
        case CURRENT_CONTROL_MODE :
        	if (sp_input > 0.25f)sp_input = 0.25f;
        	target_current = sp_input;
        	break;
	    default:
	        break;
 8001776:	e05e      	b.n	8001836 <HAL_TIM_PeriodElapsedCallback+0xde>
        	if (sp_input > 8)sp_input = 8.0f;
 8001778:	4b33      	ldr	r3, [pc, #204]	@ (8001848 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800177a:	edd3 7a00 	vldr	s15, [r3]
 800177e:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001782:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178a:	dd03      	ble.n	8001794 <HAL_TIM_PeriodElapsedCallback+0x3c>
 800178c:	4b2e      	ldr	r3, [pc, #184]	@ (8001848 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800178e:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8001792:	601a      	str	r2, [r3, #0]
        	if (sp_input > target_voltage){
 8001794:	4b2c      	ldr	r3, [pc, #176]	@ (8001848 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001796:	ed93 7a00 	vldr	s14, [r3]
 800179a:	4b2c      	ldr	r3, [pc, #176]	@ (800184c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800179c:	edd3 7a00 	vldr	s15, [r3]
 80017a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a8:	dd0a      	ble.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x68>
        		target_voltage++;
 80017aa:	4b28      	ldr	r3, [pc, #160]	@ (800184c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80017ac:	edd3 7a00 	vldr	s15, [r3]
 80017b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017b8:	4b24      	ldr	r3, [pc, #144]	@ (800184c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80017ba:	edc3 7a00 	vstr	s15, [r3]
 80017be:	e014      	b.n	80017ea <HAL_TIM_PeriodElapsedCallback+0x92>
        	else if (sp_input < target_voltage){
 80017c0:	4b21      	ldr	r3, [pc, #132]	@ (8001848 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80017c2:	ed93 7a00 	vldr	s14, [r3]
 80017c6:	4b21      	ldr	r3, [pc, #132]	@ (800184c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80017c8:	edd3 7a00 	vldr	s15, [r3]
 80017cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d4:	d509      	bpl.n	80017ea <HAL_TIM_PeriodElapsedCallback+0x92>
        		target_voltage--;
 80017d6:	4b1d      	ldr	r3, [pc, #116]	@ (800184c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80017d8:	edd3 7a00 	vldr	s15, [r3]
 80017dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017e4:	4b19      	ldr	r3, [pc, #100]	@ (800184c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80017e6:	edc3 7a00 	vstr	s15, [r3]
        	target_current = update_pi(&pi_voltage,target_voltage - v_out);
 80017ea:	4b18      	ldr	r3, [pc, #96]	@ (800184c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80017ec:	ed93 7a00 	vldr	s14, [r3]
 80017f0:	4b17      	ldr	r3, [pc, #92]	@ (8001850 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80017f2:	edd3 7a00 	vldr	s15, [r3]
 80017f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017fa:	eeb0 0a67 	vmov.f32	s0, s15
 80017fe:	4815      	ldr	r0, [pc, #84]	@ (8001854 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001800:	f7ff feea 	bl	80015d8 <update_pi>
 8001804:	eef0 7a40 	vmov.f32	s15, s0
 8001808:	4b13      	ldr	r3, [pc, #76]	@ (8001858 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800180a:	edc3 7a00 	vstr	s15, [r3]
        	break;
 800180e:	e012      	b.n	8001836 <HAL_TIM_PeriodElapsedCallback+0xde>
        	if (sp_input > 0.25f)sp_input = 0.25f;
 8001810:	4b0d      	ldr	r3, [pc, #52]	@ (8001848 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001812:	edd3 7a00 	vldr	s15, [r3]
 8001816:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 800181a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800181e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001822:	dd03      	ble.n	800182c <HAL_TIM_PeriodElapsedCallback+0xd4>
 8001824:	4b08      	ldr	r3, [pc, #32]	@ (8001848 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001826:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 800182a:	601a      	str	r2, [r3, #0]
        	target_current = sp_input;
 800182c:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a09      	ldr	r2, [pc, #36]	@ (8001858 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001832:	6013      	str	r3, [r2, #0]
        	break;
 8001834:	bf00      	nop
        }

	}

}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40012c00 	.word	0x40012c00
 8001844:	2000053a 	.word	0x2000053a
 8001848:	20000554 	.word	0x20000554
 800184c:	20000550 	.word	0x20000550
 8001850:	20000544 	.word	0x20000544
 8001854:	20000024 	.word	0x20000024
 8001858:	2000054c 	.word	0x2000054c
 800185c:	00000000 	.word	0x00000000

08001860 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001860:	b5b0      	push	{r4, r5, r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]

	adc_adj = hadc1.Instance->JDR1; //  Injected Data Register 1 
 8001868:	4b4f      	ldr	r3, [pc, #316]	@ (80019a8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001870:	b29a      	uxth	r2, r3
 8001872:	4b4e      	ldr	r3, [pc, #312]	@ (80019ac <HAL_ADCEx_InjectedConvCpltCallback+0x14c>)
 8001874:	801a      	strh	r2, [r3, #0]
	adc_vin = hadc1.Instance->JDR2;
 8001876:	4b4c      	ldr	r3, [pc, #304]	@ (80019a8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800187e:	b29a      	uxth	r2, r3
 8001880:	4b4b      	ldr	r3, [pc, #300]	@ (80019b0 <HAL_ADCEx_InjectedConvCpltCallback+0x150>)
 8001882:	801a      	strh	r2, [r3, #0]
	adc_io  = hadc1.Instance->JDR3;
 8001884:	4b48      	ldr	r3, [pc, #288]	@ (80019a8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800188c:	b29a      	uxth	r2, r3
 800188e:	4b49      	ldr	r3, [pc, #292]	@ (80019b4 <HAL_ADCEx_InjectedConvCpltCallback+0x154>)
 8001890:	801a      	strh	r2, [r3, #0]
	adc_vo  = hadc1.Instance->JDR4;
 8001892:	4b45      	ldr	r3, [pc, #276]	@ (80019a8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800189a:	b29a      	uxth	r2, r3
 800189c:	4b46      	ldr	r3, [pc, #280]	@ (80019b8 <HAL_ADCEx_InjectedConvCpltCallback+0x158>)
 800189e:	801a      	strh	r2, [r3, #0]

	v_in = adc_vin*VIN_ADC_FACTOR;
 80018a0:	4b43      	ldr	r3, [pc, #268]	@ (80019b0 <HAL_ADCEx_InjectedConvCpltCallback+0x150>)
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	ee07 3a90 	vmov	s15, r3
 80018a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ac:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80019bc <HAL_ADCEx_InjectedConvCpltCallback+0x15c>
 80018b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018b4:	eddf 6a42 	vldr	s13, [pc, #264]	@ 80019c0 <HAL_ADCEx_InjectedConvCpltCallback+0x160>
 80018b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018bc:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80019c4 <HAL_ADCEx_InjectedConvCpltCallback+0x164>
 80018c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018c4:	eddf 6a40 	vldr	s13, [pc, #256]	@ 80019c8 <HAL_ADCEx_InjectedConvCpltCallback+0x168>
 80018c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018cc:	4b3f      	ldr	r3, [pc, #252]	@ (80019cc <HAL_ADCEx_InjectedConvCpltCallback+0x16c>)
 80018ce:	edc3 7a00 	vstr	s15, [r3]
	v_out = adc_vo*VOUT_ADC_FACTOR;
 80018d2:	4b39      	ldr	r3, [pc, #228]	@ (80019b8 <HAL_ADCEx_InjectedConvCpltCallback+0x158>)
 80018d4:	881b      	ldrh	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fe24 	bl	8000524 <__aeabi_i2d>
 80018dc:	a32e      	add	r3, pc, #184	@ (adr r3, 8001998 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 80018de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e2:	f7fe fe89 	bl	80005f8 <__aeabi_dmul>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4610      	mov	r0, r2
 80018ec:	4619      	mov	r1, r3
 80018ee:	f7ff f97b 	bl	8000be8 <__aeabi_d2f>
 80018f2:	4603      	mov	r3, r0
 80018f4:	4a36      	ldr	r2, [pc, #216]	@ (80019d0 <HAL_ADCEx_InjectedConvCpltCallback+0x170>)
 80018f6:	6013      	str	r3, [r2, #0]
	i_out = adc_io*IOUT_ADC_FACTOR - i_out_offset;
 80018f8:	4b2e      	ldr	r3, [pc, #184]	@ (80019b4 <HAL_ADCEx_InjectedConvCpltCallback+0x154>)
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7fe fe11 	bl	8000524 <__aeabi_i2d>
 8001902:	a327      	add	r3, pc, #156	@ (adr r3, 80019a0 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 8001904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001908:	f7fe fe76 	bl	80005f8 <__aeabi_dmul>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4614      	mov	r4, r2
 8001912:	461d      	mov	r5, r3
 8001914:	4b2f      	ldr	r3, [pc, #188]	@ (80019d4 <HAL_ADCEx_InjectedConvCpltCallback+0x174>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fe15 	bl	8000548 <__aeabi_f2d>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	4620      	mov	r0, r4
 8001924:	4629      	mov	r1, r5
 8001926:	f7fe fcaf 	bl	8000288 <__aeabi_dsub>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4610      	mov	r0, r2
 8001930:	4619      	mov	r1, r3
 8001932:	f7ff f959 	bl	8000be8 <__aeabi_d2f>
 8001936:	4603      	mov	r3, r0
 8001938:	4a27      	ldr	r2, [pc, #156]	@ (80019d8 <HAL_ADCEx_InjectedConvCpltCallback+0x178>)
 800193a:	6013      	str	r3, [r2, #0]

	float pid_output = update_pi(&pi_current, target_current - i_out);
 800193c:	4b27      	ldr	r3, [pc, #156]	@ (80019dc <HAL_ADCEx_InjectedConvCpltCallback+0x17c>)
 800193e:	ed93 7a00 	vldr	s14, [r3]
 8001942:	4b25      	ldr	r3, [pc, #148]	@ (80019d8 <HAL_ADCEx_InjectedConvCpltCallback+0x178>)
 8001944:	edd3 7a00 	vldr	s15, [r3]
 8001948:	ee77 7a67 	vsub.f32	s15, s14, s15
 800194c:	eeb0 0a67 	vmov.f32	s0, s15
 8001950:	4823      	ldr	r0, [pc, #140]	@ (80019e0 <HAL_ADCEx_InjectedConvCpltCallback+0x180>)
 8001952:	f7ff fe41 	bl	80015d8 <update_pi>
 8001956:	ed87 0a03 	vstr	s0, [r7, #12]
	if (pid_output < 0.0f) pid_output = 0.0f;
 800195a:	edd7 7a03 	vldr	s15, [r7, #12]
 800195e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001966:	d502      	bpl.n	800196e <HAL_ADCEx_InjectedConvCpltCallback+0x10e>
 8001968:	f04f 0300 	mov.w	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
	new_duty_cycle_value = (uint32_t)pid_output;
 800196e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001972:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001976:	ee17 2a90 	vmov	r2, s15
 800197a:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <HAL_ADCEx_InjectedConvCpltCallback+0x184>)
 800197c:	601a      	str	r2, [r3, #0]


	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, new_duty_cycle_value);
 800197e:	4b1a      	ldr	r3, [pc, #104]	@ (80019e8 <HAL_ADCEx_InjectedConvCpltCallback+0x188>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a18      	ldr	r2, [pc, #96]	@ (80019e4 <HAL_ADCEx_InjectedConvCpltCallback+0x184>)
 8001984:	6812      	ldr	r2, [r2, #0]
 8001986:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
}
 800198a:	bf00      	nop
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bdb0      	pop	{r4, r5, r7, pc}
 8001992:	bf00      	nop
 8001994:	f3af 8000 	nop.w
 8001998:	002bfb00 	.word	0x002bfb00
 800199c:	3f878000 	.word	0x3f878000
 80019a0:	f920c80a 	.word	0xf920c80a
 80019a4:	3f63ffff 	.word	0x3f63ffff
 80019a8:	200002a8 	.word	0x200002a8
 80019ac:	20000530 	.word	0x20000530
 80019b0:	20000532 	.word	0x20000532
 80019b4:	20000536 	.word	0x20000536
 80019b8:	20000534 	.word	0x20000534
 80019bc:	40533333 	.word	0x40533333
 80019c0:	45800000 	.word	0x45800000
 80019c4:	47447c00 	.word	0x47447c00
 80019c8:	454e4000 	.word	0x454e4000
 80019cc:	20000540 	.word	0x20000540
 80019d0:	20000544 	.word	0x20000544
 80019d4:	2000000c 	.word	0x2000000c
 80019d8:	20000548 	.word	0x20000548
 80019dc:	2000054c 	.word	0x2000054c
 80019e0:	20000010 	.word	0x20000010
 80019e4:	20000000 	.word	0x20000000
 80019e8:	200002f8 	.word	0x200002f8

080019ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b092      	sub	sp, #72	@ 0x48
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019f2:	f000 ff31 	bl	8002858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019f6:	f000 f943 	bl	8001c80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019fa:	f000 fc19 	bl	8002230 <MX_GPIO_Init>
  MX_DMA_Init();
 80019fe:	f000 fbf1 	bl	80021e4 <MX_DMA_Init>
  MX_HRTIM1_Init();
 8001a02:	f000 fa41 	bl	8001e88 <MX_HRTIM1_Init>
  MX_TIM1_Init();
 8001a06:	f000 fb69 	bl	80020dc <MX_TIM1_Init>
  MX_ADC1_Init();
 8001a0a:	f000 f99d 	bl	8001d48 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001a0e:	f000 fbb9 	bl	8002184 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */


  if (HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2)!= HAL_OK)
 8001a12:	2103      	movs	r1, #3
 8001a14:	4886      	ldr	r0, [pc, #536]	@ (8001c30 <main+0x244>)
 8001a16:	f003 fa96 	bl	8004f46 <HAL_HRTIM_WaveformOutputStart>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <main+0x38>
  {
    Error_Handler();
 8001a20:	f000 fc2a 	bl	8002278 <Error_Handler>
  }

  if (HAL_HRTIM_WaveformCountStart(&hhrtim1, HRTIM_TIMERID_TIMER_A)!= HAL_OK)
 8001a24:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8001a28:	4881      	ldr	r0, [pc, #516]	@ (8001c30 <main+0x244>)
 8001a2a:	f003 fab9 	bl	8004fa0 <HAL_HRTIM_WaveformCountStart>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <main+0x4c>
  {
    Error_Handler();
 8001a34:	f000 fc20 	bl	8002278 <Error_Handler>
  }

  HAL_TIM_Base_Start_IT(&htim1);
 8001a38:	487e      	ldr	r0, [pc, #504]	@ (8001c34 <main+0x248>)
 8001a3a:	f005 f9d7 	bl	8006dec <HAL_TIM_Base_Start_IT>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_rx_buf, 64);
 8001a3e:	2240      	movs	r2, #64	@ 0x40
 8001a40:	497d      	ldr	r1, [pc, #500]	@ (8001c38 <main+0x24c>)
 8001a42:	487e      	ldr	r0, [pc, #504]	@ (8001c3c <main+0x250>)
 8001a44:	f006 fefb 	bl	800883e <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8001a48:	4b7c      	ldr	r3, [pc, #496]	@ (8001c3c <main+0x250>)
 8001a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b7a      	ldr	r3, [pc, #488]	@ (8001c3c <main+0x250>)
 8001a52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f022 0204 	bic.w	r2, r2, #4
 8001a5a:	601a      	str	r2, [r3, #0]

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4878      	ldr	r0, [pc, #480]	@ (8001c40 <main+0x254>)
 8001a60:	f001 fb2e 	bl	80030c0 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8001a64:	4876      	ldr	r0, [pc, #472]	@ (8001c40 <main+0x254>)
 8001a66:	f001 fb9d 	bl	80031a4 <HAL_ADCEx_InjectedStart_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (HAL_GetTick() - previous_milliseccond > period_time){
 8001a6a:	f000 ff4f 	bl	800290c <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	4b74      	ldr	r3, [pc, #464]	@ (8001c44 <main+0x258>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	1ad2      	subs	r2, r2, r3
 8001a76:	4b74      	ldr	r3, [pc, #464]	@ (8001c48 <main+0x25c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d9f5      	bls.n	8001a6a <main+0x7e>

			float plot_data[16];
			uint16_t len = 0;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

			switch (controller_mode) {
 8001a84:	4b71      	ldr	r3, [pc, #452]	@ (8001c4c <main+0x260>)
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d03c      	beq.n	8001b06 <main+0x11a>
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	dc3c      	bgt.n	8001b0a <main+0x11e>
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d002      	beq.n	8001a9a <main+0xae>
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d01b      	beq.n	8001ad0 <main+0xe4>
			case CAL_SENSOR:
//				plot_data[len++] = theta_mech;
//				plot_data[len++] = theta_elec;
				break;
			default:
				break;
 8001a98:	e037      	b.n	8001b0a <main+0x11e>
				plot_data[len++] = target_voltage;
 8001a9a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001a9e:	1c5a      	adds	r2, r3, #1
 8001aa0:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4b6a      	ldr	r3, [pc, #424]	@ (8001c50 <main+0x264>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	008b      	lsls	r3, r1, #2
 8001aac:	3348      	adds	r3, #72	@ 0x48
 8001aae:	443b      	add	r3, r7
 8001ab0:	3b44      	subs	r3, #68	@ 0x44
 8001ab2:	601a      	str	r2, [r3, #0]
				plot_data[len++] = v_out;
 8001ab4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001ab8:	1c5a      	adds	r2, r3, #1
 8001aba:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4b64      	ldr	r3, [pc, #400]	@ (8001c54 <main+0x268>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	008b      	lsls	r3, r1, #2
 8001ac6:	3348      	adds	r3, #72	@ 0x48
 8001ac8:	443b      	add	r3, r7
 8001aca:	3b44      	subs	r3, #68	@ 0x44
 8001acc:	601a      	str	r2, [r3, #0]
				break;
 8001ace:	e01d      	b.n	8001b0c <main+0x120>
				plot_data[len++] = target_current;
 8001ad0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001ada:	4619      	mov	r1, r3
 8001adc:	4b5e      	ldr	r3, [pc, #376]	@ (8001c58 <main+0x26c>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	008b      	lsls	r3, r1, #2
 8001ae2:	3348      	adds	r3, #72	@ 0x48
 8001ae4:	443b      	add	r3, r7
 8001ae6:	3b44      	subs	r3, #68	@ 0x44
 8001ae8:	601a      	str	r2, [r3, #0]
				plot_data[len++] = i_out;
 8001aea:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001aee:	1c5a      	adds	r2, r3, #1
 8001af0:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001af4:	4619      	mov	r1, r3
 8001af6:	4b59      	ldr	r3, [pc, #356]	@ (8001c5c <main+0x270>)
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	008b      	lsls	r3, r1, #2
 8001afc:	3348      	adds	r3, #72	@ 0x48
 8001afe:	443b      	add	r3, r7
 8001b00:	3b44      	subs	r3, #68	@ 0x44
 8001b02:	601a      	str	r2, [r3, #0]
				break;
 8001b04:	e002      	b.n	8001b0c <main+0x120>
				break;
 8001b06:	bf00      	nop
 8001b08:	e000      	b.n	8001b0c <main+0x120>
				break;
 8001b0a:	bf00      	nop
			}

			send_data_float(plot_data, len);
 8001b0c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b10:	b2da      	uxtb	r2, r3
 8001b12:	1d3b      	adds	r3, r7, #4
 8001b14:	4611      	mov	r1, r2
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff f8ec 	bl	8000cf4 <send_data_float>
		    if (controller_mode != last_mode) {
 8001b1c:	4b50      	ldr	r3, [pc, #320]	@ (8001c60 <main+0x274>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b4a      	ldr	r3, [pc, #296]	@ (8001c4c <main+0x260>)
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d07c      	beq.n	8001c24 <main+0x238>
		    	last_mode = controller_mode;
 8001b2a:	4b48      	ldr	r3, [pc, #288]	@ (8001c4c <main+0x260>)
 8001b2c:	881b      	ldrh	r3, [r3, #0]
 8001b2e:	b2da      	uxtb	r2, r3
 8001b30:	4b4b      	ldr	r3, [pc, #300]	@ (8001c60 <main+0x274>)
 8001b32:	701a      	strb	r2, [r3, #0]

		    	HAL_Delay(2);
 8001b34:	2002      	movs	r0, #2
 8001b36:	f000 fef5 	bl	8002924 <HAL_Delay>
		    	print_mode(controller_mode);
 8001b3a:	4b44      	ldr	r3, [pc, #272]	@ (8001c4c <main+0x260>)
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff fb49 	bl	80011d8 <print_mode>
		    	erase_graph(); HAL_Delay(2);
 8001b46:	f7ff f9f7 	bl	8000f38 <erase_graph>
 8001b4a:	2002      	movs	r0, #2
 8001b4c:	f000 feea 	bl	8002924 <HAL_Delay>
				switch (controller_mode) {
 8001b50:	4b3e      	ldr	r3, [pc, #248]	@ (8001c4c <main+0x260>)
 8001b52:	881b      	ldrh	r3, [r3, #0]
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d046      	beq.n	8001be6 <main+0x1fa>
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	dc62      	bgt.n	8001c22 <main+0x236>
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d002      	beq.n	8001b66 <main+0x17a>
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d020      	beq.n	8001ba6 <main+0x1ba>

					HAL_Delay(100);
					calibration_flag = 1;
					break;
				default:
					break;
 8001b64:	e05d      	b.n	8001c22 <main+0x236>
					send_data_float(plot_data, len); HAL_Delay(2);
 8001b66:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	1d3b      	adds	r3, r7, #4
 8001b6e:	4611      	mov	r1, r2
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff f8bf 	bl	8000cf4 <send_data_float>
 8001b76:	2002      	movs	r0, #2
 8001b78:	f000 fed4 	bl	8002924 <HAL_Delay>
					change_title("VOLTAGE CONTROL MODE"); HAL_Delay(2);
 8001b7c:	4839      	ldr	r0, [pc, #228]	@ (8001c64 <main+0x278>)
 8001b7e:	f7ff f9ab 	bl	8000ed8 <change_title>
 8001b82:	2002      	movs	r0, #2
 8001b84:	f000 fece 	bl	8002924 <HAL_Delay>
					change_legend(0, "target"); HAL_Delay(2);
 8001b88:	4937      	ldr	r1, [pc, #220]	@ (8001c68 <main+0x27c>)
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	f7ff f972 	bl	8000e74 <change_legend>
 8001b90:	2002      	movs	r0, #2
 8001b92:	f000 fec7 	bl	8002924 <HAL_Delay>
					change_legend(1, "Voltage"); HAL_Delay(2);
 8001b96:	4935      	ldr	r1, [pc, #212]	@ (8001c6c <main+0x280>)
 8001b98:	2001      	movs	r0, #1
 8001b9a:	f7ff f96b 	bl	8000e74 <change_legend>
 8001b9e:	2002      	movs	r0, #2
 8001ba0:	f000 fec0 	bl	8002924 <HAL_Delay>
					break;
 8001ba4:	e03e      	b.n	8001c24 <main+0x238>
					send_data_float(plot_data, len); HAL_Delay(2);
 8001ba6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	1d3b      	adds	r3, r7, #4
 8001bae:	4611      	mov	r1, r2
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff f89f 	bl	8000cf4 <send_data_float>
 8001bb6:	2002      	movs	r0, #2
 8001bb8:	f000 feb4 	bl	8002924 <HAL_Delay>
					change_title("CURRENT CONTROL MODE"); HAL_Delay(2);
 8001bbc:	482c      	ldr	r0, [pc, #176]	@ (8001c70 <main+0x284>)
 8001bbe:	f7ff f98b 	bl	8000ed8 <change_title>
 8001bc2:	2002      	movs	r0, #2
 8001bc4:	f000 feae 	bl	8002924 <HAL_Delay>
					change_legend(0, "target"); HAL_Delay(2);
 8001bc8:	4927      	ldr	r1, [pc, #156]	@ (8001c68 <main+0x27c>)
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff f952 	bl	8000e74 <change_legend>
 8001bd0:	2002      	movs	r0, #2
 8001bd2:	f000 fea7 	bl	8002924 <HAL_Delay>
					change_legend(1, "Current"); HAL_Delay(2);
 8001bd6:	4927      	ldr	r1, [pc, #156]	@ (8001c74 <main+0x288>)
 8001bd8:	2001      	movs	r0, #1
 8001bda:	f7ff f94b 	bl	8000e74 <change_legend>
 8001bde:	2002      	movs	r0, #2
 8001be0:	f000 fea0 	bl	8002924 <HAL_Delay>
					break;
 8001be4:	e01e      	b.n	8001c24 <main+0x238>
					send_data_float(plot_data, len); HAL_Delay(2);
 8001be6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	1d3b      	adds	r3, r7, #4
 8001bee:	4611      	mov	r1, r2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff f87f 	bl	8000cf4 <send_data_float>
 8001bf6:	2002      	movs	r0, #2
 8001bf8:	f000 fe94 	bl	8002924 <HAL_Delay>
					change_title("CALIBRATE SENSOR MODE"); HAL_Delay(2);
 8001bfc:	481e      	ldr	r0, [pc, #120]	@ (8001c78 <main+0x28c>)
 8001bfe:	f7ff f96b 	bl	8000ed8 <change_title>
 8001c02:	2002      	movs	r0, #2
 8001c04:	f000 fe8e 	bl	8002924 <HAL_Delay>
					calibration_flag = 0;
 8001c08:	4b1c      	ldr	r3, [pc, #112]	@ (8001c7c <main+0x290>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	701a      	strb	r2, [r3, #0]
					HAL_Delay(100);
 8001c0e:	2064      	movs	r0, #100	@ 0x64
 8001c10:	f000 fe88 	bl	8002924 <HAL_Delay>
					HAL_Delay(100);
 8001c14:	2064      	movs	r0, #100	@ 0x64
 8001c16:	f000 fe85 	bl	8002924 <HAL_Delay>
					calibration_flag = 1;
 8001c1a:	4b18      	ldr	r3, [pc, #96]	@ (8001c7c <main+0x290>)
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	701a      	strb	r2, [r3, #0]
					break;
 8001c20:	e000      	b.n	8001c24 <main+0x238>
					break;
 8001c22:	bf00      	nop
				}
		    }
		    previous_milliseccond = HAL_GetTick() ;
 8001c24:	f000 fe72 	bl	800290c <HAL_GetTick>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	4a06      	ldr	r2, [pc, #24]	@ (8001c44 <main+0x258>)
 8001c2c:	6013      	str	r3, [r2, #0]
		if (HAL_GetTick() - previous_milliseccond > period_time){
 8001c2e:	e71c      	b.n	8001a6a <main+0x7e>
 8001c30:	200002f8 	.word	0x200002f8
 8001c34:	200003d4 	.word	0x200003d4
 8001c38:	20000558 	.word	0x20000558
 8001c3c:	20000420 	.word	0x20000420
 8001c40:	200002a8 	.word	0x200002a8
 8001c44:	2000053c 	.word	0x2000053c
 8001c48:	20000008 	.word	0x20000008
 8001c4c:	2000053a 	.word	0x2000053a
 8001c50:	20000550 	.word	0x20000550
 8001c54:	20000544 	.word	0x20000544
 8001c58:	2000054c 	.word	0x2000054c
 8001c5c:	20000548 	.word	0x20000548
 8001c60:	20000004 	.word	0x20000004
 8001c64:	0800cf88 	.word	0x0800cf88
 8001c68:	0800cfa0 	.word	0x0800cfa0
 8001c6c:	0800cfa8 	.word	0x0800cfa8
 8001c70:	0800cfb0 	.word	0x0800cfb0
 8001c74:	0800cfc8 	.word	0x0800cfc8
 8001c78:	0800cfd0 	.word	0x0800cfd0
 8001c7c:	20000538 	.word	0x20000538

08001c80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b096      	sub	sp, #88	@ 0x58
 8001c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c86:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c8a:	2228      	movs	r2, #40	@ 0x28
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f008 fac9 	bl	800a226 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c94:	f107 031c 	add.w	r3, r7, #28
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ca4:	463b      	mov	r3, r7
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]
 8001cac:	609a      	str	r2, [r3, #8]
 8001cae:	60da      	str	r2, [r3, #12]
 8001cb0:	611a      	str	r2, [r3, #16]
 8001cb2:	615a      	str	r2, [r3, #20]
 8001cb4:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cbe:	2310      	movs	r3, #16
 8001cc0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001cca:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001cce:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cd0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f003 fcdd 	bl	8005694 <HAL_RCC_OscConfig>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001ce0:	f000 faca 	bl	8002278 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ce4:	230f      	movs	r3, #15
 8001ce6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cec:	2300      	movs	r3, #0
 8001cee:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cfa:	f107 031c 	add.w	r3, r7, #28
 8001cfe:	2102      	movs	r1, #2
 8001d00:	4618      	mov	r0, r3
 8001d02:	f004 fcd5 	bl	80066b0 <HAL_RCC_ClockConfig>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001d0c:	f000 fab4 	bl	8002278 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1|RCC_PERIPHCLK_USART1
 8001d10:	f245 0381 	movw	r3, #20609	@ 0x5081
 8001d14:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001d16:	2300      	movs	r3, #0
 8001d18:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001d1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d1e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 8001d20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d24:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Hrtim1ClockSelection = RCC_HRTIM1CLK_PLLCLK;
 8001d26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d2a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f004 fed0 	bl	8006ad4 <HAL_RCCEx_PeriphCLKConfig>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001d3a:	f000 fa9d 	bl	8002278 <Error_Handler>
  }
}
 8001d3e:	bf00      	nop
 8001d40:	3758      	adds	r7, #88	@ 0x58
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
	...

08001d48 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08e      	sub	sp, #56	@ 0x38
 8001d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001d4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001d5a:	1d3b      	adds	r3, r7, #4
 8001d5c:	2228      	movs	r2, #40	@ 0x28
 8001d5e:	2100      	movs	r1, #0
 8001d60:	4618      	mov	r0, r3
 8001d62:	f008 fa60 	bl	800a226 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001d66:	4b47      	ldr	r3, [pc, #284]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001d68:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001d6e:	4b45      	ldr	r3, [pc, #276]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d74:	4b43      	ldr	r3, [pc, #268]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001d7a:	4b42      	ldr	r3, [pc, #264]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001d80:	4b40      	ldr	r3, [pc, #256]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d86:	4b3f      	ldr	r3, [pc, #252]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d8e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001d94:	4b3b      	ldr	r3, [pc, #236]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001d96:	2201      	movs	r2, #1
 8001d98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001d9a:	4b3a      	ldr	r3, [pc, #232]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001da2:	4b38      	ldr	r3, [pc, #224]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001da4:	2204      	movs	r2, #4
 8001da6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001da8:	4b36      	ldr	r3, [pc, #216]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001dae:	4b35      	ldr	r3, [pc, #212]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001db4:	4833      	ldr	r0, [pc, #204]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001db6:	f000 fdf7 	bl	80029a8 <HAL_ADC_Init>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8001dc0:	f000 fa5a 	bl	8002278 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001dc8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001dcc:	4619      	mov	r1, r3
 8001dce:	482d      	ldr	r0, [pc, #180]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001dd0:	f001 fdd8 	bl	8003984 <HAL_ADCEx_MultiModeConfigChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001dda:	f000 fa4d 	bl	8002278 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001dde:	2301      	movs	r3, #1
 8001de0:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001de2:	2301      	movs	r3, #1
 8001de4:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001de6:	2300      	movs	r3, #0
 8001de8:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8001dea:	2304      	movs	r3, #4
 8001dec:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001dee:	2301      	movs	r3, #1
 8001df0:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001df2:	2340      	movs	r3, #64	@ 0x40
 8001df4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_HRTIM_TRG2;
 8001df6:	2324      	movs	r3, #36	@ 0x24
 8001df8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001e00:	2300      	movs	r3, #0
 8001e02:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  sConfigInjected.InjectedOffset = 0;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001e14:	1d3b      	adds	r3, r7, #4
 8001e16:	4619      	mov	r1, r3
 8001e18:	481a      	ldr	r0, [pc, #104]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001e1a:	f001 fa99 	bl	8003350 <HAL_ADCEx_InjectedConfigChannel>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001e24:	f000 fa28 	bl	8002278 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001e30:	1d3b      	adds	r3, r7, #4
 8001e32:	4619      	mov	r1, r3
 8001e34:	4813      	ldr	r0, [pc, #76]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001e36:	f001 fa8b 	bl	8003350 <HAL_ADCEx_InjectedConfigChannel>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8001e40:	f000 fa1a 	bl	8002278 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001e44:	2303      	movs	r3, #3
 8001e46:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001e4c:	1d3b      	adds	r3, r7, #4
 8001e4e:	4619      	mov	r1, r3
 8001e50:	480c      	ldr	r0, [pc, #48]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001e52:	f001 fa7d 	bl	8003350 <HAL_ADCEx_InjectedConfigChannel>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8001e5c:	f000 fa0c 	bl	8002278 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8001e60:	2304      	movs	r3, #4
 8001e62:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8001e64:	2304      	movs	r3, #4
 8001e66:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4805      	ldr	r0, [pc, #20]	@ (8001e84 <MX_ADC1_Init+0x13c>)
 8001e6e:	f001 fa6f 	bl	8003350 <HAL_ADCEx_InjectedConfigChannel>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8001e78:	f000 f9fe 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e7c:	bf00      	nop
 8001e7e:	3738      	adds	r7, #56	@ 0x38
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	200002a8 	.word	0x200002a8

08001e88 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b0b0      	sub	sp, #192	@ 0xc0
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_ADCTriggerCfgTypeDef pADCTriggerCfg = {0};
 8001e8e:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8001e98:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8001ea6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001eaa:	2254      	movs	r2, #84	@ 0x54
 8001eac:	2100      	movs	r1, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f008 f9b9 	bl	800a226 <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 8001eb4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 8001ec0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ec4:	2224      	movs	r2, #36	@ 0x24
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f008 f9ac 	bl	800a226 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8001ece:	1d3b      	adds	r3, r7, #4
 8001ed0:	2220      	movs	r2, #32
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f008 f9a6 	bl	800a226 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8001eda:	4b7e      	ldr	r3, [pc, #504]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8001edc:	4a7e      	ldr	r2, [pc, #504]	@ (80020d8 <MX_HRTIM1_Init+0x250>)
 8001ede:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8001ee0:	4b7c      	ldr	r3, [pc, #496]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8001ee6:	4b7b      	ldr	r3, [pc, #492]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8001eec:	4879      	ldr	r0, [pc, #484]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8001eee:	f002 fb6f 	bl	80045d0 <HAL_HRTIM_Init>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <MX_HRTIM1_Init+0x74>
  {
    Error_Handler();
 8001ef8:	f000 f9be 	bl	8002278 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_14) != HAL_OK)
 8001efc:	210c      	movs	r1, #12
 8001efe:	4875      	ldr	r0, [pc, #468]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8001f00:	f002 fc32 	bl	8004768 <HAL_HRTIM_DLLCalibrationStart>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_HRTIM1_Init+0x86>
  {
    Error_Handler();
 8001f0a:	f000 f9b5 	bl	8002278 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8001f0e:	210a      	movs	r1, #10
 8001f10:	4870      	ldr	r0, [pc, #448]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8001f12:	f002 fc81 	bl	8004818 <HAL_HRTIM_PollForDLLCalibration>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_HRTIM1_Init+0x98>
  {
    Error_Handler();
 8001f1c:	f000 f9ac 	bl	8002278 <Error_Handler>
  }
  pADCTriggerCfg.UpdateSource = HRTIM_ADCTRIGGERUPDATE_TIMER_A;
 8001f20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  pADCTriggerCfg.Trigger = HRTIM_ADCTRIGGEREVENT24_TIMERA_CMP3;
 8001f28:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f2c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_HRTIM_ADCTriggerConfig(&hhrtim1, HRTIM_ADCTRIGGER_2, &pADCTriggerCfg) != HAL_OK)
 8001f30:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001f34:	461a      	mov	r2, r3
 8001f36:	2102      	movs	r1, #2
 8001f38:	4866      	ldr	r0, [pc, #408]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8001f3a:	f002 fcc9 	bl	80048d0 <HAL_HRTIM_ADCTriggerConfig>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_HRTIM1_Init+0xc0>
  {
    Error_Handler();
 8001f44:	f000 f998 	bl	8002278 <Error_Handler>
  }
  pTimeBaseCfg.Period = 10240;
 8001f48:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001f4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.RepetitionCounter = 10-1;
 8001f50:	2309      	movs	r3, #9
 8001f52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL16;
 8001f56:	2301      	movs	r3, #1
 8001f58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8001f5c:	2308      	movs	r3, #8
 8001f5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8001f62:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001f66:	461a      	mov	r2, r3
 8001f68:	2100      	movs	r1, #0
 8001f6a:	485a      	ldr	r0, [pc, #360]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8001f6c:	f002 fc88 	bl	8004880 <HAL_HRTIM_TimeBaseConfig>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_HRTIM1_Init+0xf2>
  {
    Error_Handler();
 8001f76:	f000 f97f 	bl	8002278 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.DMASrcAddress = 0x0000;
 8001f82:	2300      	movs	r3, #0
 8001f84:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.DMADstAddress = 0x0000;
 8001f86:	2300      	movs	r3, #0
 8001f88:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.DMASize = 0x1;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8001f92:	2300      	movs	r3, #0
 8001f94:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8001f96:	2300      	movs	r3, #0
 8001f98:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8001fac:	2300      	movs	r3, #0
 8001fae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 8001fc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fc8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8001fe4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fe8:	461a      	mov	r2, r3
 8001fea:	2100      	movs	r1, #0
 8001fec:	4839      	ldr	r0, [pc, #228]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8001fee:	f002 fd19 	bl	8004a24 <HAL_HRTIM_WaveformTimerConfig>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_HRTIM1_Init+0x174>
  {
    Error_Handler();
 8001ff8:	f000 f93e 	bl	8002278 <Error_Handler>
  }
  pCompareCfg.CompareValue = 2000;
 8001ffc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002000:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8002002:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002006:	2201      	movs	r2, #1
 8002008:	2100      	movs	r1, #0
 800200a:	4832      	ldr	r0, [pc, #200]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 800200c:	f002 fdfc 	bl	8004c08 <HAL_HRTIM_WaveformCompareConfig>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_HRTIM1_Init+0x192>
  {
    Error_Handler();
 8002016:	f000 f92f 	bl	8002278 <Error_Handler>
  }
  pCompareCfg.CompareValue = 200;
 800201a:	23c8      	movs	r3, #200	@ 0xc8
 800201c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 800201e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002022:	2204      	movs	r2, #4
 8002024:	2100      	movs	r1, #0
 8002026:	482b      	ldr	r0, [pc, #172]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8002028:	f002 fdee 	bl	8004c08 <HAL_HRTIM_WaveformCompareConfig>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <MX_HRTIM1_Init+0x1ae>
  {
    Error_Handler();
 8002032:	f000 f921 	bl	8002278 <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_MUL8;
 8002036:	2300      	movs	r3, #0
 8002038:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.RisingValue = 150;
 800203a:	2396      	movs	r3, #150	@ 0x96
 800203c:	62bb      	str	r3, [r7, #40]	@ 0x28
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 800203e:	2300      	movs	r3, #0
 8002040:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 8002042:	2300      	movs	r3, #0
 8002044:	633b      	str	r3, [r7, #48]	@ 0x30
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 8002046:	2300      	movs	r3, #0
 8002048:	637b      	str	r3, [r7, #52]	@ 0x34
  pDeadTimeCfg.FallingValue = 150;
 800204a:	2396      	movs	r3, #150	@ 0x96
 800204c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 800204e:	2300      	movs	r3, #0
 8002050:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 8002052:	2300      	movs	r3, #0
 8002054:	643b      	str	r3, [r7, #64]	@ 0x40
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 8002056:	2300      	movs	r3, #0
 8002058:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 800205a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800205e:	461a      	mov	r2, r3
 8002060:	2100      	movs	r1, #0
 8002062:	481c      	ldr	r0, [pc, #112]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 8002064:	f002 fd50 	bl	8004b08 <HAL_HRTIM_DeadTimeConfig>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <MX_HRTIM1_Init+0x1ea>
  {
    Error_Handler();
 800206e:	f000 f903 	bl	8002278 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8002072:	2300      	movs	r3, #0
 8002074:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMPER;
 8002076:	2304      	movs	r3, #4
 8002078:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 800207a:	2308      	movs	r3, #8
 800207c:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8002082:	2300      	movs	r3, #0
 8002084:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8002086:	2300      	movs	r3, #0
 8002088:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 800208e:	2300      	movs	r3, #0
 8002090:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8002092:	1d3b      	adds	r3, r7, #4
 8002094:	2201      	movs	r2, #1
 8002096:	2100      	movs	r1, #0
 8002098:	480e      	ldr	r0, [pc, #56]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 800209a:	f002 ff23 	bl	8004ee4 <HAL_HRTIM_WaveformOutputConfig>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_HRTIM1_Init+0x220>
  {
    Error_Handler();
 80020a4:	f000 f8e8 	bl	8002278 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60fb      	str	r3, [r7, #12]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 80020b0:	1d3b      	adds	r3, r7, #4
 80020b2:	2202      	movs	r2, #2
 80020b4:	2100      	movs	r1, #0
 80020b6:	4807      	ldr	r0, [pc, #28]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 80020b8:	f002 ff14 	bl	8004ee4 <HAL_HRTIM_WaveformOutputConfig>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <MX_HRTIM1_Init+0x23e>
  {
    Error_Handler();
 80020c2:	f000 f8d9 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 80020c6:	4803      	ldr	r0, [pc, #12]	@ (80020d4 <MX_HRTIM1_Init+0x24c>)
 80020c8:	f000 f964 	bl	8002394 <HAL_HRTIM_MspPostInit>

}
 80020cc:	bf00      	nop
 80020ce:	37c0      	adds	r7, #192	@ 0xc0
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	200002f8 	.word	0x200002f8
 80020d8:	40017400 	.word	0x40017400

080020dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b088      	sub	sp, #32
 80020e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020e2:	f107 0310 	add.w	r3, r7, #16
 80020e6:	2200      	movs	r2, #0
 80020e8:	601a      	str	r2, [r3, #0]
 80020ea:	605a      	str	r2, [r3, #4]
 80020ec:	609a      	str	r2, [r3, #8]
 80020ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f0:	1d3b      	adds	r3, r7, #4
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
 80020f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020fa:	4b20      	ldr	r3, [pc, #128]	@ (800217c <MX_TIM1_Init+0xa0>)
 80020fc:	4a20      	ldr	r2, [pc, #128]	@ (8002180 <MX_TIM1_Init+0xa4>)
 80020fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 8002100:	4b1e      	ldr	r3, [pc, #120]	@ (800217c <MX_TIM1_Init+0xa0>)
 8002102:	223f      	movs	r2, #63	@ 0x3f
 8002104:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002106:	4b1d      	ldr	r3, [pc, #116]	@ (800217c <MX_TIM1_Init+0xa0>)
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 800210c:	4b1b      	ldr	r3, [pc, #108]	@ (800217c <MX_TIM1_Init+0xa0>)
 800210e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002112:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002114:	4b19      	ldr	r3, [pc, #100]	@ (800217c <MX_TIM1_Init+0xa0>)
 8002116:	2200      	movs	r2, #0
 8002118:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800211a:	4b18      	ldr	r3, [pc, #96]	@ (800217c <MX_TIM1_Init+0xa0>)
 800211c:	2200      	movs	r2, #0
 800211e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002120:	4b16      	ldr	r3, [pc, #88]	@ (800217c <MX_TIM1_Init+0xa0>)
 8002122:	2200      	movs	r2, #0
 8002124:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002126:	4815      	ldr	r0, [pc, #84]	@ (800217c <MX_TIM1_Init+0xa0>)
 8002128:	f004 fe08 	bl	8006d3c <HAL_TIM_Base_Init>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002132:	f000 f8a1 	bl	8002278 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002136:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800213a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800213c:	f107 0310 	add.w	r3, r7, #16
 8002140:	4619      	mov	r1, r3
 8002142:	480e      	ldr	r0, [pc, #56]	@ (800217c <MX_TIM1_Init+0xa0>)
 8002144:	f004 ffb0 	bl	80070a8 <HAL_TIM_ConfigClockSource>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800214e:	f000 f893 	bl	8002278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002152:	2300      	movs	r3, #0
 8002154:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002156:	2300      	movs	r3, #0
 8002158:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800215a:	2300      	movs	r3, #0
 800215c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800215e:	1d3b      	adds	r3, r7, #4
 8002160:	4619      	mov	r1, r3
 8002162:	4806      	ldr	r0, [pc, #24]	@ (800217c <MX_TIM1_Init+0xa0>)
 8002164:	f005 f9b0 	bl	80074c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800216e:	f000 f883 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002172:	bf00      	nop
 8002174:	3720      	adds	r7, #32
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	200003d4 	.word	0x200003d4
 8002180:	40012c00 	.word	0x40012c00

08002184 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002188:	4b14      	ldr	r3, [pc, #80]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 800218a:	4a15      	ldr	r2, [pc, #84]	@ (80021e0 <MX_USART1_UART_Init+0x5c>)
 800218c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800218e:	4b13      	ldr	r3, [pc, #76]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 8002190:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002194:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002196:	4b11      	ldr	r3, [pc, #68]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 8002198:	2200      	movs	r2, #0
 800219a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800219c:	4b0f      	ldr	r3, [pc, #60]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 800219e:	2200      	movs	r2, #0
 80021a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021a2:	4b0e      	ldr	r3, [pc, #56]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021a8:	4b0c      	ldr	r3, [pc, #48]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 80021aa:	220c      	movs	r2, #12
 80021ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ae:	4b0b      	ldr	r3, [pc, #44]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b4:	4b09      	ldr	r3, [pc, #36]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021ba:	4b08      	ldr	r3, [pc, #32]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 80021bc:	2200      	movs	r2, #0
 80021be:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021c0:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021c6:	4805      	ldr	r0, [pc, #20]	@ (80021dc <MX_USART1_UART_Init+0x58>)
 80021c8:	f005 fa0a 	bl	80075e0 <HAL_UART_Init>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80021d2:	f000 f851 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000420 	.word	0x20000420
 80021e0:	40013800 	.word	0x40013800

080021e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021ea:	4b10      	ldr	r3, [pc, #64]	@ (800222c <MX_DMA_Init+0x48>)
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	4a0f      	ldr	r2, [pc, #60]	@ (800222c <MX_DMA_Init+0x48>)
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	6153      	str	r3, [r2, #20]
 80021f6:	4b0d      	ldr	r3, [pc, #52]	@ (800222c <MX_DMA_Init+0x48>)
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	607b      	str	r3, [r7, #4]
 8002200:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002202:	2200      	movs	r2, #0
 8002204:	2100      	movs	r1, #0
 8002206:	200e      	movs	r0, #14
 8002208:	f001 fe27 	bl	8003e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800220c:	200e      	movs	r0, #14
 800220e:	f001 fe40 	bl	8003e92 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002212:	2200      	movs	r2, #0
 8002214:	2100      	movs	r1, #0
 8002216:	200f      	movs	r0, #15
 8002218:	f001 fe1f 	bl	8003e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800221c:	200f      	movs	r0, #15
 800221e:	f001 fe38 	bl	8003e92 <HAL_NVIC_EnableIRQ>

}
 8002222:	bf00      	nop
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40021000 	.word	0x40021000

08002230 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002236:	4b0f      	ldr	r3, [pc, #60]	@ (8002274 <MX_GPIO_Init+0x44>)
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	4a0e      	ldr	r2, [pc, #56]	@ (8002274 <MX_GPIO_Init+0x44>)
 800223c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002240:	6153      	str	r3, [r2, #20]
 8002242:	4b0c      	ldr	r3, [pc, #48]	@ (8002274 <MX_GPIO_Init+0x44>)
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224a:	607b      	str	r3, [r7, #4]
 800224c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800224e:	4b09      	ldr	r3, [pc, #36]	@ (8002274 <MX_GPIO_Init+0x44>)
 8002250:	695b      	ldr	r3, [r3, #20]
 8002252:	4a08      	ldr	r2, [pc, #32]	@ (8002274 <MX_GPIO_Init+0x44>)
 8002254:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002258:	6153      	str	r3, [r2, #20]
 800225a:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <MX_GPIO_Init+0x44>)
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002262:	603b      	str	r3, [r7, #0]
 8002264:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002266:	bf00      	nop
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	40021000 	.word	0x40021000

08002278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800227c:	b672      	cpsid	i
}
 800227e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002280:	bf00      	nop
 8002282:	e7fd      	b.n	8002280 <Error_Handler+0x8>

08002284 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800228a:	4b0f      	ldr	r3, [pc, #60]	@ (80022c8 <HAL_MspInit+0x44>)
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	4a0e      	ldr	r2, [pc, #56]	@ (80022c8 <HAL_MspInit+0x44>)
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	6193      	str	r3, [r2, #24]
 8002296:	4b0c      	ldr	r3, [pc, #48]	@ (80022c8 <HAL_MspInit+0x44>)
 8002298:	699b      	ldr	r3, [r3, #24]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	607b      	str	r3, [r7, #4]
 80022a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022a2:	4b09      	ldr	r3, [pc, #36]	@ (80022c8 <HAL_MspInit+0x44>)
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	4a08      	ldr	r2, [pc, #32]	@ (80022c8 <HAL_MspInit+0x44>)
 80022a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022ac:	61d3      	str	r3, [r2, #28]
 80022ae:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <HAL_MspInit+0x44>)
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b6:	603b      	str	r3, [r7, #0]
 80022b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	40021000 	.word	0x40021000

080022cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b08a      	sub	sp, #40	@ 0x28
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
 80022dc:	605a      	str	r2, [r3, #4]
 80022de:	609a      	str	r2, [r3, #8]
 80022e0:	60da      	str	r2, [r3, #12]
 80022e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022ec:	d12c      	bne.n	8002348 <HAL_ADC_MspInit+0x7c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80022ee:	4b18      	ldr	r3, [pc, #96]	@ (8002350 <HAL_ADC_MspInit+0x84>)
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	4a17      	ldr	r2, [pc, #92]	@ (8002350 <HAL_ADC_MspInit+0x84>)
 80022f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022f8:	6153      	str	r3, [r2, #20]
 80022fa:	4b15      	ldr	r3, [pc, #84]	@ (8002350 <HAL_ADC_MspInit+0x84>)
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002302:	613b      	str	r3, [r7, #16]
 8002304:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002306:	4b12      	ldr	r3, [pc, #72]	@ (8002350 <HAL_ADC_MspInit+0x84>)
 8002308:	695b      	ldr	r3, [r3, #20]
 800230a:	4a11      	ldr	r2, [pc, #68]	@ (8002350 <HAL_ADC_MspInit+0x84>)
 800230c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002310:	6153      	str	r3, [r2, #20]
 8002312:	4b0f      	ldr	r3, [pc, #60]	@ (8002350 <HAL_ADC_MspInit+0x84>)
 8002314:	695b      	ldr	r3, [r3, #20]
 8002316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800231e:	230f      	movs	r3, #15
 8002320:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002322:	2303      	movs	r3, #3
 8002324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002326:	2300      	movs	r3, #0
 8002328:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232a:	f107 0314 	add.w	r3, r7, #20
 800232e:	4619      	mov	r1, r3
 8002330:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002334:	f001 ffda 	bl	80042ec <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002338:	2200      	movs	r2, #0
 800233a:	2100      	movs	r1, #0
 800233c:	2012      	movs	r0, #18
 800233e:	f001 fd8c 	bl	8003e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002342:	2012      	movs	r0, #18
 8002344:	f001 fda5 	bl	8003e92 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002348:	bf00      	nop
 800234a:	3728      	adds	r7, #40	@ 0x28
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40021000 	.word	0x40021000

08002354 <HAL_HRTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hhrtim: HRTIM handle pointer
  * @retval None
  */
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <HAL_HRTIM_MspInit+0x38>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d10b      	bne.n	800237e <HAL_HRTIM_MspInit+0x2a>
  {
    /* USER CODE BEGIN HRTIM1_MspInit 0 */

    /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8002366:	4b0a      	ldr	r3, [pc, #40]	@ (8002390 <HAL_HRTIM_MspInit+0x3c>)
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	4a09      	ldr	r2, [pc, #36]	@ (8002390 <HAL_HRTIM_MspInit+0x3c>)
 800236c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002370:	6193      	str	r3, [r2, #24]
 8002372:	4b07      	ldr	r3, [pc, #28]	@ (8002390 <HAL_HRTIM_MspInit+0x3c>)
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 800237e:	bf00      	nop
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40017400 	.word	0x40017400
 8002390:	40021000 	.word	0x40021000

08002394 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b088      	sub	sp, #32
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800239c:	f107 030c 	add.w	r3, r7, #12
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	605a      	str	r2, [r3, #4]
 80023a6:	609a      	str	r2, [r3, #8]
 80023a8:	60da      	str	r2, [r3, #12]
 80023aa:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a12      	ldr	r2, [pc, #72]	@ (80023fc <HAL_HRTIM_MspPostInit+0x68>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d11d      	bne.n	80023f2 <HAL_HRTIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

    /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b6:	4b12      	ldr	r3, [pc, #72]	@ (8002400 <HAL_HRTIM_MspPostInit+0x6c>)
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	4a11      	ldr	r2, [pc, #68]	@ (8002400 <HAL_HRTIM_MspPostInit+0x6c>)
 80023bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023c0:	6153      	str	r3, [r2, #20]
 80023c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002400 <HAL_HRTIM_MspPostInit+0x6c>)
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ca:	60bb      	str	r3, [r7, #8]
 80023cc:	68bb      	ldr	r3, [r7, #8]
    /**HRTIM1 GPIO Configuration
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d4:	2302      	movs	r3, #2
 80023d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023dc:	2303      	movs	r3, #3
 80023de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 80023e0:	230d      	movs	r3, #13
 80023e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e4:	f107 030c 	add.w	r3, r7, #12
 80023e8:	4619      	mov	r1, r3
 80023ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023ee:	f001 ff7d 	bl	80042ec <HAL_GPIO_Init>
    /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

    /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 80023f2:	bf00      	nop
 80023f4:	3720      	adds	r7, #32
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40017400 	.word	0x40017400
 8002400:	40021000 	.word	0x40021000

08002404 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a0d      	ldr	r2, [pc, #52]	@ (8002448 <HAL_TIM_Base_MspInit+0x44>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d113      	bne.n	800243e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002416:	4b0d      	ldr	r3, [pc, #52]	@ (800244c <HAL_TIM_Base_MspInit+0x48>)
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	4a0c      	ldr	r2, [pc, #48]	@ (800244c <HAL_TIM_Base_MspInit+0x48>)
 800241c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002420:	6193      	str	r3, [r2, #24]
 8002422:	4b0a      	ldr	r3, [pc, #40]	@ (800244c <HAL_TIM_Base_MspInit+0x48>)
 8002424:	699b      	ldr	r3, [r3, #24]
 8002426:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800242e:	2200      	movs	r2, #0
 8002430:	2100      	movs	r1, #0
 8002432:	2019      	movs	r0, #25
 8002434:	f001 fd11 	bl	8003e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002438:	2019      	movs	r0, #25
 800243a:	f001 fd2a 	bl	8003e92 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800243e:	bf00      	nop
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40012c00 	.word	0x40012c00
 800244c:	40021000 	.word	0x40021000

08002450 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08a      	sub	sp, #40	@ 0x28
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002458:	f107 0314 	add.w	r3, r7, #20
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	609a      	str	r2, [r3, #8]
 8002464:	60da      	str	r2, [r3, #12]
 8002466:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a41      	ldr	r2, [pc, #260]	@ (8002574 <HAL_UART_MspInit+0x124>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d17b      	bne.n	800256a <HAL_UART_MspInit+0x11a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002472:	4b41      	ldr	r3, [pc, #260]	@ (8002578 <HAL_UART_MspInit+0x128>)
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	4a40      	ldr	r2, [pc, #256]	@ (8002578 <HAL_UART_MspInit+0x128>)
 8002478:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800247c:	6193      	str	r3, [r2, #24]
 800247e:	4b3e      	ldr	r3, [pc, #248]	@ (8002578 <HAL_UART_MspInit+0x128>)
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800248a:	4b3b      	ldr	r3, [pc, #236]	@ (8002578 <HAL_UART_MspInit+0x128>)
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	4a3a      	ldr	r2, [pc, #232]	@ (8002578 <HAL_UART_MspInit+0x128>)
 8002490:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002494:	6153      	str	r3, [r2, #20]
 8002496:	4b38      	ldr	r3, [pc, #224]	@ (8002578 <HAL_UART_MspInit+0x128>)
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024a2:	23c0      	movs	r3, #192	@ 0xc0
 80024a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a6:	2302      	movs	r3, #2
 80024a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024ae:	2303      	movs	r3, #3
 80024b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024b2:	2307      	movs	r3, #7
 80024b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b6:	f107 0314 	add.w	r3, r7, #20
 80024ba:	4619      	mov	r1, r3
 80024bc:	482f      	ldr	r0, [pc, #188]	@ (800257c <HAL_UART_MspInit+0x12c>)
 80024be:	f001 ff15 	bl	80042ec <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80024c2:	4b2f      	ldr	r3, [pc, #188]	@ (8002580 <HAL_UART_MspInit+0x130>)
 80024c4:	4a2f      	ldr	r2, [pc, #188]	@ (8002584 <HAL_UART_MspInit+0x134>)
 80024c6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002580 <HAL_UART_MspInit+0x130>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002580 <HAL_UART_MspInit+0x130>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002580 <HAL_UART_MspInit+0x130>)
 80024d6:	2280      	movs	r2, #128	@ 0x80
 80024d8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024da:	4b29      	ldr	r3, [pc, #164]	@ (8002580 <HAL_UART_MspInit+0x130>)
 80024dc:	2200      	movs	r2, #0
 80024de:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024e0:	4b27      	ldr	r3, [pc, #156]	@ (8002580 <HAL_UART_MspInit+0x130>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80024e6:	4b26      	ldr	r3, [pc, #152]	@ (8002580 <HAL_UART_MspInit+0x130>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024ec:	4b24      	ldr	r3, [pc, #144]	@ (8002580 <HAL_UART_MspInit+0x130>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024f2:	4823      	ldr	r0, [pc, #140]	@ (8002580 <HAL_UART_MspInit+0x130>)
 80024f4:	f001 fce7 	bl	8003ec6 <HAL_DMA_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <HAL_UART_MspInit+0xb2>
    {
      Error_Handler();
 80024fe:	f7ff febb 	bl	8002278 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a1e      	ldr	r2, [pc, #120]	@ (8002580 <HAL_UART_MspInit+0x130>)
 8002506:	675a      	str	r2, [r3, #116]	@ 0x74
 8002508:	4a1d      	ldr	r2, [pc, #116]	@ (8002580 <HAL_UART_MspInit+0x130>)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800250e:	4b1e      	ldr	r3, [pc, #120]	@ (8002588 <HAL_UART_MspInit+0x138>)
 8002510:	4a1e      	ldr	r2, [pc, #120]	@ (800258c <HAL_UART_MspInit+0x13c>)
 8002512:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002514:	4b1c      	ldr	r3, [pc, #112]	@ (8002588 <HAL_UART_MspInit+0x138>)
 8002516:	2210      	movs	r2, #16
 8002518:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800251a:	4b1b      	ldr	r3, [pc, #108]	@ (8002588 <HAL_UART_MspInit+0x138>)
 800251c:	2200      	movs	r2, #0
 800251e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002520:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <HAL_UART_MspInit+0x138>)
 8002522:	2280      	movs	r2, #128	@ 0x80
 8002524:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002526:	4b18      	ldr	r3, [pc, #96]	@ (8002588 <HAL_UART_MspInit+0x138>)
 8002528:	2200      	movs	r2, #0
 800252a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800252c:	4b16      	ldr	r3, [pc, #88]	@ (8002588 <HAL_UART_MspInit+0x138>)
 800252e:	2200      	movs	r2, #0
 8002530:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002532:	4b15      	ldr	r3, [pc, #84]	@ (8002588 <HAL_UART_MspInit+0x138>)
 8002534:	2200      	movs	r2, #0
 8002536:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002538:	4b13      	ldr	r3, [pc, #76]	@ (8002588 <HAL_UART_MspInit+0x138>)
 800253a:	2200      	movs	r2, #0
 800253c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800253e:	4812      	ldr	r0, [pc, #72]	@ (8002588 <HAL_UART_MspInit+0x138>)
 8002540:	f001 fcc1 	bl	8003ec6 <HAL_DMA_Init>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 800254a:	f7ff fe95 	bl	8002278 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a0d      	ldr	r2, [pc, #52]	@ (8002588 <HAL_UART_MspInit+0x138>)
 8002552:	671a      	str	r2, [r3, #112]	@ 0x70
 8002554:	4a0c      	ldr	r2, [pc, #48]	@ (8002588 <HAL_UART_MspInit+0x138>)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800255a:	2200      	movs	r2, #0
 800255c:	2100      	movs	r1, #0
 800255e:	2025      	movs	r0, #37	@ 0x25
 8002560:	f001 fc7b 	bl	8003e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002564:	2025      	movs	r0, #37	@ 0x25
 8002566:	f001 fc94 	bl	8003e92 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800256a:	bf00      	nop
 800256c:	3728      	adds	r7, #40	@ 0x28
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40013800 	.word	0x40013800
 8002578:	40021000 	.word	0x40021000
 800257c:	48000400 	.word	0x48000400
 8002580:	200004a8 	.word	0x200004a8
 8002584:	40020058 	.word	0x40020058
 8002588:	200004ec 	.word	0x200004ec
 800258c:	40020044 	.word	0x40020044

08002590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002594:	bf00      	nop
 8002596:	e7fd      	b.n	8002594 <NMI_Handler+0x4>

08002598 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800259c:	bf00      	nop
 800259e:	e7fd      	b.n	800259c <HardFault_Handler+0x4>

080025a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <MemManage_Handler+0x4>

080025a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ac:	bf00      	nop
 80025ae:	e7fd      	b.n	80025ac <BusFault_Handler+0x4>

080025b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025b4:	bf00      	nop
 80025b6:	e7fd      	b.n	80025b4 <UsageFault_Handler+0x4>

080025b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025c6:	b480      	push	{r7}
 80025c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025e6:	f000 f97d 	bl	80028e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
	...

080025f0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80025f4:	4802      	ldr	r0, [pc, #8]	@ (8002600 <DMA1_Channel4_IRQHandler+0x10>)
 80025f6:	f001 fd88 	bl	800410a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80025fa:	bf00      	nop
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	200004ec 	.word	0x200004ec

08002604 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002608:	4802      	ldr	r0, [pc, #8]	@ (8002614 <DMA1_Channel5_IRQHandler+0x10>)
 800260a:	f001 fd7e 	bl	800410a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	200004a8 	.word	0x200004a8

08002618 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800261c:	4802      	ldr	r0, [pc, #8]	@ (8002628 <ADC1_2_IRQHandler+0x10>)
 800261e:	f000 fb55 	bl	8002ccc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	200002a8 	.word	0x200002a8

0800262c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002630:	4802      	ldr	r0, [pc, #8]	@ (800263c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002632:	f004 fc37 	bl	8006ea4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	200003d4 	.word	0x200003d4

08002640 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */


  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002644:	4802      	ldr	r0, [pc, #8]	@ (8002650 <USART1_IRQHandler+0x10>)
 8002646:	f005 f8a3 	bl	8007790 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20000420 	.word	0x20000420

08002654 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  return 1;
 8002658:	2301      	movs	r3, #1
}
 800265a:	4618      	mov	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <_kill>:

int _kill(int pid, int sig)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800266e:	f007 fe61 	bl	800a334 <__errno>
 8002672:	4603      	mov	r3, r0
 8002674:	2216      	movs	r2, #22
 8002676:	601a      	str	r2, [r3, #0]
  return -1;
 8002678:	f04f 33ff 	mov.w	r3, #4294967295
}
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <_exit>:

void _exit (int status)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800268c:	f04f 31ff 	mov.w	r1, #4294967295
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f7ff ffe7 	bl	8002664 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002696:	bf00      	nop
 8002698:	e7fd      	b.n	8002696 <_exit+0x12>

0800269a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b086      	sub	sp, #24
 800269e:	af00      	add	r7, sp, #0
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	e00a      	b.n	80026c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026ac:	f3af 8000 	nop.w
 80026b0:	4601      	mov	r1, r0
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	1c5a      	adds	r2, r3, #1
 80026b6:	60ba      	str	r2, [r7, #8]
 80026b8:	b2ca      	uxtb	r2, r1
 80026ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	3301      	adds	r3, #1
 80026c0:	617b      	str	r3, [r7, #20]
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	dbf0      	blt.n	80026ac <_read+0x12>
  }

  return len;
 80026ca:	687b      	ldr	r3, [r7, #4]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]
 80026e4:	e009      	b.n	80026fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	1c5a      	adds	r2, r3, #1
 80026ea:	60ba      	str	r2, [r7, #8]
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	3301      	adds	r3, #1
 80026f8:	617b      	str	r3, [r7, #20]
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	429a      	cmp	r2, r3
 8002700:	dbf1      	blt.n	80026e6 <_write+0x12>
  }
  return len;
 8002702:	687b      	ldr	r3, [r7, #4]
}
 8002704:	4618      	mov	r0, r3
 8002706:	3718      	adds	r7, #24
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <_close>:

int _close(int file)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002714:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002718:	4618      	mov	r0, r3
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002734:	605a      	str	r2, [r3, #4]
  return 0;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <_isatty>:

int _isatty(int file)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800274c:	2301      	movs	r3, #1
}
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800275a:	b480      	push	{r7}
 800275c:	b085      	sub	sp, #20
 800275e:	af00      	add	r7, sp, #0
 8002760:	60f8      	str	r0, [r7, #12]
 8002762:	60b9      	str	r1, [r7, #8]
 8002764:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	3714      	adds	r7, #20
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800277c:	4a14      	ldr	r2, [pc, #80]	@ (80027d0 <_sbrk+0x5c>)
 800277e:	4b15      	ldr	r3, [pc, #84]	@ (80027d4 <_sbrk+0x60>)
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002788:	4b13      	ldr	r3, [pc, #76]	@ (80027d8 <_sbrk+0x64>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d102      	bne.n	8002796 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002790:	4b11      	ldr	r3, [pc, #68]	@ (80027d8 <_sbrk+0x64>)
 8002792:	4a12      	ldr	r2, [pc, #72]	@ (80027dc <_sbrk+0x68>)
 8002794:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002796:	4b10      	ldr	r3, [pc, #64]	@ (80027d8 <_sbrk+0x64>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4413      	add	r3, r2
 800279e:	693a      	ldr	r2, [r7, #16]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d207      	bcs.n	80027b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027a4:	f007 fdc6 	bl	800a334 <__errno>
 80027a8:	4603      	mov	r3, r0
 80027aa:	220c      	movs	r2, #12
 80027ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ae:	f04f 33ff 	mov.w	r3, #4294967295
 80027b2:	e009      	b.n	80027c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027b4:	4b08      	ldr	r3, [pc, #32]	@ (80027d8 <_sbrk+0x64>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027ba:	4b07      	ldr	r3, [pc, #28]	@ (80027d8 <_sbrk+0x64>)
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4413      	add	r3, r2
 80027c2:	4a05      	ldr	r2, [pc, #20]	@ (80027d8 <_sbrk+0x64>)
 80027c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027c6:	68fb      	ldr	r3, [r7, #12]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3718      	adds	r7, #24
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20003000 	.word	0x20003000
 80027d4:	00000400 	.word	0x00000400
 80027d8:	2000059c 	.word	0x2000059c
 80027dc:	200006f0 	.word	0x200006f0

080027e0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027e4:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <SystemInit+0x20>)
 80027e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027ea:	4a05      	ldr	r2, [pc, #20]	@ (8002800 <SystemInit+0x20>)
 80027ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027f4:	bf00      	nop
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	e000ed00 	.word	0xe000ed00

08002804 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002804:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800283c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002808:	f7ff ffea 	bl	80027e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800280c:	480c      	ldr	r0, [pc, #48]	@ (8002840 <LoopForever+0x6>)
  ldr r1, =_edata
 800280e:	490d      	ldr	r1, [pc, #52]	@ (8002844 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002810:	4a0d      	ldr	r2, [pc, #52]	@ (8002848 <LoopForever+0xe>)
  movs r3, #0
 8002812:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002814:	e002      	b.n	800281c <LoopCopyDataInit>

08002816 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002816:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002818:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800281a:	3304      	adds	r3, #4

0800281c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800281c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800281e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002820:	d3f9      	bcc.n	8002816 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002822:	4a0a      	ldr	r2, [pc, #40]	@ (800284c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002824:	4c0a      	ldr	r4, [pc, #40]	@ (8002850 <LoopForever+0x16>)
  movs r3, #0
 8002826:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002828:	e001      	b.n	800282e <LoopFillZerobss>

0800282a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800282a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800282c:	3204      	adds	r2, #4

0800282e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800282e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002830:	d3fb      	bcc.n	800282a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002832:	f007 fd85 	bl	800a340 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002836:	f7ff f8d9 	bl	80019ec <main>

0800283a <LoopForever>:

LoopForever:
    b LoopForever
 800283a:	e7fe      	b.n	800283a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800283c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002844:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 8002848:	0800d458 	.word	0x0800d458
  ldr r2, =_sbss
 800284c:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 8002850:	200006f0 	.word	0x200006f0

08002854 <CAN_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002854:	e7fe      	b.n	8002854 <CAN_RX0_IRQHandler>
	...

08002858 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800285c:	4b08      	ldr	r3, [pc, #32]	@ (8002880 <HAL_Init+0x28>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a07      	ldr	r2, [pc, #28]	@ (8002880 <HAL_Init+0x28>)
 8002862:	f043 0310 	orr.w	r3, r3, #16
 8002866:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002868:	2003      	movs	r0, #3
 800286a:	f001 faeb 	bl	8003e44 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800286e:	200f      	movs	r0, #15
 8002870:	f000 f808 	bl	8002884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002874:	f7ff fd06 	bl	8002284 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40022000 	.word	0x40022000

08002884 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800288c:	4b12      	ldr	r3, [pc, #72]	@ (80028d8 <HAL_InitTick+0x54>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	4b12      	ldr	r3, [pc, #72]	@ (80028dc <HAL_InitTick+0x58>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	4619      	mov	r1, r3
 8002896:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800289a:	fbb3 f3f1 	udiv	r3, r3, r1
 800289e:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a2:	4618      	mov	r0, r3
 80028a4:	f001 fb03 	bl	8003eae <HAL_SYSTICK_Config>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e00e      	b.n	80028d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2b0f      	cmp	r3, #15
 80028b6:	d80a      	bhi.n	80028ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028b8:	2200      	movs	r2, #0
 80028ba:	6879      	ldr	r1, [r7, #4]
 80028bc:	f04f 30ff 	mov.w	r0, #4294967295
 80028c0:	f001 facb 	bl	8003e5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028c4:	4a06      	ldr	r2, [pc, #24]	@ (80028e0 <HAL_InitTick+0x5c>)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	e000      	b.n	80028d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3708      	adds	r7, #8
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	20000038 	.word	0x20000038
 80028dc:	20000040 	.word	0x20000040
 80028e0:	2000003c 	.word	0x2000003c

080028e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028e8:	4b06      	ldr	r3, [pc, #24]	@ (8002904 <HAL_IncTick+0x20>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	461a      	mov	r2, r3
 80028ee:	4b06      	ldr	r3, [pc, #24]	@ (8002908 <HAL_IncTick+0x24>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4413      	add	r3, r2
 80028f4:	4a04      	ldr	r2, [pc, #16]	@ (8002908 <HAL_IncTick+0x24>)
 80028f6:	6013      	str	r3, [r2, #0]
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	20000040 	.word	0x20000040
 8002908:	200005a0 	.word	0x200005a0

0800290c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  return uwTick;  
 8002910:	4b03      	ldr	r3, [pc, #12]	@ (8002920 <HAL_GetTick+0x14>)
 8002912:	681b      	ldr	r3, [r3, #0]
}
 8002914:	4618      	mov	r0, r3
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	200005a0 	.word	0x200005a0

08002924 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800292c:	f7ff ffee 	bl	800290c <HAL_GetTick>
 8002930:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800293c:	d005      	beq.n	800294a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800293e:	4b0a      	ldr	r3, [pc, #40]	@ (8002968 <HAL_Delay+0x44>)
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	461a      	mov	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	4413      	add	r3, r2
 8002948:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800294a:	bf00      	nop
 800294c:	f7ff ffde 	bl	800290c <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	429a      	cmp	r2, r3
 800295a:	d8f7      	bhi.n	800294c <HAL_Delay+0x28>
  {
  }
}
 800295c:	bf00      	nop
 800295e:	bf00      	nop
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	20000040 	.word	0x20000040

0800296c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b09a      	sub	sp, #104	@ 0x68
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029b0:	2300      	movs	r3, #0
 80029b2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80029ba:	2300      	movs	r3, #0
 80029bc:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d101      	bne.n	80029c8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e172      	b.n	8002cae <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d176      	bne.n	8002ac8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d152      	bne.n	8002a88 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f7ff fc65 	bl	80022cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d13b      	bne.n	8002a88 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f001 f8e1 	bl	8003bd8 <ADC_Disable>
 8002a16:	4603      	mov	r3, r0
 8002a18:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a20:	f003 0310 	and.w	r3, r3, #16
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d12f      	bne.n	8002a88 <HAL_ADC_Init+0xe0>
 8002a28:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d12b      	bne.n	8002a88 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a34:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a38:	f023 0302 	bic.w	r3, r3, #2
 8002a3c:	f043 0202 	orr.w	r2, r3, #2
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a52:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002a62:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a64:	4b94      	ldr	r3, [pc, #592]	@ (8002cb8 <HAL_ADC_Init+0x310>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a94      	ldr	r2, [pc, #592]	@ (8002cbc <HAL_ADC_Init+0x314>)
 8002a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6e:	0c9a      	lsrs	r2, r3, #18
 8002a70:	4613      	mov	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4413      	add	r3, r2
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a7a:	e002      	b.n	8002a82 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1f9      	bne.n	8002a7c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d007      	beq.n	8002aa6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002aa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002aa4:	d110      	bne.n	8002ac8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	f023 0312 	bic.w	r3, r3, #18
 8002aae:	f043 0210 	orr.w	r2, r3, #16
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aba:	f043 0201 	orr.w	r2, r3, #1
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002acc:	f003 0310 	and.w	r3, r3, #16
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f040 80df 	bne.w	8002c94 <HAL_ADC_Init+0x2ec>
 8002ad6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f040 80da 	bne.w	8002c94 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f040 80d2 	bne.w	8002c94 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002af8:	f043 0202 	orr.w	r2, r3, #2
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b00:	4b6f      	ldr	r3, [pc, #444]	@ (8002cc0 <HAL_ADC_Init+0x318>)
 8002b02:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b0c:	d102      	bne.n	8002b14 <HAL_ADC_Init+0x16c>
 8002b0e:	4b6d      	ldr	r3, [pc, #436]	@ (8002cc4 <HAL_ADC_Init+0x31c>)
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	e002      	b.n	8002b1a <HAL_ADC_Init+0x172>
 8002b14:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b18:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 0303 	and.w	r3, r3, #3
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d108      	bne.n	8002b3a <HAL_ADC_Init+0x192>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d101      	bne.n	8002b3a <HAL_ADC_Init+0x192>
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <HAL_ADC_Init+0x194>
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d11c      	bne.n	8002b7a <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002b40:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d010      	beq.n	8002b68 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d107      	bne.n	8002b62 <HAL_ADC_Init+0x1ba>
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d101      	bne.n	8002b62 <HAL_ADC_Init+0x1ba>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <HAL_ADC_Init+0x1bc>
 8002b62:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d108      	bne.n	8002b7a <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002b68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	431a      	orrs	r2, r3
 8002b76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b78:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	7e5b      	ldrb	r3, [r3, #25]
 8002b7e:	035b      	lsls	r3, r3, #13
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002b84:	2a01      	cmp	r2, #1
 8002b86:	d002      	beq.n	8002b8e <HAL_ADC_Init+0x1e6>
 8002b88:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002b8c:	e000      	b.n	8002b90 <HAL_ADC_Init+0x1e8>
 8002b8e:	2200      	movs	r2, #0
 8002b90:	431a      	orrs	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	431a      	orrs	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d11b      	bne.n	8002be6 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	7e5b      	ldrb	r3, [r3, #25]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d109      	bne.n	8002bca <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	045a      	lsls	r2, r3, #17
 8002bbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8002bc8:	e00d      	b.n	8002be6 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bce:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002bd2:	f043 0220 	orr.w	r2, r3, #32
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bde:	f043 0201 	orr.w	r2, r3, #1
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d007      	beq.n	8002bfe <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 030c 	and.w	r3, r3, #12
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d114      	bne.n	8002c36 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6812      	ldr	r2, [r2, #0]
 8002c16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c1a:	f023 0302 	bic.w	r3, r3, #2
 8002c1e:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	7e1b      	ldrb	r3, [r3, #24]
 8002c24:	039a      	lsls	r2, r3, #14
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002c32:	4313      	orrs	r3, r2
 8002c34:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68da      	ldr	r2, [r3, #12]
 8002c3c:	4b22      	ldr	r3, [pc, #136]	@ (8002cc8 <HAL_ADC_Init+0x320>)
 8002c3e:	4013      	ands	r3, r2
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	6812      	ldr	r2, [r2, #0]
 8002c44:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002c46:	430b      	orrs	r3, r1
 8002c48:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d10c      	bne.n	8002c6c <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c58:	f023 010f 	bic.w	r1, r3, #15
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69db      	ldr	r3, [r3, #28]
 8002c60:	1e5a      	subs	r2, r3, #1
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c6a:	e007      	b.n	8002c7c <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 020f 	bic.w	r2, r2, #15
 8002c7a:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c86:	f023 0303 	bic.w	r3, r3, #3
 8002c8a:	f043 0201 	orr.w	r2, r3, #1
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c92:	e00a      	b.n	8002caa <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c98:	f023 0312 	bic.w	r3, r3, #18
 8002c9c:	f043 0210 	orr.w	r2, r3, #16
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002caa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3768      	adds	r7, #104	@ 0x68
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20000038 	.word	0x20000038
 8002cbc:	431bde83 	.word	0x431bde83
 8002cc0:	50000300 	.word	0x50000300
 8002cc4:	50000100 	.word	0x50000100
 8002cc8:	fff0c007 	.word	0xfff0c007

08002ccc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b088      	sub	sp, #32
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	f003 0304 	and.w	r3, r3, #4
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d004      	beq.n	8002d04 <HAL_ADC_IRQHandler+0x38>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d109      	bne.n	8002d18 <HAL_ADC_IRQHandler+0x4c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d076      	beq.n	8002dfc <HAL_ADC_IRQHandler+0x130>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f003 0308 	and.w	r3, r3, #8
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d071      	beq.n	8002dfc <HAL_ADC_IRQHandler+0x130>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1c:	f003 0310 	and.w	r3, r3, #16
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d105      	bne.n	8002d30 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d28:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002d30:	4b82      	ldr	r3, [pc, #520]	@ (8002f3c <HAL_ADC_IRQHandler+0x270>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 031f 	and.w	r3, r3, #31
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d010      	beq.n	8002d5e <HAL_ADC_IRQHandler+0x92>
 8002d3c:	4b7f      	ldr	r3, [pc, #508]	@ (8002f3c <HAL_ADC_IRQHandler+0x270>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f003 031f 	and.w	r3, r3, #31
 8002d44:	2b05      	cmp	r3, #5
 8002d46:	d00a      	beq.n	8002d5e <HAL_ADC_IRQHandler+0x92>
 8002d48:	4b7c      	ldr	r3, [pc, #496]	@ (8002f3c <HAL_ADC_IRQHandler+0x270>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f003 031f 	and.w	r3, r3, #31
 8002d50:	2b09      	cmp	r3, #9
 8002d52:	d004      	beq.n	8002d5e <HAL_ADC_IRQHandler+0x92>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d5c:	d104      	bne.n	8002d68 <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	61bb      	str	r3, [r7, #24]
 8002d66:	e003      	b.n	8002d70 <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002d68:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d137      	bne.n	8002dee <HAL_ADC_IRQHandler+0x122>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d132      	bne.n	8002dee <HAL_ADC_IRQHandler+0x122>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	f003 0308 	and.w	r3, r3, #8
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d02d      	beq.n	8002dee <HAL_ADC_IRQHandler+0x122>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d11a      	bne.n	8002dd6 <HAL_ADC_IRQHandler+0x10a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f022 020c 	bic.w	r2, r2, #12
 8002dae:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d112      	bne.n	8002dee <HAL_ADC_IRQHandler+0x122>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dcc:	f043 0201 	orr.w	r2, r3, #1
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	641a      	str	r2, [r3, #64]	@ 0x40
 8002dd4:	e00b      	b.n	8002dee <HAL_ADC_IRQHandler+0x122>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dda:	f043 0210 	orr.w	r2, r3, #16
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de6:	f043 0201 	orr.w	r2, r3, #1
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff fdbc 	bl	800296c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	220c      	movs	r2, #12
 8002dfa:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	f003 0320 	and.w	r3, r3, #32
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d004      	beq.n	8002e10 <HAL_ADC_IRQHandler+0x144>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f003 0320 	and.w	r3, r3, #32
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10b      	bne.n	8002e28 <HAL_ADC_IRQHandler+0x15c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f000 80a5 	beq.w	8002f66 <HAL_ADC_IRQHandler+0x29a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f000 809f 	beq.w	8002f66 <HAL_ADC_IRQHandler+0x29a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	641a      	str	r2, [r3, #64]	@ 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002e34:	4b41      	ldr	r3, [pc, #260]	@ (8002f3c <HAL_ADC_IRQHandler+0x270>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 031f 	and.w	r3, r3, #31
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d010      	beq.n	8002e62 <HAL_ADC_IRQHandler+0x196>
 8002e40:	4b3e      	ldr	r3, [pc, #248]	@ (8002f3c <HAL_ADC_IRQHandler+0x270>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f003 031f 	and.w	r3, r3, #31
 8002e48:	2b05      	cmp	r3, #5
 8002e4a:	d00a      	beq.n	8002e62 <HAL_ADC_IRQHandler+0x196>
 8002e4c:	4b3b      	ldr	r3, [pc, #236]	@ (8002f3c <HAL_ADC_IRQHandler+0x270>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 031f 	and.w	r3, r3, #31
 8002e54:	2b09      	cmp	r3, #9
 8002e56:	d004      	beq.n	8002e62 <HAL_ADC_IRQHandler+0x196>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e60:	d104      	bne.n	8002e6c <HAL_ADC_IRQHandler+0x1a0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	61bb      	str	r3, [r7, #24]
 8002e6a:	e003      	b.n	8002e74 <HAL_ADC_IRQHandler+0x1a8>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002e6c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e7a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d16a      	bne.n	8002f58 <HAL_ADC_IRQHandler+0x28c>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002e82:	69bb      	ldr	r3, [r7, #24]
 8002e84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00b      	beq.n	8002ea4 <HAL_ADC_IRQHandler+0x1d8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d15e      	bne.n	8002f58 <HAL_ADC_IRQHandler+0x28c>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d159      	bne.n	8002f58 <HAL_ADC_IRQHandler+0x28c>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d054      	beq.n	8002f58 <HAL_ADC_IRQHandler+0x28c>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002eae:	4b23      	ldr	r3, [pc, #140]	@ (8002f3c <HAL_ADC_IRQHandler+0x270>)
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f003 031f 	and.w	r3, r3, #31
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d010      	beq.n	8002edc <HAL_ADC_IRQHandler+0x210>
 8002eba:	4b20      	ldr	r3, [pc, #128]	@ (8002f3c <HAL_ADC_IRQHandler+0x270>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 031f 	and.w	r3, r3, #31
 8002ec2:	2b06      	cmp	r3, #6
 8002ec4:	d00a      	beq.n	8002edc <HAL_ADC_IRQHandler+0x210>
 8002ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f3c <HAL_ADC_IRQHandler+0x270>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 031f 	and.w	r3, r3, #31
 8002ece:	2b07      	cmp	r3, #7
 8002ed0:	d004      	beq.n	8002edc <HAL_ADC_IRQHandler+0x210>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002eda:	d104      	bne.n	8002ee6 <HAL_ADC_IRQHandler+0x21a>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	617b      	str	r3, [r7, #20]
 8002ee4:	e003      	b.n	8002eee <HAL_ADC_IRQHandler+0x222>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002ee6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d12f      	bne.n	8002f58 <HAL_ADC_IRQHandler+0x28c>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	f003 0308 	and.w	r3, r3, #8
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d11c      	bne.n	8002f40 <HAL_ADC_IRQHandler+0x274>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685a      	ldr	r2, [r3, #4]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f14:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d114      	bne.n	8002f58 <HAL_ADC_IRQHandler+0x28c>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f32:	f043 0201 	orr.w	r2, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	641a      	str	r2, [r3, #64]	@ 0x40
 8002f3a:	e00d      	b.n	8002f58 <HAL_ADC_IRQHandler+0x28c>
 8002f3c:	50000300 	.word	0x50000300
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f44:	f043 0210 	orr.w	r2, r3, #16
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f50:	f043 0201 	orr.w	r2, r3, #1
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7fe fc81 	bl	8001860 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2260      	movs	r2, #96	@ 0x60
 8002f64:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d011      	beq.n	8002f94 <HAL_ADC_IRQHandler+0x2c8>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00c      	beq.n	8002f94 <HAL_ADC_IRQHandler+0x2c8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7ff fcfa 	bl	8002980 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2280      	movs	r2, #128	@ 0x80
 8002f92:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d012      	beq.n	8002fc4 <HAL_ADC_IRQHandler+0x2f8>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00d      	beq.n	8002fc4 <HAL_ADC_IRQHandler+0x2f8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fac:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f000 f9b7 	bl	8003328 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fc2:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d012      	beq.n	8002ff4 <HAL_ADC_IRQHandler+0x328>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00d      	beq.n	8002ff4 <HAL_ADC_IRQHandler+0x328>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fdc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 f9a9 	bl	800333c <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ff2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	f003 0310 	and.w	r3, r3, #16
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d03b      	beq.n	8003076 <HAL_ADC_IRQHandler+0x3aa>
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f003 0310 	and.w	r3, r3, #16
 8003004:	2b00      	cmp	r3, #0
 8003006:	d036      	beq.n	8003076 <HAL_ADC_IRQHandler+0x3aa>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800300c:	2b01      	cmp	r3, #1
 800300e:	d102      	bne.n	8003016 <HAL_ADC_IRQHandler+0x34a>
    {
      overrun_error = 1U;
 8003010:	2301      	movs	r3, #1
 8003012:	61fb      	str	r3, [r7, #28]
 8003014:	e019      	b.n	800304a <HAL_ADC_IRQHandler+0x37e>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003016:	4b29      	ldr	r3, [pc, #164]	@ (80030bc <HAL_ADC_IRQHandler+0x3f0>)
 8003018:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f003 031f 	and.w	r3, r3, #31
 8003022:	2b00      	cmp	r3, #0
 8003024:	d109      	bne.n	800303a <HAL_ADC_IRQHandler+0x36e>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b01      	cmp	r3, #1
 8003032:	d10a      	bne.n	800304a <HAL_ADC_IRQHandler+0x37e>
        {
          overrun_error = 1U;  
 8003034:	2301      	movs	r3, #1
 8003036:	61fb      	str	r3, [r7, #28]
 8003038:	e007      	b.n	800304a <HAL_ADC_IRQHandler+0x37e>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_ADC_IRQHandler+0x37e>
        {
          overrun_error = 1U;  
 8003046:	2301      	movs	r3, #1
 8003048:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d10e      	bne.n	800306e <HAL_ADC_IRQHandler+0x3a2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003054:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003060:	f043 0202 	orr.w	r2, r3, #2
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f7ff fc93 	bl	8002994 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2210      	movs	r2, #16
 8003074:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800307c:	2b00      	cmp	r3, #0
 800307e:	d018      	beq.n	80030b2 <HAL_ADC_IRQHandler+0x3e6>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003086:	2b00      	cmp	r3, #0
 8003088:	d013      	beq.n	80030b2 <HAL_ADC_IRQHandler+0x3e6>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800309a:	f043 0208 	orr.w	r2, r3, #8
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030aa:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 f931 	bl	8003314 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 80030b2:	bf00      	nop
 80030b4:	3720      	adds	r7, #32
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	50000300 	.word	0x50000300

080030c0 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030ca:	2300      	movs	r3, #0
 80030cc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d101      	bne.n	80030dc <HAL_ADCEx_Calibration_Start+0x1c>
 80030d8:	2302      	movs	r3, #2
 80030da:	e05f      	b.n	800319c <HAL_ADCEx_Calibration_Start+0xdc>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f000 fd77 	bl	8003bd8 <ADC_Disable>
 80030ea:	4603      	mov	r3, r0
 80030ec:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80030ee:	7bfb      	ldrb	r3, [r7, #15]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d14e      	bne.n	8003192 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8003108:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	2b01      	cmp	r3, #1
 800310e:	d107      	bne.n	8003120 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689a      	ldr	r2, [r3, #8]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800311e:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689a      	ldr	r2, [r3, #8]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800312e:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8003130:	f7ff fbec 	bl	800290c <HAL_GetTick>
 8003134:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003136:	e01c      	b.n	8003172 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003138:	f7ff fbe8 	bl	800290c <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b0a      	cmp	r3, #10
 8003144:	d915      	bls.n	8003172 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003150:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003154:	d10d      	bne.n	8003172 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315a:	f023 0312 	bic.w	r3, r3, #18
 800315e:	f043 0210 	orr.w	r2, r3, #16
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e014      	b.n	800319c <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800317c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003180:	d0da      	beq.n	8003138 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003186:	f023 0303 	bic.w	r3, r3, #3
 800318a:	f043 0201 	orr.w	r2, r3, #1
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800319a:	7bfb      	ldrb	r3, [r7, #15]
}
 800319c:	4618      	mov	r0, r3
 800319e:	3710      	adds	r7, #16
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031ac:	2300      	movs	r3, #0
 80031ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f040 80a0 	bne.w	8003300 <HAL_ADCEx_InjectedStart_IT+0x15c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_ADCEx_InjectedStart_IT+0x2a>
 80031ca:	2302      	movs	r3, #2
 80031cc:	e09b      	b.n	8003306 <HAL_ADCEx_InjectedStart_IT+0x162>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 fc9a 	bl	8003b10 <ADC_Enable>
 80031dc:	4603      	mov	r3, r0
 80031de:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
      /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f040 8087 	bne.w	80032f6 <HAL_ADCEx_InjectedStart_IT+0x152>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80031f0:	f023 0301 	bic.w	r3, r3, #1
 80031f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                        HAL_ADC_STATE_INJ_BUSY);
      
      /* Case of independent mode or multimode(for devices with several ADCs):*/
      /* Set multimode state.                                                 */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80031fc:	4b44      	ldr	r3, [pc, #272]	@ (8003310 <HAL_ADCEx_InjectedStart_IT+0x16c>)
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f003 031f 	and.w	r3, r3, #31
 8003204:	2b00      	cmp	r3, #0
 8003206:	d004      	beq.n	8003212 <HAL_ADCEx_InjectedStart_IT+0x6e>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003210:	d106      	bne.n	8003220 <HAL_ADCEx_InjectedStart_IT+0x7c>
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003216:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	641a      	str	r2, [r3, #64]	@ 0x40
 800321e:	e005      	b.n	800322c <HAL_ADCEx_InjectedStart_IT+0x88>
      }
      else
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003224:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Check if a regular conversion is ongoing */
      /* Note: On this device, there is no ADC error code fields related to   */
      /*       conversions on group injected only. In case of conversion on   */
      /*       going on group regular, no error code is reset.                */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003234:	2b00      	cmp	r3, #0
 8003236:	d102      	bne.n	800323e <HAL_ADCEx_InjectedStart_IT+0x9a>
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2260      	movs	r2, #96	@ 0x60
 800324c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC Injected context queue overflow interrupt if this feature */
      /* is enabled.                                                          */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d007      	beq.n	800326c <HAL_ADCEx_InjectedStart_IT+0xc8>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	685a      	ldr	r2, [r3, #4]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800326a:	605a      	str	r2, [r3, #4]
      }
      
      /* Enable ADC end of conversion interrupt */
      switch(hadc->Init.EOCSelection)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	695b      	ldr	r3, [r3, #20]
 8003270:	2b08      	cmp	r3, #8
 8003272:	d110      	bne.n	8003296 <HAL_ADCEx_InjectedStart_IT+0xf2>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0220 	bic.w	r2, r2, #32
 8003282:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	685a      	ldr	r2, [r3, #4]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003292:	605a      	str	r2, [r3, #4]
          break;
 8003294:	e008      	b.n	80032a8 <HAL_ADCEx_InjectedStart_IT+0x104>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80032a4:	605a      	str	r2, [r3, #4]
          break;
 80032a6:	bf00      	nop
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d126      	bne.n	8003304 <HAL_ADCEx_InjectedStart_IT+0x160>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 80032b6:	4b16      	ldr	r3, [pc, #88]	@ (8003310 <HAL_ADCEx_InjectedStart_IT+0x16c>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f003 031f 	and.w	r3, r3, #31
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d010      	beq.n	80032e4 <HAL_ADCEx_InjectedStart_IT+0x140>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 80032c2:	4b13      	ldr	r3, [pc, #76]	@ (8003310 <HAL_ADCEx_InjectedStart_IT+0x16c>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 031f 	and.w	r3, r3, #31
 80032ca:	2b06      	cmp	r3, #6
 80032cc:	d00a      	beq.n	80032e4 <HAL_ADCEx_InjectedStart_IT+0x140>
 80032ce:	4b10      	ldr	r3, [pc, #64]	@ (8003310 <HAL_ADCEx_InjectedStart_IT+0x16c>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f003 031f 	and.w	r3, r3, #31
 80032d6:	2b07      	cmp	r3, #7
 80032d8:	d004      	beq.n	80032e4 <HAL_ADCEx_InjectedStart_IT+0x140>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032e2:	d10f      	bne.n	8003304 <HAL_ADCEx_InjectedStart_IT+0x160>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	689a      	ldr	r2, [r3, #8]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 0208 	orr.w	r2, r2, #8
 80032f2:	609a      	str	r2, [r3, #8]
 80032f4:	e006      	b.n	8003304 <HAL_ADCEx_InjectedStart_IT+0x160>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80032fe:	e001      	b.n	8003304 <HAL_ADCEx_InjectedStart_IT+0x160>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003300:	2302      	movs	r3, #2
 8003302:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003304:	7bfb      	ldrb	r3, [r7, #15]
}
 8003306:	4618      	mov	r0, r3
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	50000300 	.word	0x50000300

08003314 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 800331c:	bf00      	nop
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8003350:	b480      	push	{r7}
 8003352:	b09d      	sub	sp, #116	@ 0x74
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800335a:	2300      	movs	r3, #0
 800335c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003360:	2300      	movs	r3, #0
 8003362:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8003364:	2300      	movs	r3, #0
 8003366:	66bb      	str	r3, [r7, #104]	@ 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800336e:	2b01      	cmp	r3, #1
 8003370:	d101      	bne.n	8003376 <HAL_ADCEx_InjectedConfigChannel+0x26>
 8003372:	2302      	movs	r3, #2
 8003374:	e2fb      	b.n	800396e <HAL_ADCEx_InjectedConfigChannel+0x61e>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	691b      	ldr	r3, [r3, #16]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800338a:	2b01      	cmp	r3, #1
 800338c:	d132      	bne.n	80033f4 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d124      	bne.n	80033e0 <HAL_ADCEx_InjectedConfigChannel+0x90>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d00c      	beq.n	80033b8 <HAL_ADCEx_InjectedConfigChannel+0x68>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	021a      	lsls	r2, r3, #8
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	6a1b      	ldr	r3, [r3, #32]
 80033a8:	431a      	orrs	r2, r3
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ae:	4313      	orrs	r3, r2
 80033b0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80033b2:	4313      	orrs	r3, r2
 80033b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033b6:	e005      	b.n	80033c4 <HAL_ADCEx_InjectedConfigChannel+0x74>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	021b      	lsls	r3, r3, #8
 80033be:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80033c0:	4313      	orrs	r3, r2
 80033c2:	66bb      	str	r3, [r7, #104]	@ 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80033ca:	4b9c      	ldr	r3, [pc, #624]	@ (800363c <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	6812      	ldr	r2, [r2, #0]
 80033d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80033d4:	430b      	orrs	r3, r1
 80033d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80033dc:	649a      	str	r2, [r3, #72]	@ 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80033de:	e060      	b.n	80034a2 <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e4:	f043 0220 	orr.w	r2, r3, #32
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	641a      	str	r2, [r3, #64]	@ 0x40
      
      tmp_hal_status = HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80033f2:	e056      	b.n	80034a2 <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d121      	bne.n	8003440 <HAL_ADCEx_InjectedConfigChannel+0xf0>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	699a      	ldr	r2, [r3, #24]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	649a      	str	r2, [r3, #72]	@ 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d00e      	beq.n	8003430 <HAL_ADCEx_InjectedConfigChannel+0xe0>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	1e59      	subs	r1, r3, #1
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	4319      	orrs	r1, r3
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003426:	430b      	orrs	r3, r1
 8003428:	431a      	orrs	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	649a      	str	r2, [r3, #72]	@ 0x48
 800342e:	e007      	b.n	8003440 <HAL_ADCEx_InjectedConfigChannel+0xf0>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	3b01      	subs	r3, #1
 800343a:	431a      	orrs	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	649a      	str	r2, [r3, #72]	@ 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685a      	ldr	r2, [r3, #4]
 8003448:	4613      	mov	r3, r2
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	4413      	add	r3, r2
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	3302      	adds	r3, #2
 8003452:	221f      	movs	r2, #31
 8003454:	fa02 f303 	lsl.w	r3, r2, r3
 8003458:	43db      	mvns	r3, r3
 800345a:	4019      	ands	r1, r3
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	6818      	ldr	r0, [r3, #0]
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685a      	ldr	r2, [r3, #4]
 8003464:	4613      	mov	r3, r2
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	4413      	add	r3, r2
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	3302      	adds	r3, #2
 800346e:	fa00 f303 	lsl.w	r3, r0, r3
 8003472:	ea41 0203 	orr.w	r2, r1, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	649a      	str	r2, [r3, #72]	@ 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800347e:	1e5a      	subs	r2, r3, #1
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	64da      	str	r2, [r3, #76]	@ 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003488:	2b00      	cmp	r3, #0
 800348a:	d10a      	bne.n	80034a2 <HAL_ADCEx_InjectedConfigChannel+0x152>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003492:	4b6a      	ldr	r3, [pc, #424]	@ (800363c <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8003494:	4013      	ands	r3, r2
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6812      	ldr	r2, [r2, #0]
 800349e:	430b      	orrs	r3, r1
 80034a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f003 0308 	and.w	r3, r3, #8
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d12d      	bne.n	800350c <HAL_ADCEx_InjectedConfigChannel+0x1bc>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	7f5b      	ldrb	r3, [r3, #29]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d110      	bne.n	80034da <HAL_ADCEx_InjectedConfigChannel+0x18a>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	7f9b      	ldrb	r3, [r3, #30]
 80034c6:	055a      	lsls	r2, r3, #21
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	7f1b      	ldrb	r3, [r3, #28]
 80034cc:	051b      	lsls	r3, r3, #20
 80034ce:	431a      	orrs	r2, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	430a      	orrs	r2, r1
 80034d6:	60da      	str	r2, [r3, #12]
 80034d8:	e018      	b.n	800350c <HAL_ADCEx_InjectedConfigChannel+0x1bc>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	7f9b      	ldrb	r3, [r3, #30]
 80034e8:	055a      	lsls	r2, r3, #21
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	7f1b      	ldrb	r3, [r3, #28]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d108      	bne.n	800350c <HAL_ADCEx_InjectedConfigChannel+0x1bc>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fe:	f043 0220 	orr.w	r2, r3, #32
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 030c 	and.w	r3, r3, #12
 8003516:	2b00      	cmp	r3, #0
 8003518:	f040 8110 	bne.w	800373c <HAL_ADCEx_InjectedConfigChannel+0x3ec>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d10c      	bne.n	800353e <HAL_ADCEx_InjectedConfigChannel+0x1ee>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	f023 7100 	bic.w	r1, r3, #33554432	@ 0x2000000
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	7f5b      	ldrb	r3, [r3, #29]
 8003532:	065a      	lsls	r2, r3, #25
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	60da      	str	r2, [r3, #12]
 800353c:	e014      	b.n	8003568 <HAL_ADCEx_InjectedConfigChannel+0x218>
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68da      	ldr	r2, [r3, #12]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800354c:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	7f5b      	ldrb	r3, [r3, #29]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d108      	bne.n	8003568 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355a:	f043 0220 	orr.w	r2, r3, #32
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2b09      	cmp	r3, #9
 800356e:	d91c      	bls.n	80035aa <HAL_ADCEx_InjectedConfigChannel+0x25a>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6999      	ldr	r1, [r3, #24]
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	4613      	mov	r3, r2
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	4413      	add	r3, r2
 8003580:	3b1e      	subs	r3, #30
 8003582:	2207      	movs	r2, #7
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	43db      	mvns	r3, r3
 800358a:	4019      	ands	r1, r3
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	6898      	ldr	r0, [r3, #8]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	4613      	mov	r3, r2
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	4413      	add	r3, r2
 800359a:	3b1e      	subs	r3, #30
 800359c:	fa00 f203 	lsl.w	r2, r0, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	619a      	str	r2, [r3, #24]
 80035a8:	e019      	b.n	80035de <HAL_ADCEx_InjectedConfigChannel+0x28e>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6959      	ldr	r1, [r3, #20]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	4613      	mov	r3, r2
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	4413      	add	r3, r2
 80035ba:	2207      	movs	r2, #7
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	43db      	mvns	r3, r3
 80035c2:	4019      	ands	r1, r3
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	6898      	ldr	r0, [r3, #8]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	4613      	mov	r3, r2
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	4413      	add	r3, r2
 80035d2:	fa00 f203 	lsl.w	r2, r0, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	695a      	ldr	r2, [r3, #20]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	08db      	lsrs	r3, r3, #3
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	667b      	str	r3, [r7, #100]	@ 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	2b03      	cmp	r3, #3
 80035fe:	d854      	bhi.n	80036aa <HAL_ADCEx_InjectedConfigChannel+0x35a>
 8003600:	a201      	add	r2, pc, #4	@ (adr r2, 8003608 <HAL_ADCEx_InjectedConfigChannel+0x2b8>)
 8003602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003606:	bf00      	nop
 8003608:	08003619 	.word	0x08003619
 800360c:	08003645 	.word	0x08003645
 8003610:	08003667 	.word	0x08003667
 8003614:	08003689 	.word	0x08003689
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800361e:	4b08      	ldr	r3, [pc, #32]	@ (8003640 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8003620:	4013      	ands	r3, r2
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	6812      	ldr	r2, [r2, #0]
 8003626:	0691      	lsls	r1, r2, #26
 8003628:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800362a:	430a      	orrs	r2, r1
 800362c:	431a      	orrs	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003636:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003638:	e080      	b.n	800373c <HAL_ADCEx_InjectedConfigChannel+0x3ec>
 800363a:	bf00      	nop
 800363c:	82082000 	.word	0x82082000
 8003640:	83fff000 	.word	0x83fff000
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800364a:	4b93      	ldr	r3, [pc, #588]	@ (8003898 <HAL_ADCEx_InjectedConfigChannel+0x548>)
 800364c:	4013      	ands	r3, r2
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	6812      	ldr	r2, [r2, #0]
 8003652:	0691      	lsls	r1, r2, #26
 8003654:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003656:	430a      	orrs	r2, r1
 8003658:	431a      	orrs	r2, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003662:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003664:	e06a      	b.n	800373c <HAL_ADCEx_InjectedConfigChannel+0x3ec>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800366c:	4b8a      	ldr	r3, [pc, #552]	@ (8003898 <HAL_ADCEx_InjectedConfigChannel+0x548>)
 800366e:	4013      	ands	r3, r2
 8003670:	683a      	ldr	r2, [r7, #0]
 8003672:	6812      	ldr	r2, [r2, #0]
 8003674:	0691      	lsls	r1, r2, #26
 8003676:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003678:	430a      	orrs	r2, r1
 800367a:	431a      	orrs	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003684:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003686:	e059      	b.n	800373c <HAL_ADCEx_InjectedConfigChannel+0x3ec>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800368e:	4b82      	ldr	r3, [pc, #520]	@ (8003898 <HAL_ADCEx_InjectedConfigChannel+0x548>)
 8003690:	4013      	ands	r3, r2
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	6812      	ldr	r2, [r2, #0]
 8003696:	0691      	lsls	r1, r2, #26
 8003698:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800369a:	430a      	orrs	r2, r1
 800369c:	431a      	orrs	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80036a6:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 80036a8:	e048      	b.n	800373c <HAL_ADCEx_InjectedConfigChannel+0x3ec>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	069b      	lsls	r3, r3, #26
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d107      	bne.n	80036ce <HAL_ADCEx_InjectedConfigChannel+0x37e>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80036cc:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036d4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	069b      	lsls	r3, r3, #26
 80036de:	429a      	cmp	r2, r3
 80036e0:	d107      	bne.n	80036f2 <HAL_ADCEx_InjectedConfigChannel+0x3a2>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80036f0:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036f8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	069b      	lsls	r3, r3, #26
 8003702:	429a      	cmp	r2, r3
 8003704:	d107      	bne.n	8003716 <HAL_ADCEx_InjectedConfigChannel+0x3c6>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003714:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800371c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	069b      	lsls	r3, r3, #26
 8003726:	429a      	cmp	r2, r3
 8003728:	d107      	bne.n	800373a <HAL_ADCEx_InjectedConfigChannel+0x3ea>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003738:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 800373a:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f003 0303 	and.w	r3, r3, #3
 8003746:	2b01      	cmp	r3, #1
 8003748:	d108      	bne.n	800375c <HAL_ADCEx_InjectedConfigChannel+0x40c>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	2b01      	cmp	r3, #1
 8003756:	d101      	bne.n	800375c <HAL_ADCEx_InjectedConfigChannel+0x40c>
 8003758:	2301      	movs	r3, #1
 800375a:	e000      	b.n	800375e <HAL_ADCEx_InjectedConfigChannel+0x40e>
 800375c:	2300      	movs	r3, #0
 800375e:	2b00      	cmp	r3, #0
 8003760:	f040 80ff 	bne.w	8003962 <HAL_ADCEx_InjectedConfigChannel+0x612>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d00f      	beq.n	800378c <HAL_ADCEx_InjectedConfigChannel+0x43c>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2201      	movs	r2, #1
 800377a:	fa02 f303 	lsl.w	r3, r2, r3
 800377e:	43da      	mvns	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	400a      	ands	r2, r1
 8003786:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 800378a:	e049      	b.n	8003820 <HAL_ADCEx_InjectedConfigChannel+0x4d0>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2201      	movs	r2, #1
 800379a:	409a      	lsls	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2b09      	cmp	r3, #9
 80037ac:	d91c      	bls.n	80037e8 <HAL_ADCEx_InjectedConfigChannel+0x498>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6999      	ldr	r1, [r3, #24]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	4613      	mov	r3, r2
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	4413      	add	r3, r2
 80037be:	3b1b      	subs	r3, #27
 80037c0:	2207      	movs	r2, #7
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	43db      	mvns	r3, r3
 80037c8:	4019      	ands	r1, r3
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	6898      	ldr	r0, [r3, #8]
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	4613      	mov	r3, r2
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	4413      	add	r3, r2
 80037d8:	3b1b      	subs	r3, #27
 80037da:	fa00 f203 	lsl.w	r2, r0, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	619a      	str	r2, [r3, #24]
 80037e6:	e01b      	b.n	8003820 <HAL_ADCEx_InjectedConfigChannel+0x4d0>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6959      	ldr	r1, [r3, #20]
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	1c5a      	adds	r2, r3, #1
 80037f4:	4613      	mov	r3, r2
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	4413      	add	r3, r2
 80037fa:	2207      	movs	r2, #7
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	43db      	mvns	r3, r3
 8003802:	4019      	ands	r1, r3
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	6898      	ldr	r0, [r3, #8]
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	1c5a      	adds	r2, r3, #1
 800380e:	4613      	mov	r3, r2
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	4413      	add	r3, r2
 8003814:	fa00 f203 	lsl.w	r2, r0, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	430a      	orrs	r2, r1
 800381e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003820:	4b1e      	ldr	r3, [pc, #120]	@ (800389c <HAL_ADCEx_InjectedConfigChannel+0x54c>)
 8003822:	663b      	str	r3, [r7, #96]	@ 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2b10      	cmp	r3, #16
 800382a:	d105      	bne.n	8003838 <HAL_ADCEx_InjectedConfigChannel+0x4e8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800382c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003834:	2b00      	cmp	r3, #0
 8003836:	d014      	beq.n	8003862 <HAL_ADCEx_InjectedConfigChannel+0x512>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800383c:	2b11      	cmp	r3, #17
 800383e:	d105      	bne.n	800384c <HAL_ADCEx_InjectedConfigChannel+0x4fc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003840:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00a      	beq.n	8003862 <HAL_ADCEx_InjectedConfigChannel+0x512>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003850:	2b12      	cmp	r3, #18
 8003852:	f040 8086 	bne.w	8003962 <HAL_ADCEx_InjectedConfigChannel+0x612>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003856:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 800385e:	2b00      	cmp	r3, #0
 8003860:	d17f      	bne.n	8003962 <HAL_ADCEx_InjectedConfigChannel+0x612>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800386a:	d102      	bne.n	8003872 <HAL_ADCEx_InjectedConfigChannel+0x522>
 800386c:	4b0c      	ldr	r3, [pc, #48]	@ (80038a0 <HAL_ADCEx_InjectedConfigChannel+0x550>)
 800386e:	613b      	str	r3, [r7, #16]
 8003870:	e002      	b.n	8003878 <HAL_ADCEx_InjectedConfigChannel+0x528>
 8003872:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003876:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f003 0303 	and.w	r3, r3, #3
 8003882:	2b01      	cmp	r3, #1
 8003884:	d10e      	bne.n	80038a4 <HAL_ADCEx_InjectedConfigChannel+0x554>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	2b01      	cmp	r3, #1
 8003892:	d107      	bne.n	80038a4 <HAL_ADCEx_InjectedConfigChannel+0x554>
 8003894:	2301      	movs	r3, #1
 8003896:	e006      	b.n	80038a6 <HAL_ADCEx_InjectedConfigChannel+0x556>
 8003898:	83fff000 	.word	0x83fff000
 800389c:	50000300 	.word	0x50000300
 80038a0:	50000100 	.word	0x50000100
 80038a4:	2300      	movs	r3, #0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d150      	bne.n	800394c <HAL_ADCEx_InjectedConfigChannel+0x5fc>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80038aa:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d010      	beq.n	80038d2 <HAL_ADCEx_InjectedConfigChannel+0x582>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f003 0303 	and.w	r3, r3, #3
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d107      	bne.n	80038cc <HAL_ADCEx_InjectedConfigChannel+0x57c>
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d101      	bne.n	80038cc <HAL_ADCEx_InjectedConfigChannel+0x57c>
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <HAL_ADCEx_InjectedConfigChannel+0x57e>
 80038cc:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d13c      	bne.n	800394c <HAL_ADCEx_InjectedConfigChannel+0x5fc>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2b10      	cmp	r3, #16
 80038d8:	d11d      	bne.n	8003916 <HAL_ADCEx_InjectedConfigChannel+0x5c6>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038e2:	d118      	bne.n	8003916 <HAL_ADCEx_InjectedConfigChannel+0x5c6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80038e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80038ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038ee:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80038f0:	4b22      	ldr	r3, [pc, #136]	@ (800397c <HAL_ADCEx_InjectedConfigChannel+0x62c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a22      	ldr	r2, [pc, #136]	@ (8003980 <HAL_ADCEx_InjectedConfigChannel+0x630>)
 80038f6:	fba2 2303 	umull	r2, r3, r2, r3
 80038fa:	0c9a      	lsrs	r2, r3, #18
 80038fc:	4613      	mov	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	4413      	add	r3, r2
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8003906:	e002      	b.n	800390e <HAL_ADCEx_InjectedConfigChannel+0x5be>
          {
            wait_loop_index--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	3b01      	subs	r3, #1
 800390c:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1f9      	bne.n	8003908 <HAL_ADCEx_InjectedConfigChannel+0x5b8>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003914:	e024      	b.n	8003960 <HAL_ADCEx_InjectedConfigChannel+0x610>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2b11      	cmp	r3, #17
 800391c:	d10b      	bne.n	8003936 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003926:	d106      	bne.n	8003936 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003928:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8003930:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003932:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003934:	e014      	b.n	8003960 <HAL_ADCEx_InjectedConfigChannel+0x610>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2b12      	cmp	r3, #18
 800393c:	d110      	bne.n	8003960 <HAL_ADCEx_InjectedConfigChannel+0x610>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800393e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003946:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003948:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800394a:	e009      	b.n	8003960 <HAL_ADCEx_InjectedConfigChannel+0x610>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003950:	f043 0220 	orr.w	r2, r3, #32
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800395e:	e000      	b.n	8003962 <HAL_ADCEx_InjectedConfigChannel+0x612>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003960:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800396a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800396e:	4618      	mov	r0, r3
 8003970:	3774      	adds	r7, #116	@ 0x74
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	20000038 	.word	0x20000038
 8003980:	431bde83 	.word	0x431bde83

08003984 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003984:	b480      	push	{r7}
 8003986:	b099      	sub	sp, #100	@ 0x64
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800399c:	d102      	bne.n	80039a4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800399e:	4b5a      	ldr	r3, [pc, #360]	@ (8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 80039a0:	60bb      	str	r3, [r7, #8]
 80039a2:	e002      	b.n	80039aa <HAL_ADCEx_MultiModeConfigChannel+0x26>
 80039a4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80039a8:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d101      	bne.n	80039b4 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e0a2      	b.n	8003afa <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d101      	bne.n	80039c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80039be:	2302      	movs	r3, #2
 80039c0:	e09b      	b.n	8003afa <HAL_ADCEx_MultiModeConfigChannel+0x176>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f003 0304 	and.w	r3, r3, #4
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d17f      	bne.n	8003ad8 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f003 0304 	and.w	r3, r3, #4
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d179      	bne.n	8003ad8 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039e4:	4b49      	ldr	r3, [pc, #292]	@ (8003b0c <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 80039e6:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d040      	beq.n	8003a72 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80039f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	6859      	ldr	r1, [r3, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003a02:	035b      	lsls	r3, r3, #13
 8003a04:	430b      	orrs	r3, r1
 8003a06:	431a      	orrs	r2, r3
 8003a08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a0a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d108      	bne.n	8003a2c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d101      	bne.n	8003a2c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e000      	b.n	8003a2e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d15c      	bne.n	8003aec <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 0303 	and.w	r3, r3, #3
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d107      	bne.n	8003a4e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d101      	bne.n	8003a4e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e000      	b.n	8003a50 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8003a4e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d14b      	bne.n	8003aec <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003a54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a5c:	f023 030f 	bic.w	r3, r3, #15
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	6811      	ldr	r1, [r2, #0]
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	6892      	ldr	r2, [r2, #8]
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	431a      	orrs	r2, r3
 8003a6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a6e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a70:	e03c      	b.n	8003aec <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a7c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f003 0303 	and.w	r3, r3, #3
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d108      	bne.n	8003a9e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d101      	bne.n	8003a9e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d123      	bne.n	8003aec <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	f003 0303 	and.w	r3, r3, #3
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d107      	bne.n	8003ac0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d101      	bne.n	8003ac0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003abc:	2301      	movs	r3, #1
 8003abe:	e000      	b.n	8003ac2 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003ac0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d112      	bne.n	8003aec <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003ac6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003ace:	f023 030f 	bic.w	r3, r3, #15
 8003ad2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003ad4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ad6:	e009      	b.n	8003aec <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003adc:	f043 0220 	orr.w	r2, r3, #32
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8003aea:	e000      	b.n	8003aee <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003aec:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003af6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8003afa:	4618      	mov	r0, r3
 8003afc:	3764      	adds	r7, #100	@ 0x64
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	50000100 	.word	0x50000100
 8003b0c:	50000300 	.word	0x50000300

08003b10 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 0303 	and.w	r3, r3, #3
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d108      	bne.n	8003b3c <ADC_Enable+0x2c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0301 	and.w	r3, r3, #1
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d101      	bne.n	8003b3c <ADC_Enable+0x2c>
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e000      	b.n	8003b3e <ADC_Enable+0x2e>
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d143      	bne.n	8003bca <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	4b22      	ldr	r3, [pc, #136]	@ (8003bd4 <ADC_Enable+0xc4>)
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d00d      	beq.n	8003b6c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b54:	f043 0210 	orr.w	r2, r3, #16
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b60:	f043 0201 	orr.w	r2, r3, #1
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e02f      	b.n	8003bcc <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	689a      	ldr	r2, [r3, #8]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f042 0201 	orr.w	r2, r2, #1
 8003b7a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003b7c:	f7fe fec6 	bl	800290c <HAL_GetTick>
 8003b80:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003b82:	e01b      	b.n	8003bbc <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b84:	f7fe fec2 	bl	800290c <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d914      	bls.n	8003bbc <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d00d      	beq.n	8003bbc <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba4:	f043 0210 	orr.w	r2, r3, #16
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb0:	f043 0201 	orr.w	r2, r3, #1
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e007      	b.n	8003bcc <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d1dc      	bne.n	8003b84 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	8000003f 	.word	0x8000003f

08003bd8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f003 0303 	and.w	r3, r3, #3
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d108      	bne.n	8003c04 <ADC_Disable+0x2c>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <ADC_Disable+0x2c>
 8003c00:	2301      	movs	r3, #1
 8003c02:	e000      	b.n	8003c06 <ADC_Disable+0x2e>
 8003c04:	2300      	movs	r3, #0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d047      	beq.n	8003c9a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f003 030d 	and.w	r3, r3, #13
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d10f      	bne.n	8003c38 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	689a      	ldr	r2, [r3, #8]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f042 0202 	orr.w	r2, r2, #2
 8003c26:	609a      	str	r2, [r3, #8]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2203      	movs	r2, #3
 8003c2e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003c30:	f7fe fe6c 	bl	800290c <HAL_GetTick>
 8003c34:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c36:	e029      	b.n	8003c8c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3c:	f043 0210 	orr.w	r2, r3, #16
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c48:	f043 0201 	orr.w	r2, r3, #1
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e023      	b.n	8003c9c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c54:	f7fe fe5a 	bl	800290c <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d914      	bls.n	8003c8c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d10d      	bne.n	8003c8c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c74:	f043 0210 	orr.w	r2, r3, #16
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c80:	f043 0201 	orr.w	r2, r3, #1
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e007      	b.n	8003c9c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d0dc      	beq.n	8003c54 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3710      	adds	r7, #16
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f003 0307 	and.w	r3, r3, #7
 8003cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ccc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cd6:	4a04      	ldr	r2, [pc, #16]	@ (8003ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	60d3      	str	r3, [r2, #12]
}
 8003cdc:	bf00      	nop
 8003cde:	3714      	adds	r7, #20
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	e000ed00 	.word	0xe000ed00

08003cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cf0:	4b04      	ldr	r3, [pc, #16]	@ (8003d04 <__NVIC_GetPriorityGrouping+0x18>)
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	0a1b      	lsrs	r3, r3, #8
 8003cf6:	f003 0307 	and.w	r3, r3, #7
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	e000ed00 	.word	0xe000ed00

08003d08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	4603      	mov	r3, r0
 8003d10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	db0b      	blt.n	8003d32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d1a:	79fb      	ldrb	r3, [r7, #7]
 8003d1c:	f003 021f 	and.w	r2, r3, #31
 8003d20:	4907      	ldr	r1, [pc, #28]	@ (8003d40 <__NVIC_EnableIRQ+0x38>)
 8003d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d26:	095b      	lsrs	r3, r3, #5
 8003d28:	2001      	movs	r0, #1
 8003d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	e000e100 	.word	0xe000e100

08003d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	6039      	str	r1, [r7, #0]
 8003d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	db0a      	blt.n	8003d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	490c      	ldr	r1, [pc, #48]	@ (8003d90 <__NVIC_SetPriority+0x4c>)
 8003d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d62:	0112      	lsls	r2, r2, #4
 8003d64:	b2d2      	uxtb	r2, r2
 8003d66:	440b      	add	r3, r1
 8003d68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d6c:	e00a      	b.n	8003d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	4908      	ldr	r1, [pc, #32]	@ (8003d94 <__NVIC_SetPriority+0x50>)
 8003d74:	79fb      	ldrb	r3, [r7, #7]
 8003d76:	f003 030f 	and.w	r3, r3, #15
 8003d7a:	3b04      	subs	r3, #4
 8003d7c:	0112      	lsls	r2, r2, #4
 8003d7e:	b2d2      	uxtb	r2, r2
 8003d80:	440b      	add	r3, r1
 8003d82:	761a      	strb	r2, [r3, #24]
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr
 8003d90:	e000e100 	.word	0xe000e100
 8003d94:	e000ed00 	.word	0xe000ed00

08003d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b089      	sub	sp, #36	@ 0x24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f1c3 0307 	rsb	r3, r3, #7
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	bf28      	it	cs
 8003db6:	2304      	movcs	r3, #4
 8003db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	3304      	adds	r3, #4
 8003dbe:	2b06      	cmp	r3, #6
 8003dc0:	d902      	bls.n	8003dc8 <NVIC_EncodePriority+0x30>
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	3b03      	subs	r3, #3
 8003dc6:	e000      	b.n	8003dca <NVIC_EncodePriority+0x32>
 8003dc8:	2300      	movs	r3, #0
 8003dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd6:	43da      	mvns	r2, r3
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	401a      	ands	r2, r3
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003de0:	f04f 31ff 	mov.w	r1, #4294967295
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dea:	43d9      	mvns	r1, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003df0:	4313      	orrs	r3, r2
         );
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3724      	adds	r7, #36	@ 0x24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
	...

08003e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e10:	d301      	bcc.n	8003e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e12:	2301      	movs	r3, #1
 8003e14:	e00f      	b.n	8003e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e16:	4a0a      	ldr	r2, [pc, #40]	@ (8003e40 <SysTick_Config+0x40>)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e1e:	210f      	movs	r1, #15
 8003e20:	f04f 30ff 	mov.w	r0, #4294967295
 8003e24:	f7ff ff8e 	bl	8003d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e28:	4b05      	ldr	r3, [pc, #20]	@ (8003e40 <SysTick_Config+0x40>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e2e:	4b04      	ldr	r3, [pc, #16]	@ (8003e40 <SysTick_Config+0x40>)
 8003e30:	2207      	movs	r2, #7
 8003e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	e000e010 	.word	0xe000e010

08003e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f7ff ff29 	bl	8003ca4 <__NVIC_SetPriorityGrouping>
}
 8003e52:	bf00      	nop
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b086      	sub	sp, #24
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	4603      	mov	r3, r0
 8003e62:	60b9      	str	r1, [r7, #8]
 8003e64:	607a      	str	r2, [r7, #4]
 8003e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e6c:	f7ff ff3e 	bl	8003cec <__NVIC_GetPriorityGrouping>
 8003e70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	68b9      	ldr	r1, [r7, #8]
 8003e76:	6978      	ldr	r0, [r7, #20]
 8003e78:	f7ff ff8e 	bl	8003d98 <NVIC_EncodePriority>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e82:	4611      	mov	r1, r2
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7ff ff5d 	bl	8003d44 <__NVIC_SetPriority>
}
 8003e8a:	bf00      	nop
 8003e8c:	3718      	adds	r7, #24
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b082      	sub	sp, #8
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	4603      	mov	r3, r0
 8003e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7ff ff31 	bl	8003d08 <__NVIC_EnableIRQ>
}
 8003ea6:	bf00      	nop
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003eae:	b580      	push	{r7, lr}
 8003eb0:	b082      	sub	sp, #8
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7ff ffa2 	bl	8003e00 <SysTick_Config>
 8003ebc:	4603      	mov	r3, r0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3708      	adds	r7, #8
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}

08003ec6 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ec6:	b580      	push	{r7, lr}
 8003ec8:	b084      	sub	sp, #16
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d101      	bne.n	8003edc <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e037      	b.n	8003f4c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003ef2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003ef6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	69db      	ldr	r3, [r3, #28]
 8003f1e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f20:	68fa      	ldr	r2, [r7, #12]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 f9bc 	bl	80042ac <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f62:	2300      	movs	r3, #0
 8003f64:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d101      	bne.n	8003f74 <HAL_DMA_Start_IT+0x20>
 8003f70:	2302      	movs	r3, #2
 8003f72:	e04a      	b.n	800400a <HAL_DMA_Start_IT+0xb6>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d13a      	bne.n	8003ffc <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2202      	movs	r2, #2
 8003f8a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 0201 	bic.w	r2, r2, #1
 8003fa2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	68b9      	ldr	r1, [r7, #8]
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 f950 	bl	8004250 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d008      	beq.n	8003fca <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f042 020e 	orr.w	r2, r2, #14
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	e00f      	b.n	8003fea <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f042 020a 	orr.w	r2, r2, #10
 8003fd8:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f022 0204 	bic.w	r2, r2, #4
 8003fe8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 0201 	orr.w	r2, r2, #1
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	e005      	b.n	8004008 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004004:	2302      	movs	r3, #2
 8004006:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004008:	7dfb      	ldrb	r3, [r7, #23]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3718      	adds	r7, #24
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004012:	b480      	push	{r7}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e02e      	b.n	8004082 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800402a:	2b02      	cmp	r3, #2
 800402c:	d008      	beq.n	8004040 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2204      	movs	r2, #4
 8004032:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e020      	b.n	8004082 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 020e 	bic.w	r2, r2, #14
 800404e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 0201 	bic.w	r2, r2, #1
 800405e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004068:	2101      	movs	r1, #1
 800406a:	fa01 f202 	lsl.w	r2, r1, r2
 800406e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr

0800408e <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b084      	sub	sp, #16
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004096:	2300      	movs	r3, #0
 8004098:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d005      	beq.n	80040b0 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2204      	movs	r2, #4
 80040a8:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	73fb      	strb	r3, [r7, #15]
 80040ae:	e027      	b.n	8004100 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 020e 	bic.w	r2, r2, #14
 80040be:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 0201 	bic.w	r2, r2, #1
 80040ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d8:	2101      	movs	r1, #1
 80040da:	fa01 f202 	lsl.w	r2, r1, r2
 80040de:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d003      	beq.n	8004100 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	4798      	blx	r3
    }
  }
  return status;
 8004100:	7bfb      	ldrb	r3, [r7, #15]
}
 8004102:	4618      	mov	r0, r3
 8004104:	3710      	adds	r7, #16
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800410a:	b580      	push	{r7, lr}
 800410c:	b084      	sub	sp, #16
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004126:	2204      	movs	r2, #4
 8004128:	409a      	lsls	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	4013      	ands	r3, r2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d024      	beq.n	800417c <HAL_DMA_IRQHandler+0x72>
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	f003 0304 	and.w	r3, r3, #4
 8004138:	2b00      	cmp	r3, #0
 800413a:	d01f      	beq.n	800417c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0320 	and.w	r3, r3, #32
 8004146:	2b00      	cmp	r3, #0
 8004148:	d107      	bne.n	800415a <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f022 0204 	bic.w	r2, r2, #4
 8004158:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004162:	2104      	movs	r1, #4
 8004164:	fa01 f202 	lsl.w	r2, r1, r2
 8004168:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800416e:	2b00      	cmp	r3, #0
 8004170:	d06a      	beq.n	8004248 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800417a:	e065      	b.n	8004248 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004180:	2202      	movs	r2, #2
 8004182:	409a      	lsls	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4013      	ands	r3, r2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d02c      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xdc>
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d027      	beq.n	80041e6 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0320 	and.w	r3, r3, #32
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10b      	bne.n	80041bc <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f022 020a 	bic.w	r2, r2, #10
 80041b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c4:	2102      	movs	r1, #2
 80041c6:	fa01 f202 	lsl.w	r2, r1, r2
 80041ca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d035      	beq.n	8004248 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80041e4:	e030      	b.n	8004248 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ea:	2208      	movs	r2, #8
 80041ec:	409a      	lsls	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	4013      	ands	r3, r2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d028      	beq.n	8004248 <HAL_DMA_IRQHandler+0x13e>
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	f003 0308 	and.w	r3, r3, #8
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d023      	beq.n	8004248 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f022 020e 	bic.w	r2, r2, #14
 800420e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004218:	2101      	movs	r1, #1
 800421a:	fa01 f202 	lsl.w	r2, r1, r2
 800421e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2201      	movs	r2, #1
 800422a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423a:	2b00      	cmp	r3, #0
 800423c:	d004      	beq.n	8004248 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	4798      	blx	r3
    }
  }
}
 8004246:	e7ff      	b.n	8004248 <HAL_DMA_IRQHandler+0x13e>
 8004248:	bf00      	nop
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
 800425c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004266:	2101      	movs	r1, #1
 8004268:	fa01 f202 	lsl.w	r2, r1, r2
 800426c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	683a      	ldr	r2, [r7, #0]
 8004274:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b10      	cmp	r3, #16
 800427c:	d108      	bne.n	8004290 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68ba      	ldr	r2, [r7, #8]
 800428c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800428e:	e007      	b.n	80042a0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68ba      	ldr	r2, [r7, #8]
 8004296:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	60da      	str	r2, [r3, #12]
}
 80042a0:	bf00      	nop
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	461a      	mov	r2, r3
 80042ba:	4b09      	ldr	r3, [pc, #36]	@ (80042e0 <DMA_CalcBaseAndBitshift+0x34>)
 80042bc:	4413      	add	r3, r2
 80042be:	4a09      	ldr	r2, [pc, #36]	@ (80042e4 <DMA_CalcBaseAndBitshift+0x38>)
 80042c0:	fba2 2303 	umull	r2, r3, r2, r3
 80042c4:	091b      	lsrs	r3, r3, #4
 80042c6:	009a      	lsls	r2, r3, #2
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a06      	ldr	r2, [pc, #24]	@ (80042e8 <DMA_CalcBaseAndBitshift+0x3c>)
 80042d0:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	bffdfff8 	.word	0xbffdfff8
 80042e4:	cccccccd 	.word	0xcccccccd
 80042e8:	40020000 	.word	0x40020000

080042ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b087      	sub	sp, #28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042f6:	2300      	movs	r3, #0
 80042f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042fa:	e14e      	b.n	800459a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	2101      	movs	r1, #1
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	fa01 f303 	lsl.w	r3, r1, r3
 8004308:	4013      	ands	r3, r2
 800430a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2b00      	cmp	r3, #0
 8004310:	f000 8140 	beq.w	8004594 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f003 0303 	and.w	r3, r3, #3
 800431c:	2b01      	cmp	r3, #1
 800431e:	d005      	beq.n	800432c <HAL_GPIO_Init+0x40>
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f003 0303 	and.w	r3, r3, #3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d130      	bne.n	800438e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	005b      	lsls	r3, r3, #1
 8004336:	2203      	movs	r2, #3
 8004338:	fa02 f303 	lsl.w	r3, r2, r3
 800433c:	43db      	mvns	r3, r3
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	4013      	ands	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	68da      	ldr	r2, [r3, #12]
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	fa02 f303 	lsl.w	r3, r2, r3
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	4313      	orrs	r3, r2
 8004354:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004362:	2201      	movs	r2, #1
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	fa02 f303 	lsl.w	r3, r2, r3
 800436a:	43db      	mvns	r3, r3
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	4013      	ands	r3, r2
 8004370:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	091b      	lsrs	r3, r3, #4
 8004378:	f003 0201 	and.w	r2, r3, #1
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	4313      	orrs	r3, r2
 8004386:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	2b03      	cmp	r3, #3
 8004398:	d017      	beq.n	80043ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	2203      	movs	r2, #3
 80043a6:	fa02 f303 	lsl.w	r3, r2, r3
 80043aa:	43db      	mvns	r3, r3
 80043ac:	693a      	ldr	r2, [r7, #16]
 80043ae:	4013      	ands	r3, r2
 80043b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	689a      	ldr	r2, [r3, #8]
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	fa02 f303 	lsl.w	r3, r2, r3
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f003 0303 	and.w	r3, r3, #3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d123      	bne.n	800441e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	08da      	lsrs	r2, r3, #3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	3208      	adds	r2, #8
 80043de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	220f      	movs	r2, #15
 80043ee:	fa02 f303 	lsl.w	r3, r2, r3
 80043f2:	43db      	mvns	r3, r3
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	4013      	ands	r3, r2
 80043f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	691a      	ldr	r2, [r3, #16]
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	f003 0307 	and.w	r3, r3, #7
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	fa02 f303 	lsl.w	r3, r2, r3
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	4313      	orrs	r3, r2
 800440e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	08da      	lsrs	r2, r3, #3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3208      	adds	r2, #8
 8004418:	6939      	ldr	r1, [r7, #16]
 800441a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	005b      	lsls	r3, r3, #1
 8004428:	2203      	movs	r2, #3
 800442a:	fa02 f303 	lsl.w	r3, r2, r3
 800442e:	43db      	mvns	r3, r3
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	4013      	ands	r3, r2
 8004434:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f003 0203 	and.w	r2, r3, #3
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	fa02 f303 	lsl.w	r3, r2, r3
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	4313      	orrs	r3, r2
 800444a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800445a:	2b00      	cmp	r3, #0
 800445c:	f000 809a 	beq.w	8004594 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004460:	4b55      	ldr	r3, [pc, #340]	@ (80045b8 <HAL_GPIO_Init+0x2cc>)
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	4a54      	ldr	r2, [pc, #336]	@ (80045b8 <HAL_GPIO_Init+0x2cc>)
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	6193      	str	r3, [r2, #24]
 800446c:	4b52      	ldr	r3, [pc, #328]	@ (80045b8 <HAL_GPIO_Init+0x2cc>)
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	60bb      	str	r3, [r7, #8]
 8004476:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004478:	4a50      	ldr	r2, [pc, #320]	@ (80045bc <HAL_GPIO_Init+0x2d0>)
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	089b      	lsrs	r3, r3, #2
 800447e:	3302      	adds	r3, #2
 8004480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004484:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	f003 0303 	and.w	r3, r3, #3
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	220f      	movs	r2, #15
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	43db      	mvns	r3, r3
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	4013      	ands	r3, r2
 800449a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80044a2:	d013      	beq.n	80044cc <HAL_GPIO_Init+0x1e0>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a46      	ldr	r2, [pc, #280]	@ (80045c0 <HAL_GPIO_Init+0x2d4>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d00d      	beq.n	80044c8 <HAL_GPIO_Init+0x1dc>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a45      	ldr	r2, [pc, #276]	@ (80045c4 <HAL_GPIO_Init+0x2d8>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d007      	beq.n	80044c4 <HAL_GPIO_Init+0x1d8>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4a44      	ldr	r2, [pc, #272]	@ (80045c8 <HAL_GPIO_Init+0x2dc>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d101      	bne.n	80044c0 <HAL_GPIO_Init+0x1d4>
 80044bc:	2303      	movs	r3, #3
 80044be:	e006      	b.n	80044ce <HAL_GPIO_Init+0x1e2>
 80044c0:	2305      	movs	r3, #5
 80044c2:	e004      	b.n	80044ce <HAL_GPIO_Init+0x1e2>
 80044c4:	2302      	movs	r3, #2
 80044c6:	e002      	b.n	80044ce <HAL_GPIO_Init+0x1e2>
 80044c8:	2301      	movs	r3, #1
 80044ca:	e000      	b.n	80044ce <HAL_GPIO_Init+0x1e2>
 80044cc:	2300      	movs	r3, #0
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	f002 0203 	and.w	r2, r2, #3
 80044d4:	0092      	lsls	r2, r2, #2
 80044d6:	4093      	lsls	r3, r2
 80044d8:	693a      	ldr	r2, [r7, #16]
 80044da:	4313      	orrs	r3, r2
 80044dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80044de:	4937      	ldr	r1, [pc, #220]	@ (80045bc <HAL_GPIO_Init+0x2d0>)
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	089b      	lsrs	r3, r3, #2
 80044e4:	3302      	adds	r3, #2
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044ec:	4b37      	ldr	r3, [pc, #220]	@ (80045cc <HAL_GPIO_Init+0x2e0>)
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	43db      	mvns	r3, r3
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	4013      	ands	r3, r2
 80044fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d003      	beq.n	8004510 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	4313      	orrs	r3, r2
 800450e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004510:	4a2e      	ldr	r2, [pc, #184]	@ (80045cc <HAL_GPIO_Init+0x2e0>)
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004516:	4b2d      	ldr	r3, [pc, #180]	@ (80045cc <HAL_GPIO_Init+0x2e0>)
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	43db      	mvns	r3, r3
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	4013      	ands	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	4313      	orrs	r3, r2
 8004538:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800453a:	4a24      	ldr	r2, [pc, #144]	@ (80045cc <HAL_GPIO_Init+0x2e0>)
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004540:	4b22      	ldr	r3, [pc, #136]	@ (80045cc <HAL_GPIO_Init+0x2e0>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	43db      	mvns	r3, r3
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	4013      	ands	r3, r2
 800454e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d003      	beq.n	8004564 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800455c:	693a      	ldr	r2, [r7, #16]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	4313      	orrs	r3, r2
 8004562:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004564:	4a19      	ldr	r2, [pc, #100]	@ (80045cc <HAL_GPIO_Init+0x2e0>)
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800456a:	4b18      	ldr	r3, [pc, #96]	@ (80045cc <HAL_GPIO_Init+0x2e0>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	43db      	mvns	r3, r3
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	4013      	ands	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d003      	beq.n	800458e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	4313      	orrs	r3, r2
 800458c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800458e:	4a0f      	ldr	r2, [pc, #60]	@ (80045cc <HAL_GPIO_Init+0x2e0>)
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	3301      	adds	r3, #1
 8004598:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	fa22 f303 	lsr.w	r3, r2, r3
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f47f aea9 	bne.w	80042fc <HAL_GPIO_Init+0x10>
  }
}
 80045aa:	bf00      	nop
 80045ac:	bf00      	nop
 80045ae:	371c      	adds	r7, #28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	40021000 	.word	0x40021000
 80045bc:	40010000 	.word	0x40010000
 80045c0:	48000400 	.word	0x48000400
 80045c4:	48000800 	.word	0x48000800
 80045c8:	48000c00 	.word	0x48000c00
 80045cc:	40010400 	.word	0x40010400

080045d0 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e0ba      	b.n	8004758 <HAL_HRTIM_Init+0x188>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2202      	movs	r2, #2
 80045e6:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	d02e      	beq.n	8004684 <HAL_HRTIM_Init+0xb4>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a4d      	ldr	r2, [pc, #308]	@ (8004760 <HAL_HRTIM_Init+0x190>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d10b      	bne.n	8004648 <HAL_HRTIM_Init+0x78>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8004630:	4b4c      	ldr	r3, [pc, #304]	@ (8004764 <HAL_HRTIM_Init+0x194>)
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	4a4b      	ldr	r2, [pc, #300]	@ (8004764 <HAL_HRTIM_Init+0x194>)
 8004636:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800463a:	6193      	str	r3, [r2, #24]
 800463c:	4b49      	ldr	r3, [pc, #292]	@ (8004764 <HAL_HRTIM_Init+0x194>)
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004644:	60fb      	str	r3, [r7, #12]
 8004646:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004656:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	4313      	orrs	r3, r2
 8004664:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800466c:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	4313      	orrs	r3, r2
 800467a:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f7fd fe65 	bl	8002354 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d012      	beq.n	80046bc <HAL_HRTIM_Init+0xec>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046a4:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 80046cc:	2300      	movs	r3, #0
 80046ce:	75fb      	strb	r3, [r7, #23]
 80046d0:	e03e      	b.n	8004750 <HAL_HRTIM_Init+0x180>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 80046d2:	7dfa      	ldrb	r2, [r7, #23]
 80046d4:	6879      	ldr	r1, [r7, #4]
 80046d6:	4613      	mov	r3, r2
 80046d8:	00db      	lsls	r3, r3, #3
 80046da:	1a9b      	subs	r3, r3, r2
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	440b      	add	r3, r1
 80046e0:	3318      	adds	r3, #24
 80046e2:	2200      	movs	r2, #0
 80046e4:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 80046e6:	7dfa      	ldrb	r2, [r7, #23]
 80046e8:	6879      	ldr	r1, [r7, #4]
 80046ea:	4613      	mov	r3, r2
 80046ec:	00db      	lsls	r3, r3, #3
 80046ee:	1a9b      	subs	r3, r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	440b      	add	r3, r1
 80046f4:	331c      	adds	r3, #28
 80046f6:	2200      	movs	r2, #0
 80046f8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 80046fa:	7dfa      	ldrb	r2, [r7, #23]
 80046fc:	6879      	ldr	r1, [r7, #4]
 80046fe:	4613      	mov	r3, r2
 8004700:	00db      	lsls	r3, r3, #3
 8004702:	1a9b      	subs	r3, r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	440b      	add	r3, r1
 8004708:	3320      	adds	r3, #32
 800470a:	2200      	movs	r2, #0
 800470c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800470e:	7dfa      	ldrb	r2, [r7, #23]
 8004710:	6879      	ldr	r1, [r7, #4]
 8004712:	4613      	mov	r3, r2
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	1a9b      	subs	r3, r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	440b      	add	r3, r1
 800471c:	3324      	adds	r3, #36	@ 0x24
 800471e:	2200      	movs	r2, #0
 8004720:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8004722:	7dfa      	ldrb	r2, [r7, #23]
 8004724:	6879      	ldr	r1, [r7, #4]
 8004726:	4613      	mov	r3, r2
 8004728:	00db      	lsls	r3, r3, #3
 800472a:	1a9b      	subs	r3, r3, r2
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	440b      	add	r3, r1
 8004730:	3328      	adds	r3, #40	@ 0x28
 8004732:	2200      	movs	r2, #0
 8004734:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8004736:	7dfa      	ldrb	r2, [r7, #23]
 8004738:	6879      	ldr	r1, [r7, #4]
 800473a:	4613      	mov	r3, r2
 800473c:	00db      	lsls	r3, r3, #3
 800473e:	1a9b      	subs	r3, r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	440b      	add	r3, r1
 8004744:	3330      	adds	r3, #48	@ 0x30
 8004746:	2200      	movs	r2, #0
 8004748:	601a      	str	r2, [r3, #0]
       timer_idx++)
 800474a:	7dfb      	ldrb	r3, [r7, #23]
 800474c:	3301      	adds	r3, #1
 800474e:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8004750:	7dfb      	ldrb	r3, [r7, #23]
 8004752:	2b05      	cmp	r3, #5
 8004754:	d9bd      	bls.n	80046d2 <HAL_HRTIM_Init+0x102>
  }

  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3718      	adds	r7, #24
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40017400 	.word	0x40017400
 8004764:	40021000 	.word	0x40021000

08004768 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t CalibrationRate)
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004778:	2b01      	cmp	r3, #1
 800477a:	d101      	bne.n	8004780 <HAL_HRTIM_DLLCalibrationStart+0x18>
 800477c:	2302      	movs	r3, #2
 800477e:	e045      	b.n	800480c <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2202      	movs	r2, #2
 800478c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004796:	d114      	bne.n	80047c2 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 0202 	bic.w	r2, r2, #2
 80047a8:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0201 	orr.w	r2, r2, #1
 80047bc:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 80047c0:	e01f      	b.n	8004802 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f042 0202 	orr.w	r2, r2, #2
 80047d2:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 80047de:	f023 010c 	bic.w	r1, r3, #12
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	683a      	ldr	r2, [r7, #0]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f042 0201 	orr.w	r2, r2, #1
 80047fe:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  return HAL_OK;
 800480a:	2300      	movs	r3, #0
}
 800480c:	4618      	mov	r0, r3
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t Timeout)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8004822:	f7fe f873 	bl	800290c <HAL_GetTick>
 8004826:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004828:	e014      	b.n	8004854 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004830:	d010      	beq.n	8004854 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 8004832:	f7fe f86b 	bl	800290c <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	429a      	cmp	r2, r3
 8004840:	d302      	bcc.n	8004848 <HAL_HRTIM_PollForDLLCalibration+0x30>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d105      	bne.n	8004854 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2207      	movs	r2, #7
 800484c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e011      	b.n	8004878 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 800485c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004860:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004864:	d1e1      	bne.n	800482a <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004876:	2300      	movs	r3, #0
}
 8004878:	4618      	mov	r0, r3
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004892:	b2db      	uxtb	r3, r3
 8004894:	2b02      	cmp	r3, #2
 8004896:	d101      	bne.n	800489c <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 8004898:	2302      	movs	r3, #2
 800489a:	e015      	b.n	80048c8 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2202      	movs	r2, #2
 80048a0:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	2b05      	cmp	r3, #5
 80048a8:	d104      	bne.n	80048b4 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 80048aa:	6879      	ldr	r1, [r7, #4]
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 fba2 	bl	8004ff6 <HRTIM_MasterBase_Config>
 80048b2:	e004      	b.n	80048be <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	68b9      	ldr	r1, [r7, #8]
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f000 fbcb 	bl	8005054 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <HAL_HRTIM_ADCTriggerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_ADCTriggerConfig(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t ADCTrigger,
                                             const HRTIM_ADCTriggerCfgTypeDef* pADCTriggerCfg)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b087      	sub	sp, #28
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]

  /* Check parameters */
  assert_param(IS_HRTIM_ADCTRIGGER(ADCTrigger));
  assert_param(IS_HRTIM_ADCTRIGGERUPDATE(pADCTriggerCfg->UpdateSource));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d101      	bne.n	80048ec <HAL_HRTIM_ADCTriggerConfig+0x1c>
  {
     return HAL_BUSY;
 80048e8:	2302      	movs	r3, #2
 80048ea:	e095      	b.n	8004a18 <HAL_HRTIM_ADCTriggerConfig+0x148>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d101      	bne.n	80048fa <HAL_HRTIM_ADCTriggerConfig+0x2a>
 80048f6:	2302      	movs	r3, #2
 80048f8:	e08e      	b.n	8004a18 <HAL_HRTIM_ADCTriggerConfig+0x148>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2202      	movs	r2, #2
 8004906:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Set the ADC trigger update source */
  hrtim_cr1 = hhrtim->Instance->sCommonRegs.CR1;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8004912:	617b      	str	r3, [r7, #20]

  switch (ADCTrigger)
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	3b01      	subs	r3, #1
 8004918:	2b07      	cmp	r3, #7
 800491a:	d85e      	bhi.n	80049da <HAL_HRTIM_ADCTriggerConfig+0x10a>
 800491c:	a201      	add	r2, pc, #4	@ (adr r2, 8004924 <HAL_HRTIM_ADCTriggerConfig+0x54>)
 800491e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004922:	bf00      	nop
 8004924:	08004945 	.word	0x08004945
 8004928:	08004969 	.word	0x08004969
 800492c:	080049db 	.word	0x080049db
 8004930:	0800498f 	.word	0x0800498f
 8004934:	080049db 	.word	0x080049db
 8004938:	080049db 	.word	0x080049db
 800493c:	080049db 	.word	0x080049db
 8004940:	080049b5 	.word	0x080049b5
  {
  case HRTIM_ADCTRIGGER_1:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC1USRC);
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800494a:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= (pADCTriggerCfg->UpdateSource & HRTIM_CR1_ADC1USRC);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	4313      	orrs	r3, r2
 8004958:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 1 source */
      hhrtim->Instance->sCommonRegs.ADC1R = pADCTriggerCfg->Trigger;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	6852      	ldr	r2, [r2, #4]
 8004962:	f8c3 23bc 	str.w	r2, [r3, #956]	@ 0x3bc
      break;
 8004966:	e041      	b.n	80049ec <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_2:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC2USRC);
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 800496e:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 3U) & HRTIM_CR1_ADC2USRC);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	00db      	lsls	r3, r3, #3
 8004976:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800497a:	697a      	ldr	r2, [r7, #20]
 800497c:	4313      	orrs	r3, r2
 800497e:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 2 source */
      hhrtim->Instance->sCommonRegs.ADC2R = pADCTriggerCfg->Trigger;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	6852      	ldr	r2, [r2, #4]
 8004988:	f8c3 23c0 	str.w	r2, [r3, #960]	@ 0x3c0
      break;
 800498c:	e02e      	b.n	80049ec <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_3:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC3USRC);
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004994:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 6U) & HRTIM_CR1_ADC3USRC);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	019b      	lsls	r3, r3, #6
 800499c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
 80049a0:	697a      	ldr	r2, [r7, #20]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 3 source */
      hhrtim->Instance->sCommonRegs.ADC3R = pADCTriggerCfg->Trigger;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	6852      	ldr	r2, [r2, #4]
 80049ae:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
      break;
 80049b2:	e01b      	b.n	80049ec <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_4:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC4USRC);
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80049ba:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 9U) & HRTIM_CR1_ADC4USRC);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	025b      	lsls	r3, r3, #9
 80049c2:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 4 source */
      hhrtim->Instance->sCommonRegs.ADC4R = pADCTriggerCfg->Trigger;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	6852      	ldr	r2, [r2, #4]
 80049d4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
      break;
 80049d8:	e008      	b.n	80049ec <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2207      	movs	r2, #7
 80049de:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

      break;
 80049ea:	bf00      	nop
    }
  }

  if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	2b07      	cmp	r3, #7
 80049f6:	d101      	bne.n	80049fc <HAL_HRTIM_ADCTriggerConfig+0x12c>
  {
     return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e00d      	b.n	8004a18 <HAL_HRTIM_ADCTriggerConfig+0x148>
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sCommonRegs.CR1 = hrtim_cr1;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	371c      	adds	r7, #28
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d101      	bne.n	8004a40 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	e05f      	b.n	8004b00 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d101      	bne.n	8004a4e <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	e058      	b.n	8004b00 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2201      	movs	r2, #1
 8004a52:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2202      	movs	r2, #2
 8004a5a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	2b05      	cmp	r3, #5
 8004a62:	d104      	bne.n	8004a6e <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8004a64:	6879      	ldr	r1, [r7, #4]
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f000 fb34 	bl	80050d4 <HRTIM_MasterWaveform_Config>
 8004a6c:	e004      	b.n	8004a78 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	68b9      	ldr	r1, [r7, #8]
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f000 fb94 	bl	80051a0 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6819      	ldr	r1, [r3, #0]
 8004a7c:	68f8      	ldr	r0, [r7, #12]
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	4613      	mov	r3, r2
 8004a82:	00db      	lsls	r3, r3, #3
 8004a84:	1a9b      	subs	r3, r3, r2
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	4403      	add	r3, r0
 8004a8a:	3320      	adds	r3, #32
 8004a8c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6859      	ldr	r1, [r3, #4]
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	4613      	mov	r3, r2
 8004a98:	00db      	lsls	r3, r3, #3
 8004a9a:	1a9b      	subs	r3, r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4403      	add	r3, r0
 8004aa0:	3324      	adds	r3, #36	@ 0x24
 8004aa2:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6899      	ldr	r1, [r3, #8]
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	4613      	mov	r3, r2
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	1a9b      	subs	r3, r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	4403      	add	r3, r0
 8004ab6:	3328      	adds	r3, #40	@ 0x28
 8004ab8:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	68d9      	ldr	r1, [r3, #12]
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	68ba      	ldr	r2, [r7, #8]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	00db      	lsls	r3, r3, #3
 8004ac6:	1a9b      	subs	r3, r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	4403      	add	r3, r0
 8004acc:	332c      	adds	r3, #44	@ 0x2c
 8004ace:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6919      	ldr	r1, [r3, #16]
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	00db      	lsls	r3, r3, #3
 8004adc:	1a9b      	subs	r3, r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	4403      	add	r3, r0
 8004ae2:	3330      	adds	r3, #48	@ 0x30
 8004ae4:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004ae6:	68b9      	ldr	r1, [r7, #8]
 8004ae8:	68f8      	ldr	r0, [r7, #12]
 8004aea:	f000 fd71 	bl	80055d0 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef * hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_DeadTimeCfgTypeDef* pDeadTimeCfg)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b087      	sub	sp, #28
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d101      	bne.n	8004b24 <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
     return HAL_BUSY;
 8004b20:	2302      	movs	r3, #2
 8004b22:	e067      	b.n	8004bf4 <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d101      	bne.n	8004b32 <HAL_HRTIM_DeadTimeConfig+0x2a>
 8004b2e:	2302      	movs	r3, #2
 8004b30:	e060      	b.n	8004bf4 <HAL_HRTIM_DeadTimeConfig+0xec>
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8004b4a:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b62:	697a      	ldr	r2, [r7, #20]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	041a      	lsls	r2, r3, #16
 8004b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8004c00 <HAL_HRTIM_DeadTimeConfig+0xf8>)
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	69db      	ldr	r3, [r3, #28]
 8004bb4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	01db      	lsls	r3, r3, #7
 8004bc6:	4413      	add	r3, r2
 8004bc8:	33b8      	adds	r3, #184	@ 0xb8
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8004c04 <HAL_HRTIM_DeadTimeConfig+0xfc>)
 8004bce:	4013      	ands	r3, r2
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	6811      	ldr	r1, [r2, #0]
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	01db      	lsls	r3, r3, #7
 8004bdc:	440b      	add	r3, r1
 8004bde:	33b8      	adds	r3, #184	@ 0xb8
 8004be0:	601a      	str	r2, [r3, #0]
                 HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
                 HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
                 HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	371c      	adds	r7, #28
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr
 8004c00:	01ff0000 	.word	0x01ff0000
 8004c04:	3c002000 	.word	0x3c002000

08004c08 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	607a      	str	r2, [r7, #4]
 8004c14:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d101      	bne.n	8004c26 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8004c22:	2302      	movs	r3, #2
 8004c24:	e157      	b.n	8004ed6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d101      	bne.n	8004c34 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8004c30:	2302      	movs	r3, #2
 8004c32:	e150      	b.n	8004ed6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	2b05      	cmp	r3, #5
 8004c48:	d140      	bne.n	8004ccc <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	2b07      	cmp	r3, #7
 8004c50:	d82a      	bhi.n	8004ca8 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8004c52:	a201      	add	r2, pc, #4	@ (adr r2, 8004c58 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8004c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c58:	08004c79 	.word	0x08004c79
 8004c5c:	08004c85 	.word	0x08004c85
 8004c60:	08004ca9 	.word	0x08004ca9
 8004c64:	08004c91 	.word	0x08004c91
 8004c68:	08004ca9 	.word	0x08004ca9
 8004c6c:	08004ca9 	.word	0x08004ca9
 8004c70:	08004ca9 	.word	0x08004ca9
 8004c74:	08004c9d 	.word	0x08004c9d
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	683a      	ldr	r2, [r7, #0]
 8004c7e:	6812      	ldr	r2, [r2, #0]
 8004c80:	61da      	str	r2, [r3, #28]
        break;
 8004c82:	e01a      	b.n	8004cba <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	683a      	ldr	r2, [r7, #0]
 8004c8a:	6812      	ldr	r2, [r2, #0]
 8004c8c:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8004c8e:	e014      	b.n	8004cba <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	683a      	ldr	r2, [r7, #0]
 8004c96:	6812      	ldr	r2, [r2, #0]
 8004c98:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 8004c9a:	e00e      	b.n	8004cba <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	683a      	ldr	r2, [r7, #0]
 8004ca2:	6812      	ldr	r2, [r2, #0]
 8004ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8004ca6:	e008      	b.n	8004cba <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2207      	movs	r2, #7
 8004cac:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

        break;
 8004cb8:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b07      	cmp	r3, #7
 8004cc4:	f040 80fe 	bne.w	8004ec4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e104      	b.n	8004ed6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	2b07      	cmp	r3, #7
 8004cd2:	f200 80e3 	bhi.w	8004e9c <HAL_HRTIM_WaveformCompareConfig+0x294>
 8004cd6:	a201      	add	r2, pc, #4	@ (adr r2, 8004cdc <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8004cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cdc:	08004cfd 	.word	0x08004cfd
 8004ce0:	08004d11 	.word	0x08004d11
 8004ce4:	08004e9d 	.word	0x08004e9d
 8004ce8:	08004dcd 	.word	0x08004dcd
 8004cec:	08004e9d 	.word	0x08004e9d
 8004cf0:	08004e9d 	.word	0x08004e9d
 8004cf4:	08004e9d 	.word	0x08004e9d
 8004cf8:	08004de1 	.word	0x08004de1
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6819      	ldr	r1, [r3, #0]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	01db      	lsls	r3, r3, #7
 8004d08:	440b      	add	r3, r1
 8004d0a:	339c      	adds	r3, #156	@ 0x9c
 8004d0c:	601a      	str	r2, [r3, #0]
        break;
 8004d0e:	e0d1      	b.n	8004eb4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6819      	ldr	r1, [r3, #0]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	01db      	lsls	r3, r3, #7
 8004d1c:	440b      	add	r3, r1
 8004d1e:	33a4      	adds	r3, #164	@ 0xa4
 8004d20:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d03f      	beq.n	8004daa <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	3301      	adds	r3, #1
 8004d32:	01db      	lsls	r3, r3, #7
 8004d34:	4413      	add	r3, r2
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	6811      	ldr	r1, [r2, #0]
 8004d3c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	3301      	adds	r3, #1
 8004d44:	01db      	lsls	r3, r3, #7
 8004d46:	440b      	add	r3, r1
 8004d48:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	3301      	adds	r3, #1
 8004d52:	01db      	lsls	r3, r3, #7
 8004d54:	4413      	add	r3, r2
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	68f9      	ldr	r1, [r7, #12]
 8004d5e:	6809      	ldr	r1, [r1, #0]
 8004d60:	431a      	orrs	r2, r3
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	3301      	adds	r3, #1
 8004d66:	01db      	lsls	r3, r3, #7
 8004d68:	440b      	add	r3, r1
 8004d6a:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d74:	d109      	bne.n	8004d8a <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6819      	ldr	r1, [r3, #0]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	689a      	ldr	r2, [r3, #8]
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	01db      	lsls	r3, r3, #7
 8004d82:	440b      	add	r3, r1
 8004d84:	339c      	adds	r3, #156	@ 0x9c
 8004d86:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8004d88:	e091      	b.n	8004eae <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d92:	f040 808c 	bne.w	8004eae <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6819      	ldr	r1, [r3, #0]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	689a      	ldr	r2, [r3, #8]
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	01db      	lsls	r3, r3, #7
 8004da2:	440b      	add	r3, r1
 8004da4:	33a8      	adds	r3, #168	@ 0xa8
 8004da6:	601a      	str	r2, [r3, #0]
         break;
 8004da8:	e081      	b.n	8004eae <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	3301      	adds	r3, #1
 8004db2:	01db      	lsls	r3, r3, #7
 8004db4:	4413      	add	r3, r2
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	6811      	ldr	r1, [r2, #0]
 8004dbc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	3301      	adds	r3, #1
 8004dc4:	01db      	lsls	r3, r3, #7
 8004dc6:	440b      	add	r3, r1
 8004dc8:	601a      	str	r2, [r3, #0]
         break;
 8004dca:	e070      	b.n	8004eae <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6819      	ldr	r1, [r3, #0]
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	01db      	lsls	r3, r3, #7
 8004dd8:	440b      	add	r3, r1
 8004dda:	33a8      	adds	r3, #168	@ 0xa8
 8004ddc:	601a      	str	r2, [r3, #0]
        break;
 8004dde:	e069      	b.n	8004eb4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6819      	ldr	r1, [r3, #0]
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	01db      	lsls	r3, r3, #7
 8004dec:	440b      	add	r3, r1
 8004dee:	33ac      	adds	r3, #172	@ 0xac
 8004df0:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d03f      	beq.n	8004e7a <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	3301      	adds	r3, #1
 8004e02:	01db      	lsls	r3, r3, #7
 8004e04:	4413      	add	r3, r2
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	6811      	ldr	r1, [r2, #0]
 8004e0c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	3301      	adds	r3, #1
 8004e14:	01db      	lsls	r3, r3, #7
 8004e16:	440b      	add	r3, r1
 8004e18:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	3301      	adds	r3, #1
 8004e22:	01db      	lsls	r3, r3, #7
 8004e24:	4413      	add	r3, r2
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	68f9      	ldr	r1, [r7, #12]
 8004e30:	6809      	ldr	r1, [r1, #0]
 8004e32:	431a      	orrs	r2, r3
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	3301      	adds	r3, #1
 8004e38:	01db      	lsls	r3, r3, #7
 8004e3a:	440b      	add	r3, r1
 8004e3c:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e46:	d109      	bne.n	8004e5c <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6819      	ldr	r1, [r3, #0]
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	689a      	ldr	r2, [r3, #8]
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	01db      	lsls	r3, r3, #7
 8004e54:	440b      	add	r3, r1
 8004e56:	339c      	adds	r3, #156	@ 0x9c
 8004e58:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 8004e5a:	e02a      	b.n	8004eb2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e64:	d125      	bne.n	8004eb2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6819      	ldr	r1, [r3, #0]
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	689a      	ldr	r2, [r3, #8]
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	01db      	lsls	r3, r3, #7
 8004e72:	440b      	add	r3, r1
 8004e74:	33a8      	adds	r3, #168	@ 0xa8
 8004e76:	601a      	str	r2, [r3, #0]
         break;
 8004e78:	e01b      	b.n	8004eb2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	3301      	adds	r3, #1
 8004e82:	01db      	lsls	r3, r3, #7
 8004e84:	4413      	add	r3, r2
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	6811      	ldr	r1, [r2, #0]
 8004e8c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	3301      	adds	r3, #1
 8004e94:	01db      	lsls	r3, r3, #7
 8004e96:	440b      	add	r3, r1
 8004e98:	601a      	str	r2, [r3, #0]
         break;
 8004e9a:	e00a      	b.n	8004eb2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2207      	movs	r2, #7
 8004ea0:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

      break;
 8004eac:	e002      	b.n	8004eb4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8004eae:	bf00      	nop
 8004eb0:	e000      	b.n	8004eb4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8004eb2:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	2b07      	cmp	r3, #7
 8004ebe:	d101      	bne.n	8004ec4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e008      	b.n	8004ed6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3714      	adds	r7, #20
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop

08004ee4 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
 8004ef0:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d101      	bne.n	8004f02 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8004efe:	2302      	movs	r3, #2
 8004f00:	e01d      	b.n	8004f3e <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d101      	bne.n	8004f10 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	e016      	b.n	8004f3e <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2202      	movs	r2, #2
 8004f1c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	68b9      	ldr	r1, [r7, #8]
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 fa7a 	bl	8005420 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3710      	adds	r7, #16
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}

08004f46 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b083      	sub	sp, #12
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
 8004f4e:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d101      	bne.n	8004f5e <HAL_HRTIM_WaveformOutputStart+0x18>
 8004f5a:	2302      	movs	r3, #2
 8004f5c:	e01a      	b.n	8004f94 <HAL_HRTIM_WaveformOutputStart+0x4e>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2201      	movs	r2, #1
 8004f62:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2202      	movs	r2, #2
 8004f6a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_E
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Timers)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d101      	bne.n	8004fb8 <HAL_HRTIM_WaveformCountStart+0x18>
 8004fb4:	2302      	movs	r3, #2
 8004fb6:	e018      	b.n	8004fea <HAL_HRTIM_WaveformCountStart+0x4a>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2202      	movs	r2, #2
 8004fc4:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	6819      	ldr	r1, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	683a      	ldr	r2, [r7, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	b085      	sub	sp, #20
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
 8004ffe:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f023 0307 	bic.w	r3, r3, #7
 800500e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	4313      	orrs	r3, r2
 8005018:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f023 0318 	bic.w	r3, r3, #24
 8005020:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	4313      	orrs	r3, r2
 800502a:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	6812      	ldr	r2, [r2, #0]
 800503c:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	683a      	ldr	r2, [r7, #0]
 8005044:	6852      	ldr	r2, [r2, #4]
 8005046:	619a      	str	r2, [r3, #24]
}
 8005048:	bf00      	nop
 800504a:	3714      	adds	r7, #20
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8005054:	b480      	push	{r7}
 8005056:	b087      	sub	sp, #28
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	3301      	adds	r3, #1
 8005068:	01db      	lsls	r3, r3, #7
 800506a:	4413      	add	r3, r2
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	f023 0307 	bic.w	r3, r3, #7
 8005076:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	4313      	orrs	r3, r2
 8005080:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	f023 0318 	bic.w	r3, r3, #24
 8005088:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	4313      	orrs	r3, r2
 8005092:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	3301      	adds	r3, #1
 800509c:	01db      	lsls	r3, r3, #7
 800509e:	4413      	add	r3, r2
 80050a0:	697a      	ldr	r2, [r7, #20]
 80050a2:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6819      	ldr	r1, [r3, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	01db      	lsls	r3, r3, #7
 80050b0:	440b      	add	r3, r1
 80050b2:	3394      	adds	r3, #148	@ 0x94
 80050b4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6819      	ldr	r1, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	01db      	lsls	r3, r3, #7
 80050c2:	440b      	add	r3, r1
 80050c4:	3398      	adds	r3, #152	@ 0x98
 80050c6:	601a      	str	r2, [r3, #0]
}
 80050c8:	bf00      	nop
 80050ca:	371c      	adds	r7, #28
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80050ee:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f023 0320 	bic.w	r3, r3, #32
 80050f6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	695b      	ldr	r3, [r3, #20]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	4313      	orrs	r3, r2
 8005100:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005108:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	699b      	ldr	r3, [r3, #24]
 800510e:	68fa      	ldr	r2, [r7, #12]
 8005110:	4313      	orrs	r3, r2
 8005112:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800511a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	68fa      	ldr	r2, [r7, #12]
 8005122:	4313      	orrs	r3, r2
 8005124:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800512c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	4313      	orrs	r3, r2
 8005136:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800513e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	4313      	orrs	r3, r2
 8005148:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005150:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	4313      	orrs	r3, r2
 800515c:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005164:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	4313      	orrs	r3, r2
 800516e:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005176:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	4313      	orrs	r3, r2
 8005180:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68ba      	ldr	r2, [r7, #8]
 8005190:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005194:	bf00      	nop
 8005196:	3714      	adds	r7, #20
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b08b      	sub	sp, #44	@ 0x2c
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	3301      	adds	r3, #1
 80051b4:	01db      	lsls	r3, r3, #7
 80051b6:	4413      	add	r3, r2
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	6811      	ldr	r1, [r2, #0]
 80051be:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	3301      	adds	r3, #1
 80051c6:	01db      	lsls	r3, r3, #7
 80051c8:	440b      	add	r3, r1
 80051ca:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	3301      	adds	r3, #1
 80051d4:	01db      	lsls	r3, r3, #7
 80051d6:	4413      	add	r3, r2
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	01db      	lsls	r3, r3, #7
 80051e4:	4413      	add	r3, r2
 80051e6:	33e8      	adds	r3, #232	@ 0xe8
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	01db      	lsls	r3, r3, #7
 80051f4:	4413      	add	r3, r2
 80051f6:	33e4      	adds	r3, #228	@ 0xe4
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8005204:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8005206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005208:	f023 0320 	bic.w	r3, r3, #32
 800520c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005214:	4313      	orrs	r3, r2
 8005216:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8005218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800521e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	699b      	ldr	r3, [r3, #24]
 8005224:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005226:	4313      	orrs	r3, r2
 8005228:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 800522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005230:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	69db      	ldr	r3, [r3, #28]
 8005236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005238:	4313      	orrs	r3, r2
 800523a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 800523c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005242:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6a1b      	ldr	r3, [r3, #32]
 8005248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800524a:	4313      	orrs	r3, r2
 800524c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 800524e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005250:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8005254:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800525a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800525c:	4313      	orrs	r3, r2
 800525e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8005260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005262:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005266:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800526c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800526e:	4313      	orrs	r3, r2
 8005270:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8005272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005274:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005278:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005282:	d103      	bne.n	800528c <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8005284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800528a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 800528c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005292:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005298:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800529a:	4313      	orrs	r3, r2
 800529c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 800529e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80052a4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ac:	4313      	orrs	r3, r2
 80052ae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 80052b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b2:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 80052b6:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052be:	4313      	orrs	r3, r2
 80052c0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 80052c2:	69bb      	ldr	r3, [r7, #24]
 80052c4:	f023 031f 	bic.w	r3, r3, #31
 80052c8:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ce:	f003 031f 	and.w	r3, r3, #31
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80052de:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052e4:	69ba      	ldr	r2, [r7, #24]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d108      	bne.n	8005304 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 80052f2:	6a3b      	ldr	r3, [r7, #32]
 80052f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052f8:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fe:	6a3a      	ldr	r2, [r7, #32]
 8005300:	4313      	orrs	r3, r2
 8005302:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005308:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800530c:	d004      	beq.n	8005318 <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005312:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8005316:	d103      	bne.n	8005320 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800531c:	2b40      	cmp	r3, #64	@ 0x40
 800531e:	d108      	bne.n	8005332 <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 8005320:	6a3b      	ldr	r3, [r7, #32]
 8005322:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8005326:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800532c:	6a3a      	ldr	r2, [r7, #32]
 800532e:	4313      	orrs	r3, r2
 8005330:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005336:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	2b04      	cmp	r3, #4
 800533c:	d843      	bhi.n	80053c6 <HRTIM_TimingUnitWaveform_Config+0x226>
 800533e:	a201      	add	r2, pc, #4	@ (adr r2, 8005344 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 8005340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005344:	08005359 	.word	0x08005359
 8005348:	0800536f 	.word	0x0800536f
 800534c:	08005385 	.word	0x08005385
 8005350:	0800539b 	.word	0x0800539b
 8005354:	080053b1 	.word	0x080053b1
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800535e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005364:	005b      	lsls	r3, r3, #1
 8005366:	69fa      	ldr	r2, [r7, #28]
 8005368:	4313      	orrs	r3, r2
 800536a:	61fb      	str	r3, [r7, #28]
      break;
 800536c:	e02c      	b.n	80053c8 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005374:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	69fa      	ldr	r2, [r7, #28]
 800537e:	4313      	orrs	r3, r2
 8005380:	61fb      	str	r3, [r7, #28]
      break;
 8005382:	e021      	b.n	80053c8 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800538a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005390:	00db      	lsls	r3, r3, #3
 8005392:	69fa      	ldr	r2, [r7, #28]
 8005394:	4313      	orrs	r3, r2
 8005396:	61fb      	str	r3, [r7, #28]
      break;
 8005398:	e016      	b.n	80053c8 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80053a0:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a6:	011b      	lsls	r3, r3, #4
 80053a8:	69fa      	ldr	r2, [r7, #28]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	61fb      	str	r3, [r7, #28]
      break;
 80053ae:	e00b      	b.n	80053c8 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053b6:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053bc:	015b      	lsls	r3, r3, #5
 80053be:	69fa      	ldr	r2, [r7, #28]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	61fb      	str	r3, [r7, #28]
      break;
 80053c4:	e000      	b.n	80053c8 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 80053c6:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	3301      	adds	r3, #1
 80053d0:	01db      	lsls	r3, r3, #7
 80053d2:	4413      	add	r3, r2
 80053d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053d6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	01db      	lsls	r3, r3, #7
 80053e0:	4413      	add	r3, r2
 80053e2:	33e8      	adds	r3, #232	@ 0xe8
 80053e4:	69ba      	ldr	r2, [r7, #24]
 80053e6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	01db      	lsls	r3, r3, #7
 80053f0:	4413      	add	r3, r2
 80053f2:	33e4      	adds	r3, #228	@ 0xe4
 80053f4:	6a3a      	ldr	r2, [r7, #32]
 80053f6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	01db      	lsls	r3, r3, #7
 8005400:	4413      	add	r3, r2
 8005402:	33d4      	adds	r3, #212	@ 0xd4
 8005404:	697a      	ldr	r2, [r7, #20]
 8005406:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	69fa      	ldr	r2, [r7, #28]
 800540e:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005412:	bf00      	nop
 8005414:	372c      	adds	r7, #44	@ 0x2c
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop

08005420 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8005420:	b480      	push	{r7}
 8005422:	b089      	sub	sp, #36	@ 0x24
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 800542e:	2300      	movs	r3, #0
 8005430:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	01db      	lsls	r3, r3, #7
 800543a:	4413      	add	r3, r2
 800543c:	33e4      	adds	r3, #228	@ 0xe4
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	01db      	lsls	r3, r3, #7
 800544a:	4413      	add	r3, r2
 800544c:	33b8      	adds	r3, #184	@ 0xb8
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	617b      	str	r3, [r7, #20]

  switch (Output)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005458:	d04d      	beq.n	80054f6 <HRTIM_OutputConfig+0xd6>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005460:	d85e      	bhi.n	8005520 <HRTIM_OutputConfig+0x100>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005468:	d032      	beq.n	80054d0 <HRTIM_OutputConfig+0xb0>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005470:	d856      	bhi.n	8005520 <HRTIM_OutputConfig+0x100>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2b80      	cmp	r3, #128	@ 0x80
 8005476:	d03e      	beq.n	80054f6 <HRTIM_OutputConfig+0xd6>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2b80      	cmp	r3, #128	@ 0x80
 800547c:	d850      	bhi.n	8005520 <HRTIM_OutputConfig+0x100>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b40      	cmp	r3, #64	@ 0x40
 8005482:	d025      	beq.n	80054d0 <HRTIM_OutputConfig+0xb0>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2b40      	cmp	r3, #64	@ 0x40
 8005488:	d84a      	bhi.n	8005520 <HRTIM_OutputConfig+0x100>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2b01      	cmp	r3, #1
 800548e:	d01f      	beq.n	80054d0 <HRTIM_OutputConfig+0xb0>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d044      	beq.n	8005520 <HRTIM_OutputConfig+0x100>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b20      	cmp	r3, #32
 800549a:	d841      	bhi.n	8005520 <HRTIM_OutputConfig+0x100>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d33e      	bcc.n	8005520 <HRTIM_OutputConfig+0x100>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	3b02      	subs	r3, #2
 80054a6:	2201      	movs	r2, #1
 80054a8:	409a      	lsls	r2, r3
 80054aa:	4b48      	ldr	r3, [pc, #288]	@ (80055cc <HRTIM_OutputConfig+0x1ac>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	bf14      	ite	ne
 80054b2:	2301      	movne	r3, #1
 80054b4:	2300      	moveq	r3, #0
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d11c      	bne.n	80054f6 <HRTIM_OutputConfig+0xd6>
 80054bc:	f244 0304 	movw	r3, #16388	@ 0x4004
 80054c0:	4013      	ands	r3, r2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	bf14      	ite	ne
 80054c6:	2301      	movne	r3, #1
 80054c8:	2300      	moveq	r3, #0
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d027      	beq.n	8005520 <HRTIM_OutputConfig+0x100>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6819      	ldr	r1, [r3, #0]
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	685a      	ldr	r2, [r3, #4]
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	01db      	lsls	r3, r3, #7
 80054dc:	440b      	add	r3, r1
 80054de:	33bc      	adds	r3, #188	@ 0xbc
 80054e0:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6819      	ldr	r1, [r3, #0]
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	689a      	ldr	r2, [r3, #8]
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	01db      	lsls	r3, r3, #7
 80054ee:	440b      	add	r3, r1
 80054f0:	33c0      	adds	r3, #192	@ 0xc0
 80054f2:	601a      	str	r2, [r3, #0]
      break;
 80054f4:	e015      	b.n	8005522 <HRTIM_OutputConfig+0x102>
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6819      	ldr	r1, [r3, #0]
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	685a      	ldr	r2, [r3, #4]
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	01db      	lsls	r3, r3, #7
 8005502:	440b      	add	r3, r1
 8005504:	33c4      	adds	r3, #196	@ 0xc4
 8005506:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6819      	ldr	r1, [r3, #0]
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	689a      	ldr	r2, [r3, #8]
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	01db      	lsls	r3, r3, #7
 8005514:	440b      	add	r3, r1
 8005516:	33c8      	adds	r3, #200	@ 0xc8
 8005518:	601a      	str	r2, [r3, #0]
      shift = 16U;
 800551a:	2310      	movs	r3, #16
 800551c:	61bb      	str	r3, [r7, #24]
      break;
 800551e:	e000      	b.n	8005522 <HRTIM_OutputConfig+0x102>
    }

  default:
    break;
 8005520:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8005522:	22fe      	movs	r2, #254	@ 0xfe
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 800552a:	43db      	mvns	r3, r3
 800552c:	69fa      	ldr	r2, [r7, #28]
 800552e:	4013      	ands	r3, r2
 8005530:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	fa02 f303 	lsl.w	r3, r2, r3
 800553c:	69fa      	ldr	r2, [r7, #28]
 800553e:	4313      	orrs	r3, r2
 8005540:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	69fa      	ldr	r2, [r7, #28]
 800554e:	4313      	orrs	r3, r2
 8005550:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	691a      	ldr	r2, [r3, #16]
 8005556:	69bb      	ldr	r3, [r7, #24]
 8005558:	fa02 f303 	lsl.w	r3, r2, r3
 800555c:	69fa      	ldr	r2, [r7, #28]
 800555e:	4313      	orrs	r3, r2
 8005560:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	695a      	ldr	r2, [r3, #20]
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	fa02 f303 	lsl.w	r3, r2, r3
 800556c:	69fa      	ldr	r2, [r7, #28]
 800556e:	4313      	orrs	r3, r2
 8005570:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	699a      	ldr	r2, [r3, #24]
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	fa02 f303 	lsl.w	r3, r2, r3
 800557c:	69fa      	ldr	r2, [r7, #28]
 800557e:	4313      	orrs	r3, r2
 8005580:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	2b08      	cmp	r3, #8
 8005588:	d111      	bne.n	80055ae <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005590:	2b00      	cmp	r3, #0
 8005592:	d10c      	bne.n	80055ae <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800559a:	2b00      	cmp	r3, #0
 800559c:	d107      	bne.n	80055ae <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	69da      	ldr	r2, [r3, #28]
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	fa02 f303 	lsl.w	r3, r2, r3
 80055a8:	69fa      	ldr	r2, [r7, #28]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	01db      	lsls	r3, r3, #7
 80055b6:	4413      	add	r3, r2
 80055b8:	33e4      	adds	r3, #228	@ 0xe4
 80055ba:	69fa      	ldr	r2, [r7, #28]
 80055bc:	601a      	str	r2, [r3, #0]
}
 80055be:	bf00      	nop
 80055c0:	3724      	adds	r7, #36	@ 0x24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	40000041 	.word	0x40000041

080055d0 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	2b05      	cmp	r3, #5
 80055de:	d851      	bhi.n	8005684 <HRTIM_ForceRegistersUpdate+0xb4>
 80055e0:	a201      	add	r2, pc, #4	@ (adr r2, 80055e8 <HRTIM_ForceRegistersUpdate+0x18>)
 80055e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055e6:	bf00      	nop
 80055e8:	08005617 	.word	0x08005617
 80055ec:	0800562d 	.word	0x0800562d
 80055f0:	08005643 	.word	0x08005643
 80055f4:	08005659 	.word	0x08005659
 80055f8:	0800566f 	.word	0x0800566f
 80055fc:	08005601 	.word	0x08005601
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f042 0201 	orr.w	r2, r2, #1
 8005610:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005614:	e037      	b.n	8005686 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f042 0202 	orr.w	r2, r2, #2
 8005626:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800562a:	e02c      	b.n	8005686 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f042 0204 	orr.w	r2, r2, #4
 800563c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005640:	e021      	b.n	8005686 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0208 	orr.w	r2, r2, #8
 8005652:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005656:	e016      	b.n	8005686 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f042 0210 	orr.w	r2, r2, #16
 8005668:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800566c:	e00b      	b.n	8005686 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0220 	orr.w	r2, r2, #32
 800567e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005682:	e000      	b.n	8005686 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 8005684:	bf00      	nop
  }
}
 8005686:	bf00      	nop
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop

08005694 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800569a:	af00      	add	r7, sp, #0
 800569c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80056a4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056aa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d102      	bne.n	80056ba <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	f000 bff4 	b.w	80066a2 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f000 816d 	beq.w	80059aa <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80056d0:	4bb4      	ldr	r3, [pc, #720]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	f003 030c 	and.w	r3, r3, #12
 80056d8:	2b04      	cmp	r3, #4
 80056da:	d00c      	beq.n	80056f6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80056dc:	4bb1      	ldr	r3, [pc, #708]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f003 030c 	and.w	r3, r3, #12
 80056e4:	2b08      	cmp	r3, #8
 80056e6:	d157      	bne.n	8005798 <HAL_RCC_OscConfig+0x104>
 80056e8:	4bae      	ldr	r3, [pc, #696]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056f4:	d150      	bne.n	8005798 <HAL_RCC_OscConfig+0x104>
 80056f6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80056fa:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056fe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8005702:	fa93 f3a3 	rbit	r3, r3
 8005706:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800570a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800570e:	fab3 f383 	clz	r3, r3
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b3f      	cmp	r3, #63	@ 0x3f
 8005716:	d802      	bhi.n	800571e <HAL_RCC_OscConfig+0x8a>
 8005718:	4ba2      	ldr	r3, [pc, #648]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	e015      	b.n	800574a <HAL_RCC_OscConfig+0xb6>
 800571e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005722:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005726:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800572a:	fa93 f3a3 	rbit	r3, r3
 800572e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8005732:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005736:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800573a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800573e:	fa93 f3a3 	rbit	r3, r3
 8005742:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8005746:	4b97      	ldr	r3, [pc, #604]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 8005748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800574e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8005752:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8005756:	fa92 f2a2 	rbit	r2, r2
 800575a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800575e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8005762:	fab2 f282 	clz	r2, r2
 8005766:	b2d2      	uxtb	r2, r2
 8005768:	f042 0220 	orr.w	r2, r2, #32
 800576c:	b2d2      	uxtb	r2, r2
 800576e:	f002 021f 	and.w	r2, r2, #31
 8005772:	2101      	movs	r1, #1
 8005774:	fa01 f202 	lsl.w	r2, r1, r2
 8005778:	4013      	ands	r3, r2
 800577a:	2b00      	cmp	r3, #0
 800577c:	f000 8114 	beq.w	80059a8 <HAL_RCC_OscConfig+0x314>
 8005780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005784:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	f040 810b 	bne.w	80059a8 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	f000 bf85 	b.w	80066a2 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005798:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800579c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057a8:	d106      	bne.n	80057b8 <HAL_RCC_OscConfig+0x124>
 80057aa:	4b7e      	ldr	r3, [pc, #504]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a7d      	ldr	r2, [pc, #500]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80057b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057b4:	6013      	str	r3, [r2, #0]
 80057b6:	e036      	b.n	8005826 <HAL_RCC_OscConfig+0x192>
 80057b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057bc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d10c      	bne.n	80057e2 <HAL_RCC_OscConfig+0x14e>
 80057c8:	4b76      	ldr	r3, [pc, #472]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a75      	ldr	r2, [pc, #468]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80057ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057d2:	6013      	str	r3, [r2, #0]
 80057d4:	4b73      	ldr	r3, [pc, #460]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a72      	ldr	r2, [pc, #456]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80057da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057de:	6013      	str	r3, [r2, #0]
 80057e0:	e021      	b.n	8005826 <HAL_RCC_OscConfig+0x192>
 80057e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80057f2:	d10c      	bne.n	800580e <HAL_RCC_OscConfig+0x17a>
 80057f4:	4b6b      	ldr	r3, [pc, #428]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a6a      	ldr	r2, [pc, #424]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80057fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057fe:	6013      	str	r3, [r2, #0]
 8005800:	4b68      	ldr	r3, [pc, #416]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a67      	ldr	r2, [pc, #412]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 8005806:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800580a:	6013      	str	r3, [r2, #0]
 800580c:	e00b      	b.n	8005826 <HAL_RCC_OscConfig+0x192>
 800580e:	4b65      	ldr	r3, [pc, #404]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a64      	ldr	r2, [pc, #400]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 8005814:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005818:	6013      	str	r3, [r2, #0]
 800581a:	4b62      	ldr	r3, [pc, #392]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a61      	ldr	r2, [pc, #388]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 8005820:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005824:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005826:	4b5f      	ldr	r3, [pc, #380]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 8005828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582a:	f023 020f 	bic.w	r2, r3, #15
 800582e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005832:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	495a      	ldr	r1, [pc, #360]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 800583c:	4313      	orrs	r3, r2
 800583e:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005840:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005844:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d054      	beq.n	80058fa <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005850:	f7fd f85c 	bl	800290c <HAL_GetTick>
 8005854:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005858:	e00a      	b.n	8005870 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800585a:	f7fd f857 	bl	800290c <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	2b64      	cmp	r3, #100	@ 0x64
 8005868:	d902      	bls.n	8005870 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	f000 bf19 	b.w	80066a2 <HAL_RCC_OscConfig+0x100e>
 8005870:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005874:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005878:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800587c:	fa93 f3a3 	rbit	r3, r3
 8005880:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8005884:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005888:	fab3 f383 	clz	r3, r3
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005890:	d802      	bhi.n	8005898 <HAL_RCC_OscConfig+0x204>
 8005892:	4b44      	ldr	r3, [pc, #272]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	e015      	b.n	80058c4 <HAL_RCC_OscConfig+0x230>
 8005898:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800589c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80058a4:	fa93 f3a3 	rbit	r3, r3
 80058a8:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80058ac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80058b0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80058b4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80058b8:	fa93 f3a3 	rbit	r3, r3
 80058bc:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80058c0:	4b38      	ldr	r3, [pc, #224]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 80058c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80058c8:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80058cc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80058d0:	fa92 f2a2 	rbit	r2, r2
 80058d4:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80058d8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80058dc:	fab2 f282 	clz	r2, r2
 80058e0:	b2d2      	uxtb	r2, r2
 80058e2:	f042 0220 	orr.w	r2, r2, #32
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	f002 021f 	and.w	r2, r2, #31
 80058ec:	2101      	movs	r1, #1
 80058ee:	fa01 f202 	lsl.w	r2, r1, r2
 80058f2:	4013      	ands	r3, r2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d0b0      	beq.n	800585a <HAL_RCC_OscConfig+0x1c6>
 80058f8:	e057      	b.n	80059aa <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058fa:	f7fd f807 	bl	800290c <HAL_GetTick>
 80058fe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005902:	e00a      	b.n	800591a <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005904:	f7fd f802 	bl	800290c <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b64      	cmp	r3, #100	@ 0x64
 8005912:	d902      	bls.n	800591a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	f000 bec4 	b.w	80066a2 <HAL_RCC_OscConfig+0x100e>
 800591a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800591e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005922:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8005926:	fa93 f3a3 	rbit	r3, r3
 800592a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800592e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005932:	fab3 f383 	clz	r3, r3
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b3f      	cmp	r3, #63	@ 0x3f
 800593a:	d802      	bhi.n	8005942 <HAL_RCC_OscConfig+0x2ae>
 800593c:	4b19      	ldr	r3, [pc, #100]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	e015      	b.n	800596e <HAL_RCC_OscConfig+0x2da>
 8005942:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005946:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800594a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800594e:	fa93 f3a3 	rbit	r3, r3
 8005952:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8005956:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800595a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800595e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8005962:	fa93 f3a3 	rbit	r3, r3
 8005966:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800596a:	4b0e      	ldr	r3, [pc, #56]	@ (80059a4 <HAL_RCC_OscConfig+0x310>)
 800596c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005972:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8005976:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800597a:	fa92 f2a2 	rbit	r2, r2
 800597e:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8005982:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8005986:	fab2 f282 	clz	r2, r2
 800598a:	b2d2      	uxtb	r2, r2
 800598c:	f042 0220 	orr.w	r2, r2, #32
 8005990:	b2d2      	uxtb	r2, r2
 8005992:	f002 021f 	and.w	r2, r2, #31
 8005996:	2101      	movs	r1, #1
 8005998:	fa01 f202 	lsl.w	r2, r1, r2
 800599c:	4013      	ands	r3, r2
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1b0      	bne.n	8005904 <HAL_RCC_OscConfig+0x270>
 80059a2:	e002      	b.n	80059aa <HAL_RCC_OscConfig+0x316>
 80059a4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f000 816c 	beq.w	8005c98 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80059c0:	4bcc      	ldr	r3, [pc, #816]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f003 030c 	and.w	r3, r3, #12
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00b      	beq.n	80059e4 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80059cc:	4bc9      	ldr	r3, [pc, #804]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	f003 030c 	and.w	r3, r3, #12
 80059d4:	2b08      	cmp	r3, #8
 80059d6:	d16d      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x420>
 80059d8:	4bc6      	ldr	r3, [pc, #792]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d167      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x420>
 80059e4:	2302      	movs	r3, #2
 80059e6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ea:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80059ee:	fa93 f3a3 	rbit	r3, r3
 80059f2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80059f6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059fa:	fab3 f383 	clz	r3, r3
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	2b3f      	cmp	r3, #63	@ 0x3f
 8005a02:	d802      	bhi.n	8005a0a <HAL_RCC_OscConfig+0x376>
 8005a04:	4bbb      	ldr	r3, [pc, #748]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	e013      	b.n	8005a32 <HAL_RCC_OscConfig+0x39e>
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a10:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8005a14:	fa93 f3a3 	rbit	r3, r3
 8005a18:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8005a1c:	2302      	movs	r3, #2
 8005a1e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8005a22:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8005a26:	fa93 f3a3 	rbit	r3, r3
 8005a2a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8005a2e:	4bb1      	ldr	r3, [pc, #708]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 8005a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a32:	2202      	movs	r2, #2
 8005a34:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8005a38:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8005a3c:	fa92 f2a2 	rbit	r2, r2
 8005a40:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8005a44:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005a48:	fab2 f282 	clz	r2, r2
 8005a4c:	b2d2      	uxtb	r2, r2
 8005a4e:	f042 0220 	orr.w	r2, r2, #32
 8005a52:	b2d2      	uxtb	r2, r2
 8005a54:	f002 021f 	and.w	r2, r2, #31
 8005a58:	2101      	movs	r1, #1
 8005a5a:	fa01 f202 	lsl.w	r2, r1, r2
 8005a5e:	4013      	ands	r3, r2
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00a      	beq.n	8005a7a <HAL_RCC_OscConfig+0x3e6>
 8005a64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d002      	beq.n	8005a7a <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	f000 be14 	b.w	80066a2 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a7a:	4b9e      	ldr	r3, [pc, #632]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	21f8      	movs	r1, #248	@ 0xf8
 8005a90:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a94:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8005a98:	fa91 f1a1 	rbit	r1, r1
 8005a9c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8005aa0:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8005aa4:	fab1 f181 	clz	r1, r1
 8005aa8:	b2c9      	uxtb	r1, r1
 8005aaa:	408b      	lsls	r3, r1
 8005aac:	4991      	ldr	r1, [pc, #580]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ab2:	e0f1      	b.n	8005c98 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ab4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ab8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f000 8083 	beq.w	8005bcc <HAL_RCC_OscConfig+0x538>
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005acc:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005ad0:	fa93 f3a3 	rbit	r3, r3
 8005ad4:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8005ad8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005adc:	fab3 f383 	clz	r3, r3
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005ae6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	461a      	mov	r2, r3
 8005aee:	2301      	movs	r3, #1
 8005af0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005af2:	f7fc ff0b 	bl	800290c <HAL_GetTick>
 8005af6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005afa:	e00a      	b.n	8005b12 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005afc:	f7fc ff06 	bl	800290c <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d902      	bls.n	8005b12 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	f000 bdc8 	b.w	80066a2 <HAL_RCC_OscConfig+0x100e>
 8005b12:	2302      	movs	r3, #2
 8005b14:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b18:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005b1c:	fa93 f3a3 	rbit	r3, r3
 8005b20:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8005b24:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b28:	fab3 f383 	clz	r3, r3
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005b30:	d802      	bhi.n	8005b38 <HAL_RCC_OscConfig+0x4a4>
 8005b32:	4b70      	ldr	r3, [pc, #448]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	e013      	b.n	8005b60 <HAL_RCC_OscConfig+0x4cc>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b3e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005b42:	fa93 f3a3 	rbit	r3, r3
 8005b46:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005b50:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005b54:	fa93 f3a3 	rbit	r3, r3
 8005b58:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8005b5c:	4b65      	ldr	r3, [pc, #404]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 8005b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b60:	2202      	movs	r2, #2
 8005b62:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8005b66:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8005b6a:	fa92 f2a2 	rbit	r2, r2
 8005b6e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8005b72:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8005b76:	fab2 f282 	clz	r2, r2
 8005b7a:	b2d2      	uxtb	r2, r2
 8005b7c:	f042 0220 	orr.w	r2, r2, #32
 8005b80:	b2d2      	uxtb	r2, r2
 8005b82:	f002 021f 	and.w	r2, r2, #31
 8005b86:	2101      	movs	r1, #1
 8005b88:	fa01 f202 	lsl.w	r2, r1, r2
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d0b4      	beq.n	8005afc <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b92:	4b58      	ldr	r3, [pc, #352]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	21f8      	movs	r1, #248	@ 0xf8
 8005ba8:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bac:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8005bb0:	fa91 f1a1 	rbit	r1, r1
 8005bb4:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8005bb8:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8005bbc:	fab1 f181 	clz	r1, r1
 8005bc0:	b2c9      	uxtb	r1, r1
 8005bc2:	408b      	lsls	r3, r1
 8005bc4:	494b      	ldr	r1, [pc, #300]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	600b      	str	r3, [r1, #0]
 8005bca:	e065      	b.n	8005c98 <HAL_RCC_OscConfig+0x604>
 8005bcc:	2301      	movs	r3, #1
 8005bce:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bd2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005bd6:	fa93 f3a3 	rbit	r3, r3
 8005bda:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8005bde:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005be2:	fab3 f383 	clz	r3, r3
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005bec:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bf8:	f7fc fe88 	bl	800290c <HAL_GetTick>
 8005bfc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c00:	e00a      	b.n	8005c18 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c02:	f7fc fe83 	bl	800290c <HAL_GetTick>
 8005c06:	4602      	mov	r2, r0
 8005c08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d902      	bls.n	8005c18 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	f000 bd45 	b.w	80066a2 <HAL_RCC_OscConfig+0x100e>
 8005c18:	2302      	movs	r3, #2
 8005c1a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c1e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005c22:	fa93 f3a3 	rbit	r3, r3
 8005c26:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8005c2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c2e:	fab3 f383 	clz	r3, r3
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b3f      	cmp	r3, #63	@ 0x3f
 8005c36:	d802      	bhi.n	8005c3e <HAL_RCC_OscConfig+0x5aa>
 8005c38:	4b2e      	ldr	r3, [pc, #184]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	e013      	b.n	8005c66 <HAL_RCC_OscConfig+0x5d2>
 8005c3e:	2302      	movs	r3, #2
 8005c40:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005c48:	fa93 f3a3 	rbit	r3, r3
 8005c4c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8005c50:	2302      	movs	r3, #2
 8005c52:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8005c56:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005c5a:	fa93 f3a3 	rbit	r3, r3
 8005c5e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8005c62:	4b24      	ldr	r3, [pc, #144]	@ (8005cf4 <HAL_RCC_OscConfig+0x660>)
 8005c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c66:	2202      	movs	r2, #2
 8005c68:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8005c6c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8005c70:	fa92 f2a2 	rbit	r2, r2
 8005c74:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8005c78:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8005c7c:	fab2 f282 	clz	r2, r2
 8005c80:	b2d2      	uxtb	r2, r2
 8005c82:	f042 0220 	orr.w	r2, r2, #32
 8005c86:	b2d2      	uxtb	r2, r2
 8005c88:	f002 021f 	and.w	r2, r2, #31
 8005c8c:	2101      	movs	r1, #1
 8005c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8005c92:	4013      	ands	r3, r2
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1b4      	bne.n	8005c02 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c9c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0308 	and.w	r3, r3, #8
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 8115 	beq.w	8005ed8 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005cb2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d07e      	beq.n	8005dbc <HAL_RCC_OscConfig+0x728>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005cc8:	fa93 f3a3 	rbit	r3, r3
 8005ccc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8005cd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cd4:	fab3 f383 	clz	r3, r3
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	461a      	mov	r2, r3
 8005cdc:	4b06      	ldr	r3, [pc, #24]	@ (8005cf8 <HAL_RCC_OscConfig+0x664>)
 8005cde:	4413      	add	r3, r2
 8005ce0:	009b      	lsls	r3, r3, #2
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ce8:	f7fc fe10 	bl	800290c <HAL_GetTick>
 8005cec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cf0:	e00f      	b.n	8005d12 <HAL_RCC_OscConfig+0x67e>
 8005cf2:	bf00      	nop
 8005cf4:	40021000 	.word	0x40021000
 8005cf8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005cfc:	f7fc fe06 	bl	800290c <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d902      	bls.n	8005d12 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	f000 bcc8 	b.w	80066a2 <HAL_RCC_OscConfig+0x100e>
 8005d12:	2302      	movs	r3, #2
 8005d14:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d18:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8005d1c:	fa93 f3a3 	rbit	r3, r3
 8005d20:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d28:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005d2c:	2202      	movs	r2, #2
 8005d2e:	601a      	str	r2, [r3, #0]
 8005d30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d34:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	fa93 f2a3 	rbit	r2, r3
 8005d3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d46:	601a      	str	r2, [r3, #0]
 8005d48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d50:	2202      	movs	r2, #2
 8005d52:	601a      	str	r2, [r3, #0]
 8005d54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	fa93 f2a3 	rbit	r2, r3
 8005d62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d66:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005d6a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d6c:	4bb0      	ldr	r3, [pc, #704]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005d6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d74:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8005d78:	2102      	movs	r1, #2
 8005d7a:	6019      	str	r1, [r3, #0]
 8005d7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d80:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	fa93 f1a3 	rbit	r1, r3
 8005d8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d8e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005d92:	6019      	str	r1, [r3, #0]
  return result;
 8005d94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d98:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	fab3 f383 	clz	r3, r3
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	f003 031f 	and.w	r3, r3, #31
 8005dae:	2101      	movs	r1, #1
 8005db0:	fa01 f303 	lsl.w	r3, r1, r3
 8005db4:	4013      	ands	r3, r2
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d0a0      	beq.n	8005cfc <HAL_RCC_OscConfig+0x668>
 8005dba:	e08d      	b.n	8005ed8 <HAL_RCC_OscConfig+0x844>
 8005dbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005dc0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005dcc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	fa93 f2a3 	rbit	r2, r3
 8005dd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005dda:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005dde:	601a      	str	r2, [r3, #0]
  return result;
 8005de0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005de4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005de8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005dea:	fab3 f383 	clz	r3, r3
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	461a      	mov	r2, r3
 8005df2:	4b90      	ldr	r3, [pc, #576]	@ (8006034 <HAL_RCC_OscConfig+0x9a0>)
 8005df4:	4413      	add	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	461a      	mov	r2, r3
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dfe:	f7fc fd85 	bl	800290c <HAL_GetTick>
 8005e02:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e06:	e00a      	b.n	8005e1e <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e08:	f7fc fd80 	bl	800290c <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d902      	bls.n	8005e1e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	f000 bc42 	b.w	80066a2 <HAL_RCC_OscConfig+0x100e>
 8005e1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e22:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8005e26:	2202      	movs	r2, #2
 8005e28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e2e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	fa93 f2a3 	rbit	r2, r3
 8005e38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e3c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005e40:	601a      	str	r2, [r3, #0]
 8005e42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e46:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8005e4a:	2202      	movs	r2, #2
 8005e4c:	601a      	str	r2, [r3, #0]
 8005e4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e52:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	fa93 f2a3 	rbit	r2, r3
 8005e5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e60:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8005e64:	601a      	str	r2, [r3, #0]
 8005e66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e6a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8005e6e:	2202      	movs	r2, #2
 8005e70:	601a      	str	r2, [r3, #0]
 8005e72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e76:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	fa93 f2a3 	rbit	r2, r3
 8005e80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e84:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8005e88:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e8a:	4b69      	ldr	r3, [pc, #420]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005e8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e92:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8005e96:	2102      	movs	r1, #2
 8005e98:	6019      	str	r1, [r3, #0]
 8005e9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e9e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	fa93 f1a3 	rbit	r1, r3
 8005ea8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005eac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005eb0:	6019      	str	r1, [r3, #0]
  return result;
 8005eb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005eb6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	fab3 f383 	clz	r3, r3
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	f003 031f 	and.w	r3, r3, #31
 8005ecc:	2101      	movs	r1, #1
 8005ece:	fa01 f303 	lsl.w	r3, r1, r3
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d197      	bne.n	8005e08 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ed8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005edc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0304 	and.w	r3, r3, #4
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f000 819e 	beq.w	800622a <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ef4:	4b4e      	ldr	r3, [pc, #312]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005ef6:	69db      	ldr	r3, [r3, #28]
 8005ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d116      	bne.n	8005f2e <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f00:	4b4b      	ldr	r3, [pc, #300]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005f02:	69db      	ldr	r3, [r3, #28]
 8005f04:	4a4a      	ldr	r2, [pc, #296]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005f06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f0a:	61d3      	str	r3, [r2, #28]
 8005f0c:	4b48      	ldr	r3, [pc, #288]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005f0e:	69db      	ldr	r3, [r3, #28]
 8005f10:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8005f14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f18:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8005f1c:	601a      	str	r2, [r3, #0]
 8005f1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f22:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8005f26:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f2e:	4b42      	ldr	r3, [pc, #264]	@ (8006038 <HAL_RCC_OscConfig+0x9a4>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d11a      	bne.n	8005f70 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f3a:	4b3f      	ldr	r3, [pc, #252]	@ (8006038 <HAL_RCC_OscConfig+0x9a4>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a3e      	ldr	r2, [pc, #248]	@ (8006038 <HAL_RCC_OscConfig+0x9a4>)
 8005f40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f44:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f46:	f7fc fce1 	bl	800290c <HAL_GetTick>
 8005f4a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f4e:	e009      	b.n	8005f64 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f50:	f7fc fcdc 	bl	800290c <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	2b64      	cmp	r3, #100	@ 0x64
 8005f5e:	d901      	bls.n	8005f64 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e39e      	b.n	80066a2 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f64:	4b34      	ldr	r3, [pc, #208]	@ (8006038 <HAL_RCC_OscConfig+0x9a4>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d0ef      	beq.n	8005f50 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f74:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d106      	bne.n	8005f8e <HAL_RCC_OscConfig+0x8fa>
 8005f80:	4b2b      	ldr	r3, [pc, #172]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	4a2a      	ldr	r2, [pc, #168]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005f86:	f043 0301 	orr.w	r3, r3, #1
 8005f8a:	6213      	str	r3, [r2, #32]
 8005f8c:	e035      	b.n	8005ffa <HAL_RCC_OscConfig+0x966>
 8005f8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f92:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10c      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x924>
 8005f9e:	4b24      	ldr	r3, [pc, #144]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005fa0:	6a1b      	ldr	r3, [r3, #32]
 8005fa2:	4a23      	ldr	r2, [pc, #140]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005fa4:	f023 0301 	bic.w	r3, r3, #1
 8005fa8:	6213      	str	r3, [r2, #32]
 8005faa:	4b21      	ldr	r3, [pc, #132]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	4a20      	ldr	r2, [pc, #128]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005fb0:	f023 0304 	bic.w	r3, r3, #4
 8005fb4:	6213      	str	r3, [r2, #32]
 8005fb6:	e020      	b.n	8005ffa <HAL_RCC_OscConfig+0x966>
 8005fb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fbc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	2b05      	cmp	r3, #5
 8005fc6:	d10c      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x94e>
 8005fc8:	4b19      	ldr	r3, [pc, #100]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005fca:	6a1b      	ldr	r3, [r3, #32]
 8005fcc:	4a18      	ldr	r2, [pc, #96]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005fce:	f043 0304 	orr.w	r3, r3, #4
 8005fd2:	6213      	str	r3, [r2, #32]
 8005fd4:	4b16      	ldr	r3, [pc, #88]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005fd6:	6a1b      	ldr	r3, [r3, #32]
 8005fd8:	4a15      	ldr	r2, [pc, #84]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005fda:	f043 0301 	orr.w	r3, r3, #1
 8005fde:	6213      	str	r3, [r2, #32]
 8005fe0:	e00b      	b.n	8005ffa <HAL_RCC_OscConfig+0x966>
 8005fe2:	4b13      	ldr	r3, [pc, #76]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
 8005fe6:	4a12      	ldr	r2, [pc, #72]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005fe8:	f023 0301 	bic.w	r3, r3, #1
 8005fec:	6213      	str	r3, [r2, #32]
 8005fee:	4b10      	ldr	r3, [pc, #64]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005ff0:	6a1b      	ldr	r3, [r3, #32]
 8005ff2:	4a0f      	ldr	r2, [pc, #60]	@ (8006030 <HAL_RCC_OscConfig+0x99c>)
 8005ff4:	f023 0304 	bic.w	r3, r3, #4
 8005ff8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ffa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ffe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	2b00      	cmp	r3, #0
 8006008:	f000 8087 	beq.w	800611a <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800600c:	f7fc fc7e 	bl	800290c <HAL_GetTick>
 8006010:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006014:	e012      	b.n	800603c <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006016:	f7fc fc79 	bl	800290c <HAL_GetTick>
 800601a:	4602      	mov	r2, r0
 800601c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006026:	4293      	cmp	r3, r2
 8006028:	d908      	bls.n	800603c <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e339      	b.n	80066a2 <HAL_RCC_OscConfig+0x100e>
 800602e:	bf00      	nop
 8006030:	40021000 	.word	0x40021000
 8006034:	10908120 	.word	0x10908120
 8006038:	40007000 	.word	0x40007000
 800603c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006040:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8006044:	2202      	movs	r2, #2
 8006046:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800604c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	fa93 f2a3 	rbit	r2, r3
 8006056:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800605a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800605e:	601a      	str	r2, [r3, #0]
 8006060:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006064:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006068:	2202      	movs	r2, #2
 800606a:	601a      	str	r2, [r3, #0]
 800606c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006070:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	fa93 f2a3 	rbit	r2, r3
 800607a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800607e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8006082:	601a      	str	r2, [r3, #0]
  return result;
 8006084:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006088:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800608c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800608e:	fab3 f383 	clz	r3, r3
 8006092:	b2db      	uxtb	r3, r3
 8006094:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8006098:	b2db      	uxtb	r3, r3
 800609a:	2b00      	cmp	r3, #0
 800609c:	d102      	bne.n	80060a4 <HAL_RCC_OscConfig+0xa10>
 800609e:	4b98      	ldr	r3, [pc, #608]	@ (8006300 <HAL_RCC_OscConfig+0xc6c>)
 80060a0:	6a1b      	ldr	r3, [r3, #32]
 80060a2:	e013      	b.n	80060cc <HAL_RCC_OscConfig+0xa38>
 80060a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060a8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80060ac:	2202      	movs	r2, #2
 80060ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060b4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	fa93 f2a3 	rbit	r2, r3
 80060be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060c2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80060c6:	601a      	str	r2, [r3, #0]
 80060c8:	4b8d      	ldr	r3, [pc, #564]	@ (8006300 <HAL_RCC_OscConfig+0xc6c>)
 80060ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80060d0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80060d4:	2102      	movs	r1, #2
 80060d6:	6011      	str	r1, [r2, #0]
 80060d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80060dc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80060e0:	6812      	ldr	r2, [r2, #0]
 80060e2:	fa92 f1a2 	rbit	r1, r2
 80060e6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80060ea:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80060ee:	6011      	str	r1, [r2, #0]
  return result;
 80060f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80060f4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80060f8:	6812      	ldr	r2, [r2, #0]
 80060fa:	fab2 f282 	clz	r2, r2
 80060fe:	b2d2      	uxtb	r2, r2
 8006100:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006104:	b2d2      	uxtb	r2, r2
 8006106:	f002 021f 	and.w	r2, r2, #31
 800610a:	2101      	movs	r1, #1
 800610c:	fa01 f202 	lsl.w	r2, r1, r2
 8006110:	4013      	ands	r3, r2
 8006112:	2b00      	cmp	r3, #0
 8006114:	f43f af7f 	beq.w	8006016 <HAL_RCC_OscConfig+0x982>
 8006118:	e07d      	b.n	8006216 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800611a:	f7fc fbf7 	bl	800290c <HAL_GetTick>
 800611e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006122:	e00b      	b.n	800613c <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006124:	f7fc fbf2 	bl	800290c <HAL_GetTick>
 8006128:	4602      	mov	r2, r0
 800612a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006134:	4293      	cmp	r3, r2
 8006136:	d901      	bls.n	800613c <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8006138:	2303      	movs	r3, #3
 800613a:	e2b2      	b.n	80066a2 <HAL_RCC_OscConfig+0x100e>
 800613c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006140:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006144:	2202      	movs	r2, #2
 8006146:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006148:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800614c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	fa93 f2a3 	rbit	r2, r3
 8006156:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800615a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800615e:	601a      	str	r2, [r3, #0]
 8006160:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006164:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8006168:	2202      	movs	r2, #2
 800616a:	601a      	str	r2, [r3, #0]
 800616c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006170:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	fa93 f2a3 	rbit	r2, r3
 800617a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800617e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8006182:	601a      	str	r2, [r3, #0]
  return result;
 8006184:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006188:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800618c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800618e:	fab3 f383 	clz	r3, r3
 8006192:	b2db      	uxtb	r3, r3
 8006194:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8006198:	b2db      	uxtb	r3, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d102      	bne.n	80061a4 <HAL_RCC_OscConfig+0xb10>
 800619e:	4b58      	ldr	r3, [pc, #352]	@ (8006300 <HAL_RCC_OscConfig+0xc6c>)
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	e013      	b.n	80061cc <HAL_RCC_OscConfig+0xb38>
 80061a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80061a8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80061ac:	2202      	movs	r2, #2
 80061ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80061b4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	fa93 f2a3 	rbit	r2, r3
 80061be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80061c2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80061c6:	601a      	str	r2, [r3, #0]
 80061c8:	4b4d      	ldr	r3, [pc, #308]	@ (8006300 <HAL_RCC_OscConfig+0xc6c>)
 80061ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80061d0:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80061d4:	2102      	movs	r1, #2
 80061d6:	6011      	str	r1, [r2, #0]
 80061d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80061dc:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80061e0:	6812      	ldr	r2, [r2, #0]
 80061e2:	fa92 f1a2 	rbit	r1, r2
 80061e6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80061ea:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80061ee:	6011      	str	r1, [r2, #0]
  return result;
 80061f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80061f4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80061f8:	6812      	ldr	r2, [r2, #0]
 80061fa:	fab2 f282 	clz	r2, r2
 80061fe:	b2d2      	uxtb	r2, r2
 8006200:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006204:	b2d2      	uxtb	r2, r2
 8006206:	f002 021f 	and.w	r2, r2, #31
 800620a:	2101      	movs	r1, #1
 800620c:	fa01 f202 	lsl.w	r2, r1, r2
 8006210:	4013      	ands	r3, r2
 8006212:	2b00      	cmp	r3, #0
 8006214:	d186      	bne.n	8006124 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006216:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800621a:	2b01      	cmp	r3, #1
 800621c:	d105      	bne.n	800622a <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800621e:	4b38      	ldr	r3, [pc, #224]	@ (8006300 <HAL_RCC_OscConfig+0xc6c>)
 8006220:	69db      	ldr	r3, [r3, #28]
 8006222:	4a37      	ldr	r2, [pc, #220]	@ (8006300 <HAL_RCC_OscConfig+0xc6c>)
 8006224:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006228:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800622a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800622e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	2b00      	cmp	r3, #0
 8006238:	f000 8232 	beq.w	80066a0 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800623c:	4b30      	ldr	r3, [pc, #192]	@ (8006300 <HAL_RCC_OscConfig+0xc6c>)
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f003 030c 	and.w	r3, r3, #12
 8006244:	2b08      	cmp	r3, #8
 8006246:	f000 8201 	beq.w	800664c <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800624a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800624e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	2b02      	cmp	r3, #2
 8006258:	f040 8157 	bne.w	800650a <HAL_RCC_OscConfig+0xe76>
 800625c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006260:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8006264:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006268:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800626a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800626e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	fa93 f2a3 	rbit	r2, r3
 8006278:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800627c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8006280:	601a      	str	r2, [r3, #0]
  return result;
 8006282:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006286:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800628a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800628c:	fab3 f383 	clz	r3, r3
 8006290:	b2db      	uxtb	r3, r3
 8006292:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006296:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	461a      	mov	r2, r3
 800629e:	2300      	movs	r3, #0
 80062a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062a2:	f7fc fb33 	bl	800290c <HAL_GetTick>
 80062a6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062aa:	e009      	b.n	80062c0 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062ac:	f7fc fb2e 	bl	800290c <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80062b6:	1ad3      	subs	r3, r2, r3
 80062b8:	2b02      	cmp	r3, #2
 80062ba:	d901      	bls.n	80062c0 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80062bc:	2303      	movs	r3, #3
 80062be:	e1f0      	b.n	80066a2 <HAL_RCC_OscConfig+0x100e>
 80062c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062c4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80062c8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80062cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062d2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	fa93 f2a3 	rbit	r2, r3
 80062dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062e0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80062e4:	601a      	str	r2, [r3, #0]
  return result;
 80062e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062ea:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80062ee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062f0:	fab3 f383 	clz	r3, r3
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b3f      	cmp	r3, #63	@ 0x3f
 80062f8:	d804      	bhi.n	8006304 <HAL_RCC_OscConfig+0xc70>
 80062fa:	4b01      	ldr	r3, [pc, #4]	@ (8006300 <HAL_RCC_OscConfig+0xc6c>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	e029      	b.n	8006354 <HAL_RCC_OscConfig+0xcc0>
 8006300:	40021000 	.word	0x40021000
 8006304:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006308:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800630c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006310:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006312:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006316:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	fa93 f2a3 	rbit	r2, r3
 8006320:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006324:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8006328:	601a      	str	r2, [r3, #0]
 800632a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800632e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8006332:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006336:	601a      	str	r2, [r3, #0]
 8006338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800633c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	fa93 f2a3 	rbit	r2, r3
 8006346:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800634a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800634e:	601a      	str	r2, [r3, #0]
 8006350:	4bc3      	ldr	r3, [pc, #780]	@ (8006660 <HAL_RCC_OscConfig+0xfcc>)
 8006352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006354:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006358:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800635c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8006360:	6011      	str	r1, [r2, #0]
 8006362:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006366:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800636a:	6812      	ldr	r2, [r2, #0]
 800636c:	fa92 f1a2 	rbit	r1, r2
 8006370:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006374:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8006378:	6011      	str	r1, [r2, #0]
  return result;
 800637a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800637e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8006382:	6812      	ldr	r2, [r2, #0]
 8006384:	fab2 f282 	clz	r2, r2
 8006388:	b2d2      	uxtb	r2, r2
 800638a:	f042 0220 	orr.w	r2, r2, #32
 800638e:	b2d2      	uxtb	r2, r2
 8006390:	f002 021f 	and.w	r2, r2, #31
 8006394:	2101      	movs	r1, #1
 8006396:	fa01 f202 	lsl.w	r2, r1, r2
 800639a:	4013      	ands	r3, r2
 800639c:	2b00      	cmp	r3, #0
 800639e:	d185      	bne.n	80062ac <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063a0:	4baf      	ldr	r3, [pc, #700]	@ (8006660 <HAL_RCC_OscConfig+0xfcc>)
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80063a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80063b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	430b      	orrs	r3, r1
 80063c2:	49a7      	ldr	r1, [pc, #668]	@ (8006660 <HAL_RCC_OscConfig+0xfcc>)
 80063c4:	4313      	orrs	r3, r2
 80063c6:	604b      	str	r3, [r1, #4]
 80063c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063cc:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80063d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80063d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063da:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	fa93 f2a3 	rbit	r2, r3
 80063e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063e8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80063ec:	601a      	str	r2, [r3, #0]
  return result;
 80063ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063f2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80063f6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063f8:	fab3 f383 	clz	r3, r3
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006402:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006406:	009b      	lsls	r3, r3, #2
 8006408:	461a      	mov	r2, r3
 800640a:	2301      	movs	r3, #1
 800640c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800640e:	f7fc fa7d 	bl	800290c <HAL_GetTick>
 8006412:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006416:	e009      	b.n	800642c <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006418:	f7fc fa78 	bl	800290c <HAL_GetTick>
 800641c:	4602      	mov	r2, r0
 800641e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006422:	1ad3      	subs	r3, r2, r3
 8006424:	2b02      	cmp	r3, #2
 8006426:	d901      	bls.n	800642c <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8006428:	2303      	movs	r3, #3
 800642a:	e13a      	b.n	80066a2 <HAL_RCC_OscConfig+0x100e>
 800642c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006430:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8006434:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006438:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800643a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800643e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	fa93 f2a3 	rbit	r2, r3
 8006448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800644c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006450:	601a      	str	r2, [r3, #0]
  return result;
 8006452:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006456:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800645a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800645c:	fab3 f383 	clz	r3, r3
 8006460:	b2db      	uxtb	r3, r3
 8006462:	2b3f      	cmp	r3, #63	@ 0x3f
 8006464:	d802      	bhi.n	800646c <HAL_RCC_OscConfig+0xdd8>
 8006466:	4b7e      	ldr	r3, [pc, #504]	@ (8006660 <HAL_RCC_OscConfig+0xfcc>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	e027      	b.n	80064bc <HAL_RCC_OscConfig+0xe28>
 800646c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006470:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006474:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006478:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800647a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800647e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	fa93 f2a3 	rbit	r2, r3
 8006488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800648c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006490:	601a      	str	r2, [r3, #0]
 8006492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006496:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800649a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800649e:	601a      	str	r2, [r3, #0]
 80064a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064a4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	fa93 f2a3 	rbit	r2, r3
 80064ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064b2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80064b6:	601a      	str	r2, [r3, #0]
 80064b8:	4b69      	ldr	r3, [pc, #420]	@ (8006660 <HAL_RCC_OscConfig+0xfcc>)
 80064ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80064c0:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80064c4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80064c8:	6011      	str	r1, [r2, #0]
 80064ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80064ce:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80064d2:	6812      	ldr	r2, [r2, #0]
 80064d4:	fa92 f1a2 	rbit	r1, r2
 80064d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80064dc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80064e0:	6011      	str	r1, [r2, #0]
  return result;
 80064e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80064e6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80064ea:	6812      	ldr	r2, [r2, #0]
 80064ec:	fab2 f282 	clz	r2, r2
 80064f0:	b2d2      	uxtb	r2, r2
 80064f2:	f042 0220 	orr.w	r2, r2, #32
 80064f6:	b2d2      	uxtb	r2, r2
 80064f8:	f002 021f 	and.w	r2, r2, #31
 80064fc:	2101      	movs	r1, #1
 80064fe:	fa01 f202 	lsl.w	r2, r1, r2
 8006502:	4013      	ands	r3, r2
 8006504:	2b00      	cmp	r3, #0
 8006506:	d087      	beq.n	8006418 <HAL_RCC_OscConfig+0xd84>
 8006508:	e0ca      	b.n	80066a0 <HAL_RCC_OscConfig+0x100c>
 800650a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800650e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8006512:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006516:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006518:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800651c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	fa93 f2a3 	rbit	r2, r3
 8006526:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800652a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800652e:	601a      	str	r2, [r3, #0]
  return result;
 8006530:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006534:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006538:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800653a:	fab3 f383 	clz	r3, r3
 800653e:	b2db      	uxtb	r3, r3
 8006540:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006544:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	461a      	mov	r2, r3
 800654c:	2300      	movs	r3, #0
 800654e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006550:	f7fc f9dc 	bl	800290c <HAL_GetTick>
 8006554:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006558:	e009      	b.n	800656e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800655a:	f7fc f9d7 	bl	800290c <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	2b02      	cmp	r3, #2
 8006568:	d901      	bls.n	800656e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e099      	b.n	80066a2 <HAL_RCC_OscConfig+0x100e>
 800656e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006572:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8006576:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800657a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800657c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006580:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	fa93 f2a3 	rbit	r2, r3
 800658a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800658e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006592:	601a      	str	r2, [r3, #0]
  return result;
 8006594:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006598:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800659c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800659e:	fab3 f383 	clz	r3, r3
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80065a6:	d802      	bhi.n	80065ae <HAL_RCC_OscConfig+0xf1a>
 80065a8:	4b2d      	ldr	r3, [pc, #180]	@ (8006660 <HAL_RCC_OscConfig+0xfcc>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	e027      	b.n	80065fe <HAL_RCC_OscConfig+0xf6a>
 80065ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065b2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80065b6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80065ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065c0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	fa93 f2a3 	rbit	r2, r3
 80065ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065ce:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80065d2:	601a      	str	r2, [r3, #0]
 80065d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065d8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80065dc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80065e0:	601a      	str	r2, [r3, #0]
 80065e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065e6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	fa93 f2a3 	rbit	r2, r3
 80065f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065f4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80065f8:	601a      	str	r2, [r3, #0]
 80065fa:	4b19      	ldr	r3, [pc, #100]	@ (8006660 <HAL_RCC_OscConfig+0xfcc>)
 80065fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065fe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006602:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8006606:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800660a:	6011      	str	r1, [r2, #0]
 800660c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006610:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8006614:	6812      	ldr	r2, [r2, #0]
 8006616:	fa92 f1a2 	rbit	r1, r2
 800661a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800661e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8006622:	6011      	str	r1, [r2, #0]
  return result;
 8006624:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006628:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800662c:	6812      	ldr	r2, [r2, #0]
 800662e:	fab2 f282 	clz	r2, r2
 8006632:	b2d2      	uxtb	r2, r2
 8006634:	f042 0220 	orr.w	r2, r2, #32
 8006638:	b2d2      	uxtb	r2, r2
 800663a:	f002 021f 	and.w	r2, r2, #31
 800663e:	2101      	movs	r1, #1
 8006640:	fa01 f202 	lsl.w	r2, r1, r2
 8006644:	4013      	ands	r3, r2
 8006646:	2b00      	cmp	r3, #0
 8006648:	d187      	bne.n	800655a <HAL_RCC_OscConfig+0xec6>
 800664a:	e029      	b.n	80066a0 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800664c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006650:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	69db      	ldr	r3, [r3, #28]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d103      	bne.n	8006664 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e020      	b.n	80066a2 <HAL_RCC_OscConfig+0x100e>
 8006660:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006664:	4b11      	ldr	r3, [pc, #68]	@ (80066ac <HAL_RCC_OscConfig+0x1018>)
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800666c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8006670:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006674:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006678:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	6a1b      	ldr	r3, [r3, #32]
 8006680:	429a      	cmp	r2, r3
 8006682:	d10b      	bne.n	800669c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8006684:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8006688:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800668c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006690:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006698:	429a      	cmp	r2, r3
 800669a:	d001      	beq.n	80066a0 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	e000      	b.n	80066a2 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}
 80066ac:	40021000 	.word	0x40021000

080066b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b09e      	sub	sp, #120	@ 0x78
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80066ba:	2300      	movs	r3, #0
 80066bc:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d101      	bne.n	80066c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e154      	b.n	8006972 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066c8:	4b89      	ldr	r3, [pc, #548]	@ (80068f0 <HAL_RCC_ClockConfig+0x240>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 0307 	and.w	r3, r3, #7
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d910      	bls.n	80066f8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066d6:	4b86      	ldr	r3, [pc, #536]	@ (80068f0 <HAL_RCC_ClockConfig+0x240>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f023 0207 	bic.w	r2, r3, #7
 80066de:	4984      	ldr	r1, [pc, #528]	@ (80068f0 <HAL_RCC_ClockConfig+0x240>)
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066e6:	4b82      	ldr	r3, [pc, #520]	@ (80068f0 <HAL_RCC_ClockConfig+0x240>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0307 	and.w	r3, r3, #7
 80066ee:	683a      	ldr	r2, [r7, #0]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d001      	beq.n	80066f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e13c      	b.n	8006972 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0302 	and.w	r3, r3, #2
 8006700:	2b00      	cmp	r3, #0
 8006702:	d008      	beq.n	8006716 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006704:	4b7b      	ldr	r3, [pc, #492]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	4978      	ldr	r1, [pc, #480]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 8006712:	4313      	orrs	r3, r2
 8006714:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 0301 	and.w	r3, r3, #1
 800671e:	2b00      	cmp	r3, #0
 8006720:	f000 80cd 	beq.w	80068be <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	2b01      	cmp	r3, #1
 800672a:	d137      	bne.n	800679c <HAL_RCC_ClockConfig+0xec>
 800672c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006730:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006732:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006734:	fa93 f3a3 	rbit	r3, r3
 8006738:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800673a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800673c:	fab3 f383 	clz	r3, r3
 8006740:	b2db      	uxtb	r3, r3
 8006742:	2b3f      	cmp	r3, #63	@ 0x3f
 8006744:	d802      	bhi.n	800674c <HAL_RCC_ClockConfig+0x9c>
 8006746:	4b6b      	ldr	r3, [pc, #428]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	e00f      	b.n	800676c <HAL_RCC_ClockConfig+0xbc>
 800674c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006750:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006752:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006754:	fa93 f3a3 	rbit	r3, r3
 8006758:	667b      	str	r3, [r7, #100]	@ 0x64
 800675a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800675e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006760:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006762:	fa93 f3a3 	rbit	r3, r3
 8006766:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006768:	4b62      	ldr	r3, [pc, #392]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 800676a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800676c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006770:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006772:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006774:	fa92 f2a2 	rbit	r2, r2
 8006778:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800677a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800677c:	fab2 f282 	clz	r2, r2
 8006780:	b2d2      	uxtb	r2, r2
 8006782:	f042 0220 	orr.w	r2, r2, #32
 8006786:	b2d2      	uxtb	r2, r2
 8006788:	f002 021f 	and.w	r2, r2, #31
 800678c:	2101      	movs	r1, #1
 800678e:	fa01 f202 	lsl.w	r2, r1, r2
 8006792:	4013      	ands	r3, r2
 8006794:	2b00      	cmp	r3, #0
 8006796:	d171      	bne.n	800687c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e0ea      	b.n	8006972 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d137      	bne.n	8006814 <HAL_RCC_ClockConfig+0x164>
 80067a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80067a8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067ac:	fa93 f3a3 	rbit	r3, r3
 80067b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80067b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067b4:	fab3 f383 	clz	r3, r3
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80067bc:	d802      	bhi.n	80067c4 <HAL_RCC_ClockConfig+0x114>
 80067be:	4b4d      	ldr	r3, [pc, #308]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	e00f      	b.n	80067e4 <HAL_RCC_ClockConfig+0x134>
 80067c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80067c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067cc:	fa93 f3a3 	rbit	r3, r3
 80067d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80067d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80067d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80067d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067da:	fa93 f3a3 	rbit	r3, r3
 80067de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067e0:	4b44      	ldr	r3, [pc, #272]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 80067e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80067e8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80067ea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067ec:	fa92 f2a2 	rbit	r2, r2
 80067f0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80067f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80067f4:	fab2 f282 	clz	r2, r2
 80067f8:	b2d2      	uxtb	r2, r2
 80067fa:	f042 0220 	orr.w	r2, r2, #32
 80067fe:	b2d2      	uxtb	r2, r2
 8006800:	f002 021f 	and.w	r2, r2, #31
 8006804:	2101      	movs	r1, #1
 8006806:	fa01 f202 	lsl.w	r2, r1, r2
 800680a:	4013      	ands	r3, r2
 800680c:	2b00      	cmp	r3, #0
 800680e:	d135      	bne.n	800687c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	e0ae      	b.n	8006972 <HAL_RCC_ClockConfig+0x2c2>
 8006814:	2302      	movs	r3, #2
 8006816:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800681a:	fa93 f3a3 	rbit	r3, r3
 800681e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8006820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006822:	fab3 f383 	clz	r3, r3
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b3f      	cmp	r3, #63	@ 0x3f
 800682a:	d802      	bhi.n	8006832 <HAL_RCC_ClockConfig+0x182>
 800682c:	4b31      	ldr	r3, [pc, #196]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	e00d      	b.n	800684e <HAL_RCC_ClockConfig+0x19e>
 8006832:	2302      	movs	r3, #2
 8006834:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006838:	fa93 f3a3 	rbit	r3, r3
 800683c:	627b      	str	r3, [r7, #36]	@ 0x24
 800683e:	2302      	movs	r3, #2
 8006840:	623b      	str	r3, [r7, #32]
 8006842:	6a3b      	ldr	r3, [r7, #32]
 8006844:	fa93 f3a3 	rbit	r3, r3
 8006848:	61fb      	str	r3, [r7, #28]
 800684a:	4b2a      	ldr	r3, [pc, #168]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 800684c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800684e:	2202      	movs	r2, #2
 8006850:	61ba      	str	r2, [r7, #24]
 8006852:	69ba      	ldr	r2, [r7, #24]
 8006854:	fa92 f2a2 	rbit	r2, r2
 8006858:	617a      	str	r2, [r7, #20]
  return result;
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	fab2 f282 	clz	r2, r2
 8006860:	b2d2      	uxtb	r2, r2
 8006862:	f042 0220 	orr.w	r2, r2, #32
 8006866:	b2d2      	uxtb	r2, r2
 8006868:	f002 021f 	and.w	r2, r2, #31
 800686c:	2101      	movs	r1, #1
 800686e:	fa01 f202 	lsl.w	r2, r1, r2
 8006872:	4013      	ands	r3, r2
 8006874:	2b00      	cmp	r3, #0
 8006876:	d101      	bne.n	800687c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e07a      	b.n	8006972 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800687c:	4b1d      	ldr	r3, [pc, #116]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	f023 0203 	bic.w	r2, r3, #3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	491a      	ldr	r1, [pc, #104]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 800688a:	4313      	orrs	r3, r2
 800688c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800688e:	f7fc f83d 	bl	800290c <HAL_GetTick>
 8006892:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006894:	e00a      	b.n	80068ac <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006896:	f7fc f839 	bl	800290c <HAL_GetTick>
 800689a:	4602      	mov	r2, r0
 800689c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800689e:	1ad3      	subs	r3, r2, r3
 80068a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d901      	bls.n	80068ac <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e062      	b.n	8006972 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068ac:	4b11      	ldr	r3, [pc, #68]	@ (80068f4 <HAL_RCC_ClockConfig+0x244>)
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	f003 020c 	and.w	r2, r3, #12
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d1eb      	bne.n	8006896 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80068be:	4b0c      	ldr	r3, [pc, #48]	@ (80068f0 <HAL_RCC_ClockConfig+0x240>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0307 	and.w	r3, r3, #7
 80068c6:	683a      	ldr	r2, [r7, #0]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d215      	bcs.n	80068f8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068cc:	4b08      	ldr	r3, [pc, #32]	@ (80068f0 <HAL_RCC_ClockConfig+0x240>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f023 0207 	bic.w	r2, r3, #7
 80068d4:	4906      	ldr	r1, [pc, #24]	@ (80068f0 <HAL_RCC_ClockConfig+0x240>)
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	4313      	orrs	r3, r2
 80068da:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068dc:	4b04      	ldr	r3, [pc, #16]	@ (80068f0 <HAL_RCC_ClockConfig+0x240>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 0307 	and.w	r3, r3, #7
 80068e4:	683a      	ldr	r2, [r7, #0]
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d006      	beq.n	80068f8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e041      	b.n	8006972 <HAL_RCC_ClockConfig+0x2c2>
 80068ee:	bf00      	nop
 80068f0:	40022000 	.word	0x40022000
 80068f4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f003 0304 	and.w	r3, r3, #4
 8006900:	2b00      	cmp	r3, #0
 8006902:	d008      	beq.n	8006916 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006904:	4b1d      	ldr	r3, [pc, #116]	@ (800697c <HAL_RCC_ClockConfig+0x2cc>)
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	491a      	ldr	r1, [pc, #104]	@ (800697c <HAL_RCC_ClockConfig+0x2cc>)
 8006912:	4313      	orrs	r3, r2
 8006914:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0308 	and.w	r3, r3, #8
 800691e:	2b00      	cmp	r3, #0
 8006920:	d009      	beq.n	8006936 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006922:	4b16      	ldr	r3, [pc, #88]	@ (800697c <HAL_RCC_ClockConfig+0x2cc>)
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	00db      	lsls	r3, r3, #3
 8006930:	4912      	ldr	r1, [pc, #72]	@ (800697c <HAL_RCC_ClockConfig+0x2cc>)
 8006932:	4313      	orrs	r3, r2
 8006934:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006936:	f000 f829 	bl	800698c <HAL_RCC_GetSysClockFreq>
 800693a:	4601      	mov	r1, r0
 800693c:	4b0f      	ldr	r3, [pc, #60]	@ (800697c <HAL_RCC_ClockConfig+0x2cc>)
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006944:	22f0      	movs	r2, #240	@ 0xf0
 8006946:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006948:	693a      	ldr	r2, [r7, #16]
 800694a:	fa92 f2a2 	rbit	r2, r2
 800694e:	60fa      	str	r2, [r7, #12]
  return result;
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	fab2 f282 	clz	r2, r2
 8006956:	b2d2      	uxtb	r2, r2
 8006958:	40d3      	lsrs	r3, r2
 800695a:	4a09      	ldr	r2, [pc, #36]	@ (8006980 <HAL_RCC_ClockConfig+0x2d0>)
 800695c:	5cd3      	ldrb	r3, [r2, r3]
 800695e:	fa21 f303 	lsr.w	r3, r1, r3
 8006962:	4a08      	ldr	r2, [pc, #32]	@ (8006984 <HAL_RCC_ClockConfig+0x2d4>)
 8006964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006966:	4b08      	ldr	r3, [pc, #32]	@ (8006988 <HAL_RCC_ClockConfig+0x2d8>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4618      	mov	r0, r3
 800696c:	f7fb ff8a 	bl	8002884 <HAL_InitTick>
  
  return HAL_OK;
 8006970:	2300      	movs	r3, #0
}
 8006972:	4618      	mov	r0, r3
 8006974:	3778      	adds	r7, #120	@ 0x78
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop
 800697c:	40021000 	.word	0x40021000
 8006980:	0800cfe8 	.word	0x0800cfe8
 8006984:	20000038 	.word	0x20000038
 8006988:	2000003c 	.word	0x2000003c

0800698c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800698c:	b480      	push	{r7}
 800698e:	b087      	sub	sp, #28
 8006990:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006992:	2300      	movs	r3, #0
 8006994:	60fb      	str	r3, [r7, #12]
 8006996:	2300      	movs	r3, #0
 8006998:	60bb      	str	r3, [r7, #8]
 800699a:	2300      	movs	r3, #0
 800699c:	617b      	str	r3, [r7, #20]
 800699e:	2300      	movs	r3, #0
 80069a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80069a2:	2300      	movs	r3, #0
 80069a4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80069a6:	4b1e      	ldr	r3, [pc, #120]	@ (8006a20 <HAL_RCC_GetSysClockFreq+0x94>)
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f003 030c 	and.w	r3, r3, #12
 80069b2:	2b04      	cmp	r3, #4
 80069b4:	d002      	beq.n	80069bc <HAL_RCC_GetSysClockFreq+0x30>
 80069b6:	2b08      	cmp	r3, #8
 80069b8:	d003      	beq.n	80069c2 <HAL_RCC_GetSysClockFreq+0x36>
 80069ba:	e026      	b.n	8006a0a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80069bc:	4b19      	ldr	r3, [pc, #100]	@ (8006a24 <HAL_RCC_GetSysClockFreq+0x98>)
 80069be:	613b      	str	r3, [r7, #16]
      break;
 80069c0:	e026      	b.n	8006a10 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	0c9b      	lsrs	r3, r3, #18
 80069c6:	f003 030f 	and.w	r3, r3, #15
 80069ca:	4a17      	ldr	r2, [pc, #92]	@ (8006a28 <HAL_RCC_GetSysClockFreq+0x9c>)
 80069cc:	5cd3      	ldrb	r3, [r2, r3]
 80069ce:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80069d0:	4b13      	ldr	r3, [pc, #76]	@ (8006a20 <HAL_RCC_GetSysClockFreq+0x94>)
 80069d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d4:	f003 030f 	and.w	r3, r3, #15
 80069d8:	4a14      	ldr	r2, [pc, #80]	@ (8006a2c <HAL_RCC_GetSysClockFreq+0xa0>)
 80069da:	5cd3      	ldrb	r3, [r2, r3]
 80069dc:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d008      	beq.n	80069fa <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80069e8:	4a0e      	ldr	r2, [pc, #56]	@ (8006a24 <HAL_RCC_GetSysClockFreq+0x98>)
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	fb02 f303 	mul.w	r3, r2, r3
 80069f6:	617b      	str	r3, [r7, #20]
 80069f8:	e004      	b.n	8006a04 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a0c      	ldr	r2, [pc, #48]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0xa4>)
 80069fe:	fb02 f303 	mul.w	r3, r2, r3
 8006a02:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	613b      	str	r3, [r7, #16]
      break;
 8006a08:	e002      	b.n	8006a10 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006a0a:	4b06      	ldr	r3, [pc, #24]	@ (8006a24 <HAL_RCC_GetSysClockFreq+0x98>)
 8006a0c:	613b      	str	r3, [r7, #16]
      break;
 8006a0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a10:	693b      	ldr	r3, [r7, #16]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	371c      	adds	r7, #28
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr
 8006a1e:	bf00      	nop
 8006a20:	40021000 	.word	0x40021000
 8006a24:	007a1200 	.word	0x007a1200
 8006a28:	0800d000 	.word	0x0800d000
 8006a2c:	0800d010 	.word	0x0800d010
 8006a30:	003d0900 	.word	0x003d0900

08006a34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a34:	b480      	push	{r7}
 8006a36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a38:	4b03      	ldr	r3, [pc, #12]	@ (8006a48 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	20000038 	.word	0x20000038

08006a4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b082      	sub	sp, #8
 8006a50:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006a52:	f7ff ffef 	bl	8006a34 <HAL_RCC_GetHCLKFreq>
 8006a56:	4601      	mov	r1, r0
 8006a58:	4b0b      	ldr	r3, [pc, #44]	@ (8006a88 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a60:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8006a64:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	fa92 f2a2 	rbit	r2, r2
 8006a6c:	603a      	str	r2, [r7, #0]
  return result;
 8006a6e:	683a      	ldr	r2, [r7, #0]
 8006a70:	fab2 f282 	clz	r2, r2
 8006a74:	b2d2      	uxtb	r2, r2
 8006a76:	40d3      	lsrs	r3, r2
 8006a78:	4a04      	ldr	r2, [pc, #16]	@ (8006a8c <HAL_RCC_GetPCLK1Freq+0x40>)
 8006a7a:	5cd3      	ldrb	r3, [r2, r3]
 8006a7c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006a80:	4618      	mov	r0, r3
 8006a82:	3708      	adds	r7, #8
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	40021000 	.word	0x40021000
 8006a8c:	0800cff8 	.word	0x0800cff8

08006a90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006a96:	f7ff ffcd 	bl	8006a34 <HAL_RCC_GetHCLKFreq>
 8006a9a:	4601      	mov	r1, r0
 8006a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8006acc <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8006aa4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8006aa8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	fa92 f2a2 	rbit	r2, r2
 8006ab0:	603a      	str	r2, [r7, #0]
  return result;
 8006ab2:	683a      	ldr	r2, [r7, #0]
 8006ab4:	fab2 f282 	clz	r2, r2
 8006ab8:	b2d2      	uxtb	r2, r2
 8006aba:	40d3      	lsrs	r3, r2
 8006abc:	4a04      	ldr	r2, [pc, #16]	@ (8006ad0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006abe:	5cd3      	ldrb	r3, [r2, r3]
 8006ac0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3708      	adds	r7, #8
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	40021000 	.word	0x40021000
 8006ad0:	0800cff8 	.word	0x0800cff8

08006ad4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b092      	sub	sp, #72	@ 0x48
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006adc:	2300      	movs	r3, #0
 8006ade:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f000 80cb 	beq.w	8006c8e <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006af8:	4b8d      	ldr	r3, [pc, #564]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006afa:	69db      	ldr	r3, [r3, #28]
 8006afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d10e      	bne.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b04:	4b8a      	ldr	r3, [pc, #552]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b06:	69db      	ldr	r3, [r3, #28]
 8006b08:	4a89      	ldr	r2, [pc, #548]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b0e:	61d3      	str	r3, [r2, #28]
 8006b10:	4b87      	ldr	r3, [pc, #540]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b12:	69db      	ldr	r3, [r3, #28]
 8006b14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b18:	60bb      	str	r3, [r7, #8]
 8006b1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b22:	4b84      	ldr	r3, [pc, #528]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d118      	bne.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b2e:	4b81      	ldr	r3, [pc, #516]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a80      	ldr	r2, [pc, #512]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b38:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b3a:	f7fb fee7 	bl	800290c <HAL_GetTick>
 8006b3e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b40:	e008      	b.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b42:	f7fb fee3 	bl	800290c <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	2b64      	cmp	r3, #100	@ 0x64
 8006b4e:	d901      	bls.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006b50:	2303      	movs	r3, #3
 8006b52:	e0e8      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x252>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b54:	4b77      	ldr	r3, [pc, #476]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d0f0      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b60:	4b73      	ldr	r3, [pc, #460]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b62:	6a1b      	ldr	r3, [r3, #32]
 8006b64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d07b      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d074      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b7e:	4b6c      	ldr	r3, [pc, #432]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b80:	6a1b      	ldr	r3, [r3, #32]
 8006b82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b88:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006b8c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b90:	fa93 f3a3 	rbit	r3, r3
 8006b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8006b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b98:	fab3 f383 	clz	r3, r3
 8006b9c:	b2db      	uxtb	r3, r3
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	4b65      	ldr	r3, [pc, #404]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006ba2:	4413      	add	r3, r2
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	2301      	movs	r3, #1
 8006baa:	6013      	str	r3, [r2, #0]
 8006bac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006bb0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb4:	fa93 f3a3 	rbit	r3, r3
 8006bb8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006bbc:	fab3 f383 	clz	r3, r3
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	4b5c      	ldr	r3, [pc, #368]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006bc6:	4413      	add	r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	461a      	mov	r2, r3
 8006bcc:	2300      	movs	r3, #0
 8006bce:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006bd0:	4a57      	ldr	r2, [pc, #348]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006bd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bd4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006bd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bd8:	f003 0301 	and.w	r3, r3, #1
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d043      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006be0:	f7fb fe94 	bl	800290c <HAL_GetTick>
 8006be4:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006be6:	e00a      	b.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006be8:	f7fb fe90 	bl	800290c <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d901      	bls.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8006bfa:	2303      	movs	r3, #3
 8006bfc:	e093      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8006bfe:	2302      	movs	r3, #2
 8006c00:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c04:	fa93 f3a3 	rbit	r3, r3
 8006c08:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	623b      	str	r3, [r7, #32]
 8006c0e:	6a3b      	ldr	r3, [r7, #32]
 8006c10:	fa93 f3a3 	rbit	r3, r3
 8006c14:	61fb      	str	r3, [r7, #28]
  return result;
 8006c16:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c18:	fab3 f383 	clz	r3, r3
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8006c22:	b2db      	uxtb	r3, r3
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d102      	bne.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8006c28:	4b41      	ldr	r3, [pc, #260]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	e007      	b.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8006c2e:	2302      	movs	r3, #2
 8006c30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	fa93 f3a3 	rbit	r3, r3
 8006c38:	617b      	str	r3, [r7, #20]
 8006c3a:	4b3d      	ldr	r3, [pc, #244]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3e:	2202      	movs	r2, #2
 8006c40:	613a      	str	r2, [r7, #16]
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	fa92 f2a2 	rbit	r2, r2
 8006c48:	60fa      	str	r2, [r7, #12]
  return result;
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	fab2 f282 	clz	r2, r2
 8006c50:	b2d2      	uxtb	r2, r2
 8006c52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c56:	b2d2      	uxtb	r2, r2
 8006c58:	f002 021f 	and.w	r2, r2, #31
 8006c5c:	2101      	movs	r1, #1
 8006c5e:	fa01 f202 	lsl.w	r2, r1, r2
 8006c62:	4013      	ands	r3, r2
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d0bf      	beq.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006c68:	4b31      	ldr	r3, [pc, #196]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006c6a:	6a1b      	ldr	r3, [r3, #32]
 8006c6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	492e      	ldr	r1, [pc, #184]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006c7a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d105      	bne.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c82:	4b2b      	ldr	r3, [pc, #172]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006c84:	69db      	ldr	r3, [r3, #28]
 8006c86:	4a2a      	ldr	r2, [pc, #168]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006c88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c8c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d008      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006c9a:	4b25      	ldr	r3, [pc, #148]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c9e:	f023 0203 	bic.w	r2, r3, #3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	4922      	ldr	r1, [pc, #136]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0320 	and.w	r3, r3, #32
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d008      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cbc:	f023 0210 	bic.w	r2, r3, #16
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	491a      	ldr	r1, [pc, #104]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d008      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006cd6:	4b16      	ldr	r3, [pc, #88]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cda:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	4913      	ldr	r1, [pc, #76]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d008      	beq.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	695b      	ldr	r3, [r3, #20]
 8006d00:	490b      	ldr	r1, [pc, #44]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d02:	4313      	orrs	r3, r2
 8006d04:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d008      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006d12:	4b07      	ldr	r3, [pc, #28]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d16:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	4904      	ldr	r1, [pc, #16]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d20:	4313      	orrs	r3, r2
 8006d22:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3748      	adds	r7, #72	@ 0x48
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	40021000 	.word	0x40021000
 8006d34:	40007000 	.word	0x40007000
 8006d38:	10908100 	.word	0x10908100

08006d3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d101      	bne.n	8006d4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e049      	b.n	8006de2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d106      	bne.n	8006d68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f7fb fb4e 	bl	8002404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2202      	movs	r2, #2
 8006d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	3304      	adds	r3, #4
 8006d78:	4619      	mov	r1, r3
 8006d7a:	4610      	mov	r0, r2
 8006d7c:	f000 fa86 	bl	800728c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006de0:	2300      	movs	r3, #0
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3708      	adds	r7, #8
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
	...

08006dec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b085      	sub	sp, #20
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d001      	beq.n	8006e04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	e040      	b.n	8006e86 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2202      	movs	r2, #2
 8006e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68da      	ldr	r2, [r3, #12]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f042 0201 	orr.w	r2, r2, #1
 8006e1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a1c      	ldr	r2, [pc, #112]	@ (8006e94 <HAL_TIM_Base_Start_IT+0xa8>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d00e      	beq.n	8006e44 <HAL_TIM_Base_Start_IT+0x58>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e2e:	d009      	beq.n	8006e44 <HAL_TIM_Base_Start_IT+0x58>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a18      	ldr	r2, [pc, #96]	@ (8006e98 <HAL_TIM_Base_Start_IT+0xac>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d004      	beq.n	8006e44 <HAL_TIM_Base_Start_IT+0x58>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a17      	ldr	r2, [pc, #92]	@ (8006e9c <HAL_TIM_Base_Start_IT+0xb0>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d115      	bne.n	8006e70 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	689a      	ldr	r2, [r3, #8]
 8006e4a:	4b15      	ldr	r3, [pc, #84]	@ (8006ea0 <HAL_TIM_Base_Start_IT+0xb4>)
 8006e4c:	4013      	ands	r3, r2
 8006e4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2b06      	cmp	r3, #6
 8006e54:	d015      	beq.n	8006e82 <HAL_TIM_Base_Start_IT+0x96>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e5c:	d011      	beq.n	8006e82 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f042 0201 	orr.w	r2, r2, #1
 8006e6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e6e:	e008      	b.n	8006e82 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f042 0201 	orr.w	r2, r2, #1
 8006e7e:	601a      	str	r2, [r3, #0]
 8006e80:	e000      	b.n	8006e84 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3714      	adds	r7, #20
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	40012c00 	.word	0x40012c00
 8006e98:	40000400 	.word	0x40000400
 8006e9c:	40014000 	.word	0x40014000
 8006ea0:	00010007 	.word	0x00010007

08006ea4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	691b      	ldr	r3, [r3, #16]
 8006eba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	f003 0302 	and.w	r3, r3, #2
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d020      	beq.n	8006f08 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f003 0302 	and.w	r3, r3, #2
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d01b      	beq.n	8006f08 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f06f 0202 	mvn.w	r2, #2
 8006ed8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2201      	movs	r2, #1
 8006ede:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	f003 0303 	and.w	r3, r3, #3
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d003      	beq.n	8006ef6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 f9ad 	bl	800724e <HAL_TIM_IC_CaptureCallback>
 8006ef4:	e005      	b.n	8006f02 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 f99f 	bl	800723a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 f9b0 	bl	8007262 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f003 0304 	and.w	r3, r3, #4
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d020      	beq.n	8006f54 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f003 0304 	and.w	r3, r3, #4
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d01b      	beq.n	8006f54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f06f 0204 	mvn.w	r2, #4
 8006f24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2202      	movs	r2, #2
 8006f2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	699b      	ldr	r3, [r3, #24]
 8006f32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d003      	beq.n	8006f42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 f987 	bl	800724e <HAL_TIM_IC_CaptureCallback>
 8006f40:	e005      	b.n	8006f4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 f979 	bl	800723a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f000 f98a 	bl	8007262 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2200      	movs	r2, #0
 8006f52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	f003 0308 	and.w	r3, r3, #8
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d020      	beq.n	8006fa0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f003 0308 	and.w	r3, r3, #8
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d01b      	beq.n	8006fa0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f06f 0208 	mvn.w	r2, #8
 8006f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2204      	movs	r2, #4
 8006f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	69db      	ldr	r3, [r3, #28]
 8006f7e:	f003 0303 	and.w	r3, r3, #3
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d003      	beq.n	8006f8e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f000 f961 	bl	800724e <HAL_TIM_IC_CaptureCallback>
 8006f8c:	e005      	b.n	8006f9a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 f953 	bl	800723a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f964 	bl	8007262 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	f003 0310 	and.w	r3, r3, #16
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d020      	beq.n	8006fec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f003 0310 	and.w	r3, r3, #16
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d01b      	beq.n	8006fec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f06f 0210 	mvn.w	r2, #16
 8006fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2208      	movs	r2, #8
 8006fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	69db      	ldr	r3, [r3, #28]
 8006fca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d003      	beq.n	8006fda <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f93b 	bl	800724e <HAL_TIM_IC_CaptureCallback>
 8006fd8:	e005      	b.n	8006fe6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 f92d 	bl	800723a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f000 f93e 	bl	8007262 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	f003 0301 	and.w	r3, r3, #1
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00c      	beq.n	8007010 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d007      	beq.n	8007010 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f06f 0201 	mvn.w	r2, #1
 8007008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f7fa fba4 	bl	8001758 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00c      	beq.n	8007034 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007020:	2b00      	cmp	r3, #0
 8007022:	d007      	beq.n	8007034 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800702c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 fac2 	bl	80075b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00c      	beq.n	8007058 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007044:	2b00      	cmp	r3, #0
 8007046:	d007      	beq.n	8007058 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007050:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 faba 	bl	80075cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800705e:	2b00      	cmp	r3, #0
 8007060:	d00c      	beq.n	800707c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007068:	2b00      	cmp	r3, #0
 800706a:	d007      	beq.n	800707c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 f8fd 	bl	8007276 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	f003 0320 	and.w	r3, r3, #32
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00c      	beq.n	80070a0 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f003 0320 	and.w	r3, r3, #32
 800708c:	2b00      	cmp	r3, #0
 800708e:	d007      	beq.n	80070a0 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f06f 0220 	mvn.w	r2, #32
 8007098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 fa82 	bl	80075a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80070a0:	bf00      	nop
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070b2:	2300      	movs	r3, #0
 80070b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d101      	bne.n	80070c4 <HAL_TIM_ConfigClockSource+0x1c>
 80070c0:	2302      	movs	r3, #2
 80070c2:	e0b6      	b.n	8007232 <HAL_TIM_ConfigClockSource+0x18a>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2202      	movs	r2, #2
 80070d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80070e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007100:	d03e      	beq.n	8007180 <HAL_TIM_ConfigClockSource+0xd8>
 8007102:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007106:	f200 8087 	bhi.w	8007218 <HAL_TIM_ConfigClockSource+0x170>
 800710a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800710e:	f000 8086 	beq.w	800721e <HAL_TIM_ConfigClockSource+0x176>
 8007112:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007116:	d87f      	bhi.n	8007218 <HAL_TIM_ConfigClockSource+0x170>
 8007118:	2b70      	cmp	r3, #112	@ 0x70
 800711a:	d01a      	beq.n	8007152 <HAL_TIM_ConfigClockSource+0xaa>
 800711c:	2b70      	cmp	r3, #112	@ 0x70
 800711e:	d87b      	bhi.n	8007218 <HAL_TIM_ConfigClockSource+0x170>
 8007120:	2b60      	cmp	r3, #96	@ 0x60
 8007122:	d050      	beq.n	80071c6 <HAL_TIM_ConfigClockSource+0x11e>
 8007124:	2b60      	cmp	r3, #96	@ 0x60
 8007126:	d877      	bhi.n	8007218 <HAL_TIM_ConfigClockSource+0x170>
 8007128:	2b50      	cmp	r3, #80	@ 0x50
 800712a:	d03c      	beq.n	80071a6 <HAL_TIM_ConfigClockSource+0xfe>
 800712c:	2b50      	cmp	r3, #80	@ 0x50
 800712e:	d873      	bhi.n	8007218 <HAL_TIM_ConfigClockSource+0x170>
 8007130:	2b40      	cmp	r3, #64	@ 0x40
 8007132:	d058      	beq.n	80071e6 <HAL_TIM_ConfigClockSource+0x13e>
 8007134:	2b40      	cmp	r3, #64	@ 0x40
 8007136:	d86f      	bhi.n	8007218 <HAL_TIM_ConfigClockSource+0x170>
 8007138:	2b30      	cmp	r3, #48	@ 0x30
 800713a:	d064      	beq.n	8007206 <HAL_TIM_ConfigClockSource+0x15e>
 800713c:	2b30      	cmp	r3, #48	@ 0x30
 800713e:	d86b      	bhi.n	8007218 <HAL_TIM_ConfigClockSource+0x170>
 8007140:	2b20      	cmp	r3, #32
 8007142:	d060      	beq.n	8007206 <HAL_TIM_ConfigClockSource+0x15e>
 8007144:	2b20      	cmp	r3, #32
 8007146:	d867      	bhi.n	8007218 <HAL_TIM_ConfigClockSource+0x170>
 8007148:	2b00      	cmp	r3, #0
 800714a:	d05c      	beq.n	8007206 <HAL_TIM_ConfigClockSource+0x15e>
 800714c:	2b10      	cmp	r3, #16
 800714e:	d05a      	beq.n	8007206 <HAL_TIM_ConfigClockSource+0x15e>
 8007150:	e062      	b.n	8007218 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007162:	f000 f991 	bl	8007488 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007174:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68ba      	ldr	r2, [r7, #8]
 800717c:	609a      	str	r2, [r3, #8]
      break;
 800717e:	e04f      	b.n	8007220 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007190:	f000 f97a 	bl	8007488 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	689a      	ldr	r2, [r3, #8]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071a2:	609a      	str	r2, [r3, #8]
      break;
 80071a4:	e03c      	b.n	8007220 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071b2:	461a      	mov	r2, r3
 80071b4:	f000 f8ee 	bl	8007394 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2150      	movs	r1, #80	@ 0x50
 80071be:	4618      	mov	r0, r3
 80071c0:	f000 f947 	bl	8007452 <TIM_ITRx_SetConfig>
      break;
 80071c4:	e02c      	b.n	8007220 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80071d2:	461a      	mov	r2, r3
 80071d4:	f000 f90d 	bl	80073f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2160      	movs	r1, #96	@ 0x60
 80071de:	4618      	mov	r0, r3
 80071e0:	f000 f937 	bl	8007452 <TIM_ITRx_SetConfig>
      break;
 80071e4:	e01c      	b.n	8007220 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071f2:	461a      	mov	r2, r3
 80071f4:	f000 f8ce 	bl	8007394 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	2140      	movs	r1, #64	@ 0x40
 80071fe:	4618      	mov	r0, r3
 8007200:	f000 f927 	bl	8007452 <TIM_ITRx_SetConfig>
      break;
 8007204:	e00c      	b.n	8007220 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4619      	mov	r1, r3
 8007210:	4610      	mov	r0, r2
 8007212:	f000 f91e 	bl	8007452 <TIM_ITRx_SetConfig>
      break;
 8007216:	e003      	b.n	8007220 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007218:	2301      	movs	r3, #1
 800721a:	73fb      	strb	r3, [r7, #15]
      break;
 800721c:	e000      	b.n	8007220 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800721e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007230:	7bfb      	ldrb	r3, [r7, #15]
}
 8007232:	4618      	mov	r0, r3
 8007234:	3710      	adds	r7, #16
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}

0800723a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800723a:	b480      	push	{r7}
 800723c:	b083      	sub	sp, #12
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007242:	bf00      	nop
 8007244:	370c      	adds	r7, #12
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr

0800724e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800724e:	b480      	push	{r7}
 8007250:	b083      	sub	sp, #12
 8007252:	af00      	add	r7, sp, #0
 8007254:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007256:	bf00      	nop
 8007258:	370c      	adds	r7, #12
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr

08007262 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007262:	b480      	push	{r7}
 8007264:	b083      	sub	sp, #12
 8007266:	af00      	add	r7, sp, #0
 8007268:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800726a:	bf00      	nop
 800726c:	370c      	adds	r7, #12
 800726e:	46bd      	mov	sp, r7
 8007270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007274:	4770      	bx	lr

08007276 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007276:	b480      	push	{r7}
 8007278:	b083      	sub	sp, #12
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800727e:	bf00      	nop
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
	...

0800728c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800728c:	b480      	push	{r7}
 800728e:	b085      	sub	sp, #20
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4a38      	ldr	r2, [pc, #224]	@ (8007380 <TIM_Base_SetConfig+0xf4>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d007      	beq.n	80072b4 <TIM_Base_SetConfig+0x28>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072aa:	d003      	beq.n	80072b4 <TIM_Base_SetConfig+0x28>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a35      	ldr	r2, [pc, #212]	@ (8007384 <TIM_Base_SetConfig+0xf8>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d108      	bne.n	80072c6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	68fa      	ldr	r2, [r7, #12]
 80072c2:	4313      	orrs	r3, r2
 80072c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007380 <TIM_Base_SetConfig+0xf4>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d013      	beq.n	80072f6 <TIM_Base_SetConfig+0x6a>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072d4:	d00f      	beq.n	80072f6 <TIM_Base_SetConfig+0x6a>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	4a2a      	ldr	r2, [pc, #168]	@ (8007384 <TIM_Base_SetConfig+0xf8>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d00b      	beq.n	80072f6 <TIM_Base_SetConfig+0x6a>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	4a29      	ldr	r2, [pc, #164]	@ (8007388 <TIM_Base_SetConfig+0xfc>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d007      	beq.n	80072f6 <TIM_Base_SetConfig+0x6a>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	4a28      	ldr	r2, [pc, #160]	@ (800738c <TIM_Base_SetConfig+0x100>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d003      	beq.n	80072f6 <TIM_Base_SetConfig+0x6a>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a27      	ldr	r2, [pc, #156]	@ (8007390 <TIM_Base_SetConfig+0x104>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d108      	bne.n	8007308 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	4313      	orrs	r3, r2
 8007306:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	695b      	ldr	r3, [r3, #20]
 8007312:	4313      	orrs	r3, r2
 8007314:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	689a      	ldr	r2, [r3, #8]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a14      	ldr	r2, [pc, #80]	@ (8007380 <TIM_Base_SetConfig+0xf4>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d00b      	beq.n	800734c <TIM_Base_SetConfig+0xc0>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	4a14      	ldr	r2, [pc, #80]	@ (8007388 <TIM_Base_SetConfig+0xfc>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d007      	beq.n	800734c <TIM_Base_SetConfig+0xc0>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	4a13      	ldr	r2, [pc, #76]	@ (800738c <TIM_Base_SetConfig+0x100>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d003      	beq.n	800734c <TIM_Base_SetConfig+0xc0>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	4a12      	ldr	r2, [pc, #72]	@ (8007390 <TIM_Base_SetConfig+0x104>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d103      	bne.n	8007354 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	691a      	ldr	r2, [r3, #16]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	f003 0301 	and.w	r3, r3, #1
 8007362:	2b01      	cmp	r3, #1
 8007364:	d105      	bne.n	8007372 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	f023 0201 	bic.w	r2, r3, #1
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	611a      	str	r2, [r3, #16]
  }
}
 8007372:	bf00      	nop
 8007374:	3714      	adds	r7, #20
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr
 800737e:	bf00      	nop
 8007380:	40012c00 	.word	0x40012c00
 8007384:	40000400 	.word	0x40000400
 8007388:	40014000 	.word	0x40014000
 800738c:	40014400 	.word	0x40014400
 8007390:	40014800 	.word	0x40014800

08007394 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007394:	b480      	push	{r7}
 8007396:	b087      	sub	sp, #28
 8007398:	af00      	add	r7, sp, #0
 800739a:	60f8      	str	r0, [r7, #12]
 800739c:	60b9      	str	r1, [r7, #8]
 800739e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6a1b      	ldr	r3, [r3, #32]
 80073a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	6a1b      	ldr	r3, [r3, #32]
 80073aa:	f023 0201 	bic.w	r2, r3, #1
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	699b      	ldr	r3, [r3, #24]
 80073b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80073be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	011b      	lsls	r3, r3, #4
 80073c4:	693a      	ldr	r2, [r7, #16]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	f023 030a 	bic.w	r3, r3, #10
 80073d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073d2:	697a      	ldr	r2, [r7, #20]
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	4313      	orrs	r3, r2
 80073d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	693a      	ldr	r2, [r7, #16]
 80073de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	697a      	ldr	r2, [r7, #20]
 80073e4:	621a      	str	r2, [r3, #32]
}
 80073e6:	bf00      	nop
 80073e8:	371c      	adds	r7, #28
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr

080073f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073f2:	b480      	push	{r7}
 80073f4:	b087      	sub	sp, #28
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	60f8      	str	r0, [r7, #12]
 80073fa:	60b9      	str	r1, [r7, #8]
 80073fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6a1b      	ldr	r3, [r3, #32]
 8007402:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6a1b      	ldr	r3, [r3, #32]
 8007408:	f023 0210 	bic.w	r2, r3, #16
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800741c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	031b      	lsls	r3, r3, #12
 8007422:	693a      	ldr	r2, [r7, #16]
 8007424:	4313      	orrs	r3, r2
 8007426:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800742e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	011b      	lsls	r3, r3, #4
 8007434:	697a      	ldr	r2, [r7, #20]
 8007436:	4313      	orrs	r3, r2
 8007438:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	693a      	ldr	r2, [r7, #16]
 800743e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	697a      	ldr	r2, [r7, #20]
 8007444:	621a      	str	r2, [r3, #32]
}
 8007446:	bf00      	nop
 8007448:	371c      	adds	r7, #28
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr

08007452 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007452:	b480      	push	{r7}
 8007454:	b085      	sub	sp, #20
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
 800745a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007468:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800746a:	683a      	ldr	r2, [r7, #0]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	4313      	orrs	r3, r2
 8007470:	f043 0307 	orr.w	r3, r3, #7
 8007474:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	68fa      	ldr	r2, [r7, #12]
 800747a:	609a      	str	r2, [r3, #8]
}
 800747c:	bf00      	nop
 800747e:	3714      	adds	r7, #20
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr

08007488 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007488:	b480      	push	{r7}
 800748a:	b087      	sub	sp, #28
 800748c:	af00      	add	r7, sp, #0
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	60b9      	str	r1, [r7, #8]
 8007492:	607a      	str	r2, [r7, #4]
 8007494:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	689b      	ldr	r3, [r3, #8]
 800749a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	021a      	lsls	r2, r3, #8
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	431a      	orrs	r2, r3
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	697a      	ldr	r2, [r7, #20]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	697a      	ldr	r2, [r7, #20]
 80074ba:	609a      	str	r2, [r3, #8]
}
 80074bc:	bf00      	nop
 80074be:	371c      	adds	r7, #28
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d101      	bne.n	80074e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074dc:	2302      	movs	r3, #2
 80074de:	e054      	b.n	800758a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2202      	movs	r2, #2
 80074ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a24      	ldr	r2, [pc, #144]	@ (8007598 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d108      	bne.n	800751c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007510:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	68fa      	ldr	r2, [r7, #12]
 8007518:	4313      	orrs	r3, r2
 800751a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007522:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68fa      	ldr	r2, [r7, #12]
 800752a:	4313      	orrs	r3, r2
 800752c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	68fa      	ldr	r2, [r7, #12]
 8007534:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a17      	ldr	r2, [pc, #92]	@ (8007598 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d00e      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007548:	d009      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a13      	ldr	r2, [pc, #76]	@ (800759c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d004      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a11      	ldr	r2, [pc, #68]	@ (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d10c      	bne.n	8007578 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007564:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	68ba      	ldr	r2, [r7, #8]
 800756c:	4313      	orrs	r3, r2
 800756e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3714      	adds	r7, #20
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr
 8007596:	bf00      	nop
 8007598:	40012c00 	.word	0x40012c00
 800759c:	40000400 	.word	0x40000400
 80075a0:	40014000 	.word	0x40014000

080075a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075ac:	bf00      	nop
 80075ae:	370c      	adds	r7, #12
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr

080075b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075c0:	bf00      	nop
 80075c2:	370c      	adds	r7, #12
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr

080075cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d101      	bne.n	80075f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e040      	b.n	8007674 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d106      	bne.n	8007608 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f7fa ff24 	bl	8002450 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2224      	movs	r2, #36	@ 0x24
 800760c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f022 0201 	bic.w	r2, r2, #1
 800761c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007622:	2b00      	cmp	r3, #0
 8007624:	d002      	beq.n	800762c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 fcec 	bl	8008004 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f000 fbb3 	bl	8007d98 <UART_SetConfig>
 8007632:	4603      	mov	r3, r0
 8007634:	2b01      	cmp	r3, #1
 8007636:	d101      	bne.n	800763c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	e01b      	b.n	8007674 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800764a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689a      	ldr	r2, [r3, #8]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800765a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f042 0201 	orr.w	r2, r2, #1
 800766a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f000 fd6b 	bl	8008148 <UART_CheckIdleState>
 8007672:	4603      	mov	r3, r0
}
 8007674:	4618      	mov	r0, r3
 8007676:	3708      	adds	r7, #8
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b08a      	sub	sp, #40	@ 0x28
 8007680:	af02      	add	r7, sp, #8
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	60b9      	str	r1, [r7, #8]
 8007686:	603b      	str	r3, [r7, #0]
 8007688:	4613      	mov	r3, r2
 800768a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007690:	2b20      	cmp	r3, #32
 8007692:	d177      	bne.n	8007784 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d002      	beq.n	80076a0 <HAL_UART_Transmit+0x24>
 800769a:	88fb      	ldrh	r3, [r7, #6]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d101      	bne.n	80076a4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	e070      	b.n	8007786 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2221      	movs	r2, #33	@ 0x21
 80076b0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80076b2:	f7fb f92b 	bl	800290c <HAL_GetTick>
 80076b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	88fa      	ldrh	r2, [r7, #6]
 80076bc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	88fa      	ldrh	r2, [r7, #6]
 80076c4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076d0:	d108      	bne.n	80076e4 <HAL_UART_Transmit+0x68>
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d104      	bne.n	80076e4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80076da:	2300      	movs	r3, #0
 80076dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	61bb      	str	r3, [r7, #24]
 80076e2:	e003      	b.n	80076ec <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80076e8:	2300      	movs	r3, #0
 80076ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80076ec:	e02f      	b.n	800774e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	2200      	movs	r2, #0
 80076f6:	2180      	movs	r1, #128	@ 0x80
 80076f8:	68f8      	ldr	r0, [r7, #12]
 80076fa:	f000 fdcd 	bl	8008298 <UART_WaitOnFlagUntilTimeout>
 80076fe:	4603      	mov	r3, r0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d004      	beq.n	800770e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2220      	movs	r2, #32
 8007708:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800770a:	2303      	movs	r3, #3
 800770c:	e03b      	b.n	8007786 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d10b      	bne.n	800772c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	881a      	ldrh	r2, [r3, #0]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007720:	b292      	uxth	r2, r2
 8007722:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007724:	69bb      	ldr	r3, [r7, #24]
 8007726:	3302      	adds	r3, #2
 8007728:	61bb      	str	r3, [r7, #24]
 800772a:	e007      	b.n	800773c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	781a      	ldrb	r2, [r3, #0]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007736:	69fb      	ldr	r3, [r7, #28]
 8007738:	3301      	adds	r3, #1
 800773a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007742:	b29b      	uxth	r3, r3
 8007744:	3b01      	subs	r3, #1
 8007746:	b29a      	uxth	r2, r3
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007754:	b29b      	uxth	r3, r3
 8007756:	2b00      	cmp	r3, #0
 8007758:	d1c9      	bne.n	80076ee <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	9300      	str	r3, [sp, #0]
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	2200      	movs	r2, #0
 8007762:	2140      	movs	r1, #64	@ 0x40
 8007764:	68f8      	ldr	r0, [r7, #12]
 8007766:	f000 fd97 	bl	8008298 <UART_WaitOnFlagUntilTimeout>
 800776a:	4603      	mov	r3, r0
 800776c:	2b00      	cmp	r3, #0
 800776e:	d004      	beq.n	800777a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2220      	movs	r2, #32
 8007774:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007776:	2303      	movs	r3, #3
 8007778:	e005      	b.n	8007786 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2220      	movs	r2, #32
 800777e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007780:	2300      	movs	r3, #0
 8007782:	e000      	b.n	8007786 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007784:	2302      	movs	r3, #2
  }
}
 8007786:	4618      	mov	r0, r3
 8007788:	3720      	adds	r7, #32
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
	...

08007790 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b0ba      	sub	sp, #232	@ 0xe8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	69db      	ldr	r3, [r3, #28]
 800779e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80077b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80077ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 80077be:	4013      	ands	r3, r2
 80077c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80077c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d115      	bne.n	80077f8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80077cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077d0:	f003 0320 	and.w	r3, r3, #32
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d00f      	beq.n	80077f8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80077d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077dc:	f003 0320 	and.w	r3, r3, #32
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d009      	beq.n	80077f8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f000 82ab 	beq.w	8007d44 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	4798      	blx	r3
      }
      return;
 80077f6:	e2a5      	b.n	8007d44 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80077f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	f000 8117 	beq.w	8007a30 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007802:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	2b00      	cmp	r3, #0
 800780c:	d106      	bne.n	800781c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800780e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007812:	4b85      	ldr	r3, [pc, #532]	@ (8007a28 <HAL_UART_IRQHandler+0x298>)
 8007814:	4013      	ands	r3, r2
 8007816:	2b00      	cmp	r3, #0
 8007818:	f000 810a 	beq.w	8007a30 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800781c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007820:	f003 0301 	and.w	r3, r3, #1
 8007824:	2b00      	cmp	r3, #0
 8007826:	d011      	beq.n	800784c <HAL_UART_IRQHandler+0xbc>
 8007828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800782c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007830:	2b00      	cmp	r3, #0
 8007832:	d00b      	beq.n	800784c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2201      	movs	r2, #1
 800783a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007842:	f043 0201 	orr.w	r2, r3, #1
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800784c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007850:	f003 0302 	and.w	r3, r3, #2
 8007854:	2b00      	cmp	r3, #0
 8007856:	d011      	beq.n	800787c <HAL_UART_IRQHandler+0xec>
 8007858:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	2b00      	cmp	r3, #0
 8007862:	d00b      	beq.n	800787c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	2202      	movs	r2, #2
 800786a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007872:	f043 0204 	orr.w	r2, r3, #4
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800787c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007880:	f003 0304 	and.w	r3, r3, #4
 8007884:	2b00      	cmp	r3, #0
 8007886:	d011      	beq.n	80078ac <HAL_UART_IRQHandler+0x11c>
 8007888:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800788c:	f003 0301 	and.w	r3, r3, #1
 8007890:	2b00      	cmp	r3, #0
 8007892:	d00b      	beq.n	80078ac <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2204      	movs	r2, #4
 800789a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078a2:	f043 0202 	orr.w	r2, r3, #2
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80078ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078b0:	f003 0308 	and.w	r3, r3, #8
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d017      	beq.n	80078e8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80078b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078bc:	f003 0320 	and.w	r3, r3, #32
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d105      	bne.n	80078d0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80078c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078c8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d00b      	beq.n	80078e8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2208      	movs	r2, #8
 80078d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078de:	f043 0208 	orr.w	r2, r3, #8
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80078e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d012      	beq.n	800791a <HAL_UART_IRQHandler+0x18a>
 80078f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d00c      	beq.n	800791a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007908:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007910:	f043 0220 	orr.w	r2, r3, #32
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007920:	2b00      	cmp	r3, #0
 8007922:	f000 8211 	beq.w	8007d48 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800792a:	f003 0320 	and.w	r3, r3, #32
 800792e:	2b00      	cmp	r3, #0
 8007930:	d00d      	beq.n	800794e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007932:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007936:	f003 0320 	and.w	r3, r3, #32
 800793a:	2b00      	cmp	r3, #0
 800793c:	d007      	beq.n	800794e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007942:	2b00      	cmp	r3, #0
 8007944:	d003      	beq.n	800794e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007954:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007962:	2b40      	cmp	r3, #64	@ 0x40
 8007964:	d005      	beq.n	8007972 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007966:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800796a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800796e:	2b00      	cmp	r3, #0
 8007970:	d04f      	beq.n	8007a12 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f000 fdc4 	bl	8008500 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007982:	2b40      	cmp	r3, #64	@ 0x40
 8007984:	d141      	bne.n	8007a0a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	3308      	adds	r3, #8
 800798c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007990:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007994:	e853 3f00 	ldrex	r3, [r3]
 8007998:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800799c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80079a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	3308      	adds	r3, #8
 80079ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80079b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80079b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80079be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80079c2:	e841 2300 	strex	r3, r2, [r1]
 80079c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80079ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d1d9      	bne.n	8007986 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d013      	beq.n	8007a02 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079de:	4a13      	ldr	r2, [pc, #76]	@ (8007a2c <HAL_UART_IRQHandler+0x29c>)
 80079e0:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079e6:	4618      	mov	r0, r3
 80079e8:	f7fc fb51 	bl	800408e <HAL_DMA_Abort_IT>
 80079ec:	4603      	mov	r3, r0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d017      	beq.n	8007a22 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80079fc:	4610      	mov	r0, r2
 80079fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a00:	e00f      	b.n	8007a22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f7f9 fe8e 	bl	8001724 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a08:	e00b      	b.n	8007a22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f7f9 fe8a 	bl	8001724 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a10:	e007      	b.n	8007a22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f7f9 fe86 	bl	8001724 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007a20:	e192      	b.n	8007d48 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a22:	bf00      	nop
    return;
 8007a24:	e190      	b.n	8007d48 <HAL_UART_IRQHandler+0x5b8>
 8007a26:	bf00      	nop
 8007a28:	04000120 	.word	0x04000120
 8007a2c:	080087ab 	.word	0x080087ab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	f040 814b 	bne.w	8007cd0 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007a3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a3e:	f003 0310 	and.w	r3, r3, #16
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	f000 8144 	beq.w	8007cd0 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007a48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a4c:	f003 0310 	and.w	r3, r3, #16
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	f000 813d 	beq.w	8007cd0 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2210      	movs	r2, #16
 8007a5c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a68:	2b40      	cmp	r3, #64	@ 0x40
 8007a6a:	f040 80b5 	bne.w	8007bd8 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007a7a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	f000 8164 	beq.w	8007d4c <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007a8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	f080 815c 	bcs.w	8007d4c <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a9a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007aa2:	699b      	ldr	r3, [r3, #24]
 8007aa4:	2b20      	cmp	r3, #32
 8007aa6:	f000 8086 	beq.w	8007bb6 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007ab6:	e853 3f00 	ldrex	r3, [r3]
 8007aba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007abe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ac2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ac6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	461a      	mov	r2, r3
 8007ad0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007ad4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007ad8:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007adc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007ae0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007ae4:	e841 2300 	strex	r3, r2, [r1]
 8007ae8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007aec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d1da      	bne.n	8007aaa <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	3308      	adds	r3, #8
 8007afa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007afe:	e853 3f00 	ldrex	r3, [r3]
 8007b02:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007b04:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b06:	f023 0301 	bic.w	r3, r3, #1
 8007b0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	3308      	adds	r3, #8
 8007b14:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007b18:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007b1c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007b20:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007b24:	e841 2300 	strex	r3, r2, [r1]
 8007b28:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007b2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d1e1      	bne.n	8007af4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	3308      	adds	r3, #8
 8007b36:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b3a:	e853 3f00 	ldrex	r3, [r3]
 8007b3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007b40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	3308      	adds	r3, #8
 8007b50:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007b54:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007b56:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b58:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007b5a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007b5c:	e841 2300 	strex	r3, r2, [r1]
 8007b60:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007b62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d1e3      	bne.n	8007b30 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2220      	movs	r2, #32
 8007b6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2200      	movs	r2, #0
 8007b74:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b7e:	e853 3f00 	ldrex	r3, [r3]
 8007b82:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b86:	f023 0310 	bic.w	r3, r3, #16
 8007b8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	461a      	mov	r2, r3
 8007b94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b98:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b9a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007b9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ba0:	e841 2300 	strex	r3, r2, [r1]
 8007ba4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ba6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d1e4      	bne.n	8007b76 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f7fc fa2e 	bl	8004012 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2202      	movs	r2, #2
 8007bba:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	1ad3      	subs	r3, r2, r3
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	4619      	mov	r1, r3
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f7f9 fd7d 	bl	80016d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007bd6:	e0b9      	b.n	8007d4c <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	1ad3      	subs	r3, r2, r3
 8007be8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f000 80ab 	beq.w	8007d50 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8007bfa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	f000 80a6 	beq.w	8007d50 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c0c:	e853 3f00 	ldrex	r3, [r3]
 8007c10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c18:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	461a      	mov	r2, r3
 8007c22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007c26:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c28:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c2e:	e841 2300 	strex	r3, r2, [r1]
 8007c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d1e4      	bne.n	8007c04 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	3308      	adds	r3, #8
 8007c40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c44:	e853 3f00 	ldrex	r3, [r3]
 8007c48:	623b      	str	r3, [r7, #32]
   return(result);
 8007c4a:	6a3b      	ldr	r3, [r7, #32]
 8007c4c:	f023 0301 	bic.w	r3, r3, #1
 8007c50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	3308      	adds	r3, #8
 8007c5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007c5e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c66:	e841 2300 	strex	r3, r2, [r1]
 8007c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d1e3      	bne.n	8007c3a <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2220      	movs	r2, #32
 8007c76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	e853 3f00 	ldrex	r3, [r3]
 8007c92:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f023 0310 	bic.w	r3, r3, #16
 8007c9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007ca8:	61fb      	str	r3, [r7, #28]
 8007caa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cac:	69b9      	ldr	r1, [r7, #24]
 8007cae:	69fa      	ldr	r2, [r7, #28]
 8007cb0:	e841 2300 	strex	r3, r2, [r1]
 8007cb4:	617b      	str	r3, [r7, #20]
   return(result);
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1e4      	bne.n	8007c86 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2202      	movs	r2, #2
 8007cc0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007cc2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f7f9 fd01 	bl	80016d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007cce:	e03f      	b.n	8007d50 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00e      	beq.n	8007cfa <HAL_UART_IRQHandler+0x56a>
 8007cdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ce0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d008      	beq.n	8007cfa <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007cf0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fd99 	bl	800882a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007cf8:	e02d      	b.n	8007d56 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00e      	beq.n	8007d24 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d008      	beq.n	8007d24 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d01c      	beq.n	8007d54 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	4798      	blx	r3
    }
    return;
 8007d22:	e017      	b.n	8007d54 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007d24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d012      	beq.n	8007d56 <HAL_UART_IRQHandler+0x5c6>
 8007d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d00c      	beq.n	8007d56 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 fd4a 	bl	80087d6 <UART_EndTransmit_IT>
    return;
 8007d42:	e008      	b.n	8007d56 <HAL_UART_IRQHandler+0x5c6>
      return;
 8007d44:	bf00      	nop
 8007d46:	e006      	b.n	8007d56 <HAL_UART_IRQHandler+0x5c6>
    return;
 8007d48:	bf00      	nop
 8007d4a:	e004      	b.n	8007d56 <HAL_UART_IRQHandler+0x5c6>
      return;
 8007d4c:	bf00      	nop
 8007d4e:	e002      	b.n	8007d56 <HAL_UART_IRQHandler+0x5c6>
      return;
 8007d50:	bf00      	nop
 8007d52:	e000      	b.n	8007d56 <HAL_UART_IRQHandler+0x5c6>
    return;
 8007d54:	bf00      	nop
  }

}
 8007d56:	37e8      	adds	r7, #232	@ 0xe8
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007d78:	bf00      	nop
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007d8c:	bf00      	nop
 8007d8e:	370c      	adds	r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr

08007d98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b088      	sub	sp, #32
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007da0:	2300      	movs	r3, #0
 8007da2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	689a      	ldr	r2, [r3, #8]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	691b      	ldr	r3, [r3, #16]
 8007dac:	431a      	orrs	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	431a      	orrs	r2, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	69db      	ldr	r3, [r3, #28]
 8007db8:	4313      	orrs	r3, r2
 8007dba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	4b8a      	ldr	r3, [pc, #552]	@ (8007fec <UART_SetConfig+0x254>)
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	687a      	ldr	r2, [r7, #4]
 8007dc8:	6812      	ldr	r2, [r2, #0]
 8007dca:	6979      	ldr	r1, [r7, #20]
 8007dcc:	430b      	orrs	r3, r1
 8007dce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	68da      	ldr	r2, [r3, #12]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	699b      	ldr	r3, [r3, #24]
 8007dea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6a1b      	ldr	r3, [r3, #32]
 8007df0:	697a      	ldr	r2, [r7, #20]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	697a      	ldr	r2, [r7, #20]
 8007e06:	430a      	orrs	r2, r1
 8007e08:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a78      	ldr	r2, [pc, #480]	@ (8007ff0 <UART_SetConfig+0x258>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d120      	bne.n	8007e56 <UART_SetConfig+0xbe>
 8007e14:	4b77      	ldr	r3, [pc, #476]	@ (8007ff4 <UART_SetConfig+0x25c>)
 8007e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e18:	f003 0303 	and.w	r3, r3, #3
 8007e1c:	2b03      	cmp	r3, #3
 8007e1e:	d817      	bhi.n	8007e50 <UART_SetConfig+0xb8>
 8007e20:	a201      	add	r2, pc, #4	@ (adr r2, 8007e28 <UART_SetConfig+0x90>)
 8007e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e26:	bf00      	nop
 8007e28:	08007e39 	.word	0x08007e39
 8007e2c:	08007e45 	.word	0x08007e45
 8007e30:	08007e4b 	.word	0x08007e4b
 8007e34:	08007e3f 	.word	0x08007e3f
 8007e38:	2300      	movs	r3, #0
 8007e3a:	77fb      	strb	r3, [r7, #31]
 8007e3c:	e01d      	b.n	8007e7a <UART_SetConfig+0xe2>
 8007e3e:	2302      	movs	r3, #2
 8007e40:	77fb      	strb	r3, [r7, #31]
 8007e42:	e01a      	b.n	8007e7a <UART_SetConfig+0xe2>
 8007e44:	2304      	movs	r3, #4
 8007e46:	77fb      	strb	r3, [r7, #31]
 8007e48:	e017      	b.n	8007e7a <UART_SetConfig+0xe2>
 8007e4a:	2308      	movs	r3, #8
 8007e4c:	77fb      	strb	r3, [r7, #31]
 8007e4e:	e014      	b.n	8007e7a <UART_SetConfig+0xe2>
 8007e50:	2310      	movs	r3, #16
 8007e52:	77fb      	strb	r3, [r7, #31]
 8007e54:	e011      	b.n	8007e7a <UART_SetConfig+0xe2>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a67      	ldr	r2, [pc, #412]	@ (8007ff8 <UART_SetConfig+0x260>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d102      	bne.n	8007e66 <UART_SetConfig+0xce>
 8007e60:	2300      	movs	r3, #0
 8007e62:	77fb      	strb	r3, [r7, #31]
 8007e64:	e009      	b.n	8007e7a <UART_SetConfig+0xe2>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a64      	ldr	r2, [pc, #400]	@ (8007ffc <UART_SetConfig+0x264>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d102      	bne.n	8007e76 <UART_SetConfig+0xde>
 8007e70:	2300      	movs	r3, #0
 8007e72:	77fb      	strb	r3, [r7, #31]
 8007e74:	e001      	b.n	8007e7a <UART_SetConfig+0xe2>
 8007e76:	2310      	movs	r3, #16
 8007e78:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	69db      	ldr	r3, [r3, #28]
 8007e7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e82:	d15a      	bne.n	8007f3a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8007e84:	7ffb      	ldrb	r3, [r7, #31]
 8007e86:	2b08      	cmp	r3, #8
 8007e88:	d827      	bhi.n	8007eda <UART_SetConfig+0x142>
 8007e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e90 <UART_SetConfig+0xf8>)
 8007e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e90:	08007eb5 	.word	0x08007eb5
 8007e94:	08007ebd 	.word	0x08007ebd
 8007e98:	08007ec5 	.word	0x08007ec5
 8007e9c:	08007edb 	.word	0x08007edb
 8007ea0:	08007ecb 	.word	0x08007ecb
 8007ea4:	08007edb 	.word	0x08007edb
 8007ea8:	08007edb 	.word	0x08007edb
 8007eac:	08007edb 	.word	0x08007edb
 8007eb0:	08007ed3 	.word	0x08007ed3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007eb4:	f7fe fdca 	bl	8006a4c <HAL_RCC_GetPCLK1Freq>
 8007eb8:	61b8      	str	r0, [r7, #24]
        break;
 8007eba:	e013      	b.n	8007ee4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ebc:	f7fe fde8 	bl	8006a90 <HAL_RCC_GetPCLK2Freq>
 8007ec0:	61b8      	str	r0, [r7, #24]
        break;
 8007ec2:	e00f      	b.n	8007ee4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ec4:	4b4e      	ldr	r3, [pc, #312]	@ (8008000 <UART_SetConfig+0x268>)
 8007ec6:	61bb      	str	r3, [r7, #24]
        break;
 8007ec8:	e00c      	b.n	8007ee4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007eca:	f7fe fd5f 	bl	800698c <HAL_RCC_GetSysClockFreq>
 8007ece:	61b8      	str	r0, [r7, #24]
        break;
 8007ed0:	e008      	b.n	8007ee4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ed2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ed6:	61bb      	str	r3, [r7, #24]
        break;
 8007ed8:	e004      	b.n	8007ee4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8007eda:	2300      	movs	r3, #0
 8007edc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	77bb      	strb	r3, [r7, #30]
        break;
 8007ee2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ee4:	69bb      	ldr	r3, [r7, #24]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d074      	beq.n	8007fd4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007eea:	69bb      	ldr	r3, [r7, #24]
 8007eec:	005a      	lsls	r2, r3, #1
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	085b      	lsrs	r3, r3, #1
 8007ef4:	441a      	add	r2, r3
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007efe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	2b0f      	cmp	r3, #15
 8007f04:	d916      	bls.n	8007f34 <UART_SetConfig+0x19c>
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f0c:	d212      	bcs.n	8007f34 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	f023 030f 	bic.w	r3, r3, #15
 8007f16:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	085b      	lsrs	r3, r3, #1
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	f003 0307 	and.w	r3, r3, #7
 8007f22:	b29a      	uxth	r2, r3
 8007f24:	89fb      	ldrh	r3, [r7, #14]
 8007f26:	4313      	orrs	r3, r2
 8007f28:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	89fa      	ldrh	r2, [r7, #14]
 8007f30:	60da      	str	r2, [r3, #12]
 8007f32:	e04f      	b.n	8007fd4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007f34:	2301      	movs	r3, #1
 8007f36:	77bb      	strb	r3, [r7, #30]
 8007f38:	e04c      	b.n	8007fd4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f3a:	7ffb      	ldrb	r3, [r7, #31]
 8007f3c:	2b08      	cmp	r3, #8
 8007f3e:	d828      	bhi.n	8007f92 <UART_SetConfig+0x1fa>
 8007f40:	a201      	add	r2, pc, #4	@ (adr r2, 8007f48 <UART_SetConfig+0x1b0>)
 8007f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f46:	bf00      	nop
 8007f48:	08007f6d 	.word	0x08007f6d
 8007f4c:	08007f75 	.word	0x08007f75
 8007f50:	08007f7d 	.word	0x08007f7d
 8007f54:	08007f93 	.word	0x08007f93
 8007f58:	08007f83 	.word	0x08007f83
 8007f5c:	08007f93 	.word	0x08007f93
 8007f60:	08007f93 	.word	0x08007f93
 8007f64:	08007f93 	.word	0x08007f93
 8007f68:	08007f8b 	.word	0x08007f8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f6c:	f7fe fd6e 	bl	8006a4c <HAL_RCC_GetPCLK1Freq>
 8007f70:	61b8      	str	r0, [r7, #24]
        break;
 8007f72:	e013      	b.n	8007f9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f74:	f7fe fd8c 	bl	8006a90 <HAL_RCC_GetPCLK2Freq>
 8007f78:	61b8      	str	r0, [r7, #24]
        break;
 8007f7a:	e00f      	b.n	8007f9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f7c:	4b20      	ldr	r3, [pc, #128]	@ (8008000 <UART_SetConfig+0x268>)
 8007f7e:	61bb      	str	r3, [r7, #24]
        break;
 8007f80:	e00c      	b.n	8007f9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f82:	f7fe fd03 	bl	800698c <HAL_RCC_GetSysClockFreq>
 8007f86:	61b8      	str	r0, [r7, #24]
        break;
 8007f88:	e008      	b.n	8007f9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f8e:	61bb      	str	r3, [r7, #24]
        break;
 8007f90:	e004      	b.n	8007f9c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007f92:	2300      	movs	r3, #0
 8007f94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	77bb      	strb	r3, [r7, #30]
        break;
 8007f9a:	bf00      	nop
    }

    if (pclk != 0U)
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d018      	beq.n	8007fd4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	085a      	lsrs	r2, r3, #1
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	441a      	add	r2, r3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fb4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	2b0f      	cmp	r3, #15
 8007fba:	d909      	bls.n	8007fd0 <UART_SetConfig+0x238>
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fc2:	d205      	bcs.n	8007fd0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	b29a      	uxth	r2, r3
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	60da      	str	r2, [r3, #12]
 8007fce:	e001      	b.n	8007fd4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007fe0:	7fbb      	ldrb	r3, [r7, #30]
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3720      	adds	r7, #32
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop
 8007fec:	efff69f3 	.word	0xefff69f3
 8007ff0:	40013800 	.word	0x40013800
 8007ff4:	40021000 	.word	0x40021000
 8007ff8:	40004400 	.word	0x40004400
 8007ffc:	40004800 	.word	0x40004800
 8008000:	007a1200 	.word	0x007a1200

08008004 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008010:	f003 0308 	and.w	r3, r3, #8
 8008014:	2b00      	cmp	r3, #0
 8008016:	d00a      	beq.n	800802e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	430a      	orrs	r2, r1
 800802c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008032:	f003 0301 	and.w	r3, r3, #1
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00a      	beq.n	8008050 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	430a      	orrs	r2, r1
 800804e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008054:	f003 0302 	and.w	r3, r3, #2
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00a      	beq.n	8008072 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	430a      	orrs	r2, r1
 8008070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008076:	f003 0304 	and.w	r3, r3, #4
 800807a:	2b00      	cmp	r3, #0
 800807c:	d00a      	beq.n	8008094 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	430a      	orrs	r2, r1
 8008092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008098:	f003 0310 	and.w	r3, r3, #16
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00a      	beq.n	80080b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	430a      	orrs	r2, r1
 80080b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ba:	f003 0320 	and.w	r3, r3, #32
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00a      	beq.n	80080d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	430a      	orrs	r2, r1
 80080d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d01a      	beq.n	800811a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	430a      	orrs	r2, r1
 80080f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008102:	d10a      	bne.n	800811a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	430a      	orrs	r2, r1
 8008118:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008122:	2b00      	cmp	r3, #0
 8008124:	d00a      	beq.n	800813c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	430a      	orrs	r2, r1
 800813a:	605a      	str	r2, [r3, #4]
  }
}
 800813c:	bf00      	nop
 800813e:	370c      	adds	r7, #12
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b098      	sub	sp, #96	@ 0x60
 800814c:	af02      	add	r7, sp, #8
 800814e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008158:	f7fa fbd8 	bl	800290c <HAL_GetTick>
 800815c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f003 0308 	and.w	r3, r3, #8
 8008168:	2b08      	cmp	r3, #8
 800816a:	d12e      	bne.n	80081ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800816c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008174:	2200      	movs	r2, #0
 8008176:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f000 f88c 	bl	8008298 <UART_WaitOnFlagUntilTimeout>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d021      	beq.n	80081ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800818e:	e853 3f00 	ldrex	r3, [r3]
 8008192:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008196:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800819a:	653b      	str	r3, [r7, #80]	@ 0x50
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	461a      	mov	r2, r3
 80081a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80081a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081ac:	e841 2300 	strex	r3, r2, [r1]
 80081b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d1e6      	bne.n	8008186 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2220      	movs	r2, #32
 80081bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e062      	b.n	8008290 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f003 0304 	and.w	r3, r3, #4
 80081d4:	2b04      	cmp	r3, #4
 80081d6:	d149      	bne.n	800826c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081dc:	9300      	str	r3, [sp, #0]
 80081de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081e0:	2200      	movs	r2, #0
 80081e2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 f856 	bl	8008298 <UART_WaitOnFlagUntilTimeout>
 80081ec:	4603      	mov	r3, r0
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d03c      	beq.n	800826c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fa:	e853 3f00 	ldrex	r3, [r3]
 80081fe:	623b      	str	r3, [r7, #32]
   return(result);
 8008200:	6a3b      	ldr	r3, [r7, #32]
 8008202:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008206:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	461a      	mov	r2, r3
 800820e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008210:	633b      	str	r3, [r7, #48]	@ 0x30
 8008212:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008214:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008216:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008218:	e841 2300 	strex	r3, r2, [r1]
 800821c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800821e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008220:	2b00      	cmp	r3, #0
 8008222:	d1e6      	bne.n	80081f2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	3308      	adds	r3, #8
 800822a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	e853 3f00 	ldrex	r3, [r3]
 8008232:	60fb      	str	r3, [r7, #12]
   return(result);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f023 0301 	bic.w	r3, r3, #1
 800823a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	3308      	adds	r3, #8
 8008242:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008244:	61fa      	str	r2, [r7, #28]
 8008246:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008248:	69b9      	ldr	r1, [r7, #24]
 800824a:	69fa      	ldr	r2, [r7, #28]
 800824c:	e841 2300 	strex	r3, r2, [r1]
 8008250:	617b      	str	r3, [r7, #20]
   return(result);
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1e5      	bne.n	8008224 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2220      	movs	r2, #32
 800825c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2200      	movs	r2, #0
 8008264:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008268:	2303      	movs	r3, #3
 800826a:	e011      	b.n	8008290 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2220      	movs	r2, #32
 8008270:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2220      	movs	r2, #32
 8008276:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2200      	movs	r2, #0
 800827e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2200      	movs	r2, #0
 8008284:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800828e:	2300      	movs	r3, #0
}
 8008290:	4618      	mov	r0, r3
 8008292:	3758      	adds	r7, #88	@ 0x58
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}

08008298 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
 800829e:	60f8      	str	r0, [r7, #12]
 80082a0:	60b9      	str	r1, [r7, #8]
 80082a2:	603b      	str	r3, [r7, #0]
 80082a4:	4613      	mov	r3, r2
 80082a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082a8:	e04f      	b.n	800834a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b0:	d04b      	beq.n	800834a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082b2:	f7fa fb2b 	bl	800290c <HAL_GetTick>
 80082b6:	4602      	mov	r2, r0
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	1ad3      	subs	r3, r2, r3
 80082bc:	69ba      	ldr	r2, [r7, #24]
 80082be:	429a      	cmp	r2, r3
 80082c0:	d302      	bcc.n	80082c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d101      	bne.n	80082cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80082c8:	2303      	movs	r3, #3
 80082ca:	e04e      	b.n	800836a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f003 0304 	and.w	r3, r3, #4
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d037      	beq.n	800834a <UART_WaitOnFlagUntilTimeout+0xb2>
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	2b80      	cmp	r3, #128	@ 0x80
 80082de:	d034      	beq.n	800834a <UART_WaitOnFlagUntilTimeout+0xb2>
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	2b40      	cmp	r3, #64	@ 0x40
 80082e4:	d031      	beq.n	800834a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	69db      	ldr	r3, [r3, #28]
 80082ec:	f003 0308 	and.w	r3, r3, #8
 80082f0:	2b08      	cmp	r3, #8
 80082f2:	d110      	bne.n	8008316 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2208      	movs	r2, #8
 80082fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80082fc:	68f8      	ldr	r0, [r7, #12]
 80082fe:	f000 f8ff 	bl	8008500 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2208      	movs	r2, #8
 8008306:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2200      	movs	r2, #0
 800830e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	e029      	b.n	800836a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	69db      	ldr	r3, [r3, #28]
 800831c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008324:	d111      	bne.n	800834a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800832e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f000 f8e5 	bl	8008500 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2220      	movs	r2, #32
 800833a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008346:	2303      	movs	r3, #3
 8008348:	e00f      	b.n	800836a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	69da      	ldr	r2, [r3, #28]
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	4013      	ands	r3, r2
 8008354:	68ba      	ldr	r2, [r7, #8]
 8008356:	429a      	cmp	r2, r3
 8008358:	bf0c      	ite	eq
 800835a:	2301      	moveq	r3, #1
 800835c:	2300      	movne	r3, #0
 800835e:	b2db      	uxtb	r3, r3
 8008360:	461a      	mov	r2, r3
 8008362:	79fb      	ldrb	r3, [r7, #7]
 8008364:	429a      	cmp	r2, r3
 8008366:	d0a0      	beq.n	80082aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008368:	2300      	movs	r3, #0
}
 800836a:	4618      	mov	r0, r3
 800836c:	3710      	adds	r7, #16
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
	...

08008374 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b096      	sub	sp, #88	@ 0x58
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	4613      	mov	r3, r2
 8008380:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	68ba      	ldr	r2, [r7, #8]
 8008386:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	88fa      	ldrh	r2, [r7, #6]
 800838c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2200      	movs	r2, #0
 8008394:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2222      	movs	r2, #34	@ 0x22
 800839c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d028      	beq.n	80083fa <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083ac:	4a3e      	ldr	r2, [pc, #248]	@ (80084a8 <UART_Start_Receive_DMA+0x134>)
 80083ae:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083b4:	4a3d      	ldr	r2, [pc, #244]	@ (80084ac <UART_Start_Receive_DMA+0x138>)
 80083b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083bc:	4a3c      	ldr	r2, [pc, #240]	@ (80084b0 <UART_Start_Receive_DMA+0x13c>)
 80083be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083c4:	2200      	movs	r2, #0
 80083c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	3324      	adds	r3, #36	@ 0x24
 80083d2:	4619      	mov	r1, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083d8:	461a      	mov	r2, r3
 80083da:	88fb      	ldrh	r3, [r7, #6]
 80083dc:	f7fb fdba 	bl	8003f54 <HAL_DMA_Start_IT>
 80083e0:	4603      	mov	r3, r0
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d009      	beq.n	80083fa <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2210      	movs	r2, #16
 80083ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2220      	movs	r2, #32
 80083f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80083f6:	2301      	movs	r3, #1
 80083f8:	e051      	b.n	800849e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	691b      	ldr	r3, [r3, #16]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d018      	beq.n	8008434 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800840a:	e853 3f00 	ldrex	r3, [r3]
 800840e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008412:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008416:	657b      	str	r3, [r7, #84]	@ 0x54
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	461a      	mov	r2, r3
 800841e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008420:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008422:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008424:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008426:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008428:	e841 2300 	strex	r3, r2, [r1]
 800842c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800842e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008430:	2b00      	cmp	r3, #0
 8008432:	d1e6      	bne.n	8008402 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	3308      	adds	r3, #8
 800843a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800843c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800843e:	e853 3f00 	ldrex	r3, [r3]
 8008442:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008446:	f043 0301 	orr.w	r3, r3, #1
 800844a:	653b      	str	r3, [r7, #80]	@ 0x50
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	3308      	adds	r3, #8
 8008452:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008454:	637a      	str	r2, [r7, #52]	@ 0x34
 8008456:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008458:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800845a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800845c:	e841 2300 	strex	r3, r2, [r1]
 8008460:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008464:	2b00      	cmp	r3, #0
 8008466:	d1e5      	bne.n	8008434 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	3308      	adds	r3, #8
 800846e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	e853 3f00 	ldrex	r3, [r3]
 8008476:	613b      	str	r3, [r7, #16]
   return(result);
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800847e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	3308      	adds	r3, #8
 8008486:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008488:	623a      	str	r2, [r7, #32]
 800848a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800848c:	69f9      	ldr	r1, [r7, #28]
 800848e:	6a3a      	ldr	r2, [r7, #32]
 8008490:	e841 2300 	strex	r3, r2, [r1]
 8008494:	61bb      	str	r3, [r7, #24]
   return(result);
 8008496:	69bb      	ldr	r3, [r7, #24]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d1e5      	bne.n	8008468 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3758      	adds	r7, #88	@ 0x58
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop
 80084a8:	080085c9 	.word	0x080085c9
 80084ac:	080086ef 	.word	0x080086ef
 80084b0:	0800872d 	.word	0x0800872d

080084b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80084b4:	b480      	push	{r7}
 80084b6:	b089      	sub	sp, #36	@ 0x24
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	e853 3f00 	ldrex	r3, [r3]
 80084c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80084d0:	61fb      	str	r3, [r7, #28]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	461a      	mov	r2, r3
 80084d8:	69fb      	ldr	r3, [r7, #28]
 80084da:	61bb      	str	r3, [r7, #24]
 80084dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084de:	6979      	ldr	r1, [r7, #20]
 80084e0:	69ba      	ldr	r2, [r7, #24]
 80084e2:	e841 2300 	strex	r3, r2, [r1]
 80084e6:	613b      	str	r3, [r7, #16]
   return(result);
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1e6      	bne.n	80084bc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2220      	movs	r2, #32
 80084f2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80084f4:	bf00      	nop
 80084f6:	3724      	adds	r7, #36	@ 0x24
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008500:	b480      	push	{r7}
 8008502:	b095      	sub	sp, #84	@ 0x54
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008510:	e853 3f00 	ldrex	r3, [r3]
 8008514:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008518:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800851c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	461a      	mov	r2, r3
 8008524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008526:	643b      	str	r3, [r7, #64]	@ 0x40
 8008528:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800852c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1e6      	bne.n	8008508 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	3308      	adds	r3, #8
 8008540:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008542:	6a3b      	ldr	r3, [r7, #32]
 8008544:	e853 3f00 	ldrex	r3, [r3]
 8008548:	61fb      	str	r3, [r7, #28]
   return(result);
 800854a:	69fb      	ldr	r3, [r7, #28]
 800854c:	f023 0301 	bic.w	r3, r3, #1
 8008550:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	3308      	adds	r3, #8
 8008558:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800855a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800855c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008560:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008562:	e841 2300 	strex	r3, r2, [r1]
 8008566:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800856a:	2b00      	cmp	r3, #0
 800856c:	d1e5      	bne.n	800853a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008572:	2b01      	cmp	r3, #1
 8008574:	d118      	bne.n	80085a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	e853 3f00 	ldrex	r3, [r3]
 8008582:	60bb      	str	r3, [r7, #8]
   return(result);
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	f023 0310 	bic.w	r3, r3, #16
 800858a:	647b      	str	r3, [r7, #68]	@ 0x44
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	461a      	mov	r2, r3
 8008592:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008594:	61bb      	str	r3, [r7, #24]
 8008596:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008598:	6979      	ldr	r1, [r7, #20]
 800859a:	69ba      	ldr	r2, [r7, #24]
 800859c:	e841 2300 	strex	r3, r2, [r1]
 80085a0:	613b      	str	r3, [r7, #16]
   return(result);
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d1e6      	bne.n	8008576 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2220      	movs	r2, #32
 80085ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2200      	movs	r2, #0
 80085b4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2200      	movs	r2, #0
 80085ba:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80085bc:	bf00      	nop
 80085be:	3754      	adds	r7, #84	@ 0x54
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr

080085c8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b09c      	sub	sp, #112	@ 0x70
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085d4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	699b      	ldr	r3, [r3, #24]
 80085da:	2b20      	cmp	r3, #32
 80085dc:	d071      	beq.n	80086c2 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 80085de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085e0:	2200      	movs	r2, #0
 80085e2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085ee:	e853 3f00 	ldrex	r3, [r3]
 80085f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80085f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085fa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80085fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	461a      	mov	r2, r3
 8008602:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008604:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008606:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008608:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800860a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800860c:	e841 2300 	strex	r3, r2, [r1]
 8008610:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008612:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008614:	2b00      	cmp	r3, #0
 8008616:	d1e6      	bne.n	80085e6 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008618:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	3308      	adds	r3, #8
 800861e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008622:	e853 3f00 	ldrex	r3, [r3]
 8008626:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800862a:	f023 0301 	bic.w	r3, r3, #1
 800862e:	667b      	str	r3, [r7, #100]	@ 0x64
 8008630:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	3308      	adds	r3, #8
 8008636:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008638:	647a      	str	r2, [r7, #68]	@ 0x44
 800863a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800863e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008640:	e841 2300 	strex	r3, r2, [r1]
 8008644:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008648:	2b00      	cmp	r3, #0
 800864a:	d1e5      	bne.n	8008618 <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800864c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	3308      	adds	r3, #8
 8008652:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008656:	e853 3f00 	ldrex	r3, [r3]
 800865a:	623b      	str	r3, [r7, #32]
   return(result);
 800865c:	6a3b      	ldr	r3, [r7, #32]
 800865e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008662:	663b      	str	r3, [r7, #96]	@ 0x60
 8008664:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	3308      	adds	r3, #8
 800866a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800866c:	633a      	str	r2, [r7, #48]	@ 0x30
 800866e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008670:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008672:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008674:	e841 2300 	strex	r3, r2, [r1]
 8008678:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800867a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800867c:	2b00      	cmp	r3, #0
 800867e:	d1e5      	bne.n	800864c <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008680:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008682:	2220      	movs	r2, #32
 8008684:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008688:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800868a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800868c:	2b01      	cmp	r3, #1
 800868e:	d118      	bne.n	80086c2 <UART_DMAReceiveCplt+0xfa>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008690:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	e853 3f00 	ldrex	r3, [r3]
 800869c:	60fb      	str	r3, [r7, #12]
   return(result);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f023 0310 	bic.w	r3, r3, #16
 80086a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80086a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	461a      	mov	r2, r3
 80086ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086ae:	61fb      	str	r3, [r7, #28]
 80086b0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b2:	69b9      	ldr	r1, [r7, #24]
 80086b4:	69fa      	ldr	r2, [r7, #28]
 80086b6:	e841 2300 	strex	r3, r2, [r1]
 80086ba:	617b      	str	r3, [r7, #20]
   return(result);
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1e6      	bne.n	8008690 <UART_DMAReceiveCplt+0xc8>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086c4:	2200      	movs	r2, #0
 80086c6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d107      	bne.n	80086e0 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086d2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80086d6:	4619      	mov	r1, r3
 80086d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80086da:	f7f8 fff9 	bl	80016d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80086de:	e002      	b.n	80086e6 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80086e0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80086e2:	f7ff fb45 	bl	8007d70 <HAL_UART_RxCpltCallback>
}
 80086e6:	bf00      	nop
 80086e8:	3770      	adds	r7, #112	@ 0x70
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}

080086ee <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80086ee:	b580      	push	{r7, lr}
 80086f0:	b084      	sub	sp, #16
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086fa:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2201      	movs	r2, #1
 8008700:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008706:	2b01      	cmp	r3, #1
 8008708:	d109      	bne.n	800871e <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008710:	085b      	lsrs	r3, r3, #1
 8008712:	b29b      	uxth	r3, r3
 8008714:	4619      	mov	r1, r3
 8008716:	68f8      	ldr	r0, [r7, #12]
 8008718:	f7f8 ffda 	bl	80016d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800871c:	e002      	b.n	8008724 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800871e:	68f8      	ldr	r0, [r7, #12]
 8008720:	f7ff fb30 	bl	8007d84 <HAL_UART_RxHalfCpltCallback>
}
 8008724:	bf00      	nop
 8008726:	3710      	adds	r7, #16
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b086      	sub	sp, #24
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008738:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800873e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008746:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008752:	2b80      	cmp	r3, #128	@ 0x80
 8008754:	d109      	bne.n	800876a <UART_DMAError+0x3e>
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	2b21      	cmp	r3, #33	@ 0x21
 800875a:	d106      	bne.n	800876a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	2200      	movs	r2, #0
 8008760:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8008764:	6978      	ldr	r0, [r7, #20]
 8008766:	f7ff fea5 	bl	80084b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008774:	2b40      	cmp	r3, #64	@ 0x40
 8008776:	d109      	bne.n	800878c <UART_DMAError+0x60>
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2b22      	cmp	r3, #34	@ 0x22
 800877c:	d106      	bne.n	800878c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	2200      	movs	r2, #0
 8008782:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8008786:	6978      	ldr	r0, [r7, #20]
 8008788:	f7ff feba 	bl	8008500 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008792:	f043 0210 	orr.w	r2, r3, #16
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800879c:	6978      	ldr	r0, [r7, #20]
 800879e:	f7f8 ffc1 	bl	8001724 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087a2:	bf00      	nop
 80087a4:	3718      	adds	r7, #24
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}

080087aa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087aa:	b580      	push	{r7, lr}
 80087ac:	b084      	sub	sp, #16
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2200      	movs	r2, #0
 80087c4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087c8:	68f8      	ldr	r0, [r7, #12]
 80087ca:	f7f8 ffab 	bl	8001724 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087ce:	bf00      	nop
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}

080087d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80087d6:	b580      	push	{r7, lr}
 80087d8:	b088      	sub	sp, #32
 80087da:	af00      	add	r7, sp, #0
 80087dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	e853 3f00 	ldrex	r3, [r3]
 80087ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087f2:	61fb      	str	r3, [r7, #28]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	461a      	mov	r2, r3
 80087fa:	69fb      	ldr	r3, [r7, #28]
 80087fc:	61bb      	str	r3, [r7, #24]
 80087fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008800:	6979      	ldr	r1, [r7, #20]
 8008802:	69ba      	ldr	r2, [r7, #24]
 8008804:	e841 2300 	strex	r3, r2, [r1]
 8008808:	613b      	str	r3, [r7, #16]
   return(result);
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d1e6      	bne.n	80087de <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2220      	movs	r2, #32
 8008814:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f7ff fa9d 	bl	8007d5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008822:	bf00      	nop
 8008824:	3720      	adds	r7, #32
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800882a:	b480      	push	{r7}
 800882c:	b083      	sub	sp, #12
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008832:	bf00      	nop
 8008834:	370c      	adds	r7, #12
 8008836:	46bd      	mov	sp, r7
 8008838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883c:	4770      	bx	lr

0800883e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800883e:	b580      	push	{r7, lr}
 8008840:	b08c      	sub	sp, #48	@ 0x30
 8008842:	af00      	add	r7, sp, #0
 8008844:	60f8      	str	r0, [r7, #12]
 8008846:	60b9      	str	r1, [r7, #8]
 8008848:	4613      	mov	r3, r2
 800884a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008852:	2b20      	cmp	r3, #32
 8008854:	d142      	bne.n	80088dc <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d002      	beq.n	8008862 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800885c:	88fb      	ldrh	r3, [r7, #6]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d101      	bne.n	8008866 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	e03b      	b.n	80088de <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	2201      	movs	r2, #1
 800886a:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2200      	movs	r2, #0
 8008870:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008872:	88fb      	ldrh	r3, [r7, #6]
 8008874:	461a      	mov	r2, r3
 8008876:	68b9      	ldr	r1, [r7, #8]
 8008878:	68f8      	ldr	r0, [r7, #12]
 800887a:	f7ff fd7b 	bl	8008374 <UART_Start_Receive_DMA>
 800887e:	4603      	mov	r3, r0
 8008880:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008884:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008888:	2b00      	cmp	r3, #0
 800888a:	d124      	bne.n	80088d6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008890:	2b01      	cmp	r3, #1
 8008892:	d11d      	bne.n	80088d0 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	2210      	movs	r2, #16
 800889a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	e853 3f00 	ldrex	r3, [r3]
 80088a8:	617b      	str	r3, [r7, #20]
   return(result);
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	f043 0310 	orr.w	r3, r3, #16
 80088b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	461a      	mov	r2, r3
 80088b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80088bc:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088be:	6a39      	ldr	r1, [r7, #32]
 80088c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088c2:	e841 2300 	strex	r3, r2, [r1]
 80088c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80088c8:	69fb      	ldr	r3, [r7, #28]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d1e6      	bne.n	800889c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80088ce:	e002      	b.n	80088d6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80088d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80088da:	e000      	b.n	80088de <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80088dc:	2302      	movs	r3, #2
  }
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3730      	adds	r7, #48	@ 0x30
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <sulp>:
 80088e6:	b570      	push	{r4, r5, r6, lr}
 80088e8:	4604      	mov	r4, r0
 80088ea:	460d      	mov	r5, r1
 80088ec:	ec45 4b10 	vmov	d0, r4, r5
 80088f0:	4616      	mov	r6, r2
 80088f2:	f003 fb7d 	bl	800bff0 <__ulp>
 80088f6:	ec51 0b10 	vmov	r0, r1, d0
 80088fa:	b17e      	cbz	r6, 800891c <sulp+0x36>
 80088fc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008900:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008904:	2b00      	cmp	r3, #0
 8008906:	dd09      	ble.n	800891c <sulp+0x36>
 8008908:	051b      	lsls	r3, r3, #20
 800890a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800890e:	2400      	movs	r4, #0
 8008910:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008914:	4622      	mov	r2, r4
 8008916:	462b      	mov	r3, r5
 8008918:	f7f7 fe6e 	bl	80005f8 <__aeabi_dmul>
 800891c:	ec41 0b10 	vmov	d0, r0, r1
 8008920:	bd70      	pop	{r4, r5, r6, pc}
 8008922:	0000      	movs	r0, r0
 8008924:	0000      	movs	r0, r0
	...

08008928 <_strtod_l>:
 8008928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892c:	b09f      	sub	sp, #124	@ 0x7c
 800892e:	460c      	mov	r4, r1
 8008930:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008932:	2200      	movs	r2, #0
 8008934:	921a      	str	r2, [sp, #104]	@ 0x68
 8008936:	9005      	str	r0, [sp, #20]
 8008938:	f04f 0a00 	mov.w	sl, #0
 800893c:	f04f 0b00 	mov.w	fp, #0
 8008940:	460a      	mov	r2, r1
 8008942:	9219      	str	r2, [sp, #100]	@ 0x64
 8008944:	7811      	ldrb	r1, [r2, #0]
 8008946:	292b      	cmp	r1, #43	@ 0x2b
 8008948:	d04a      	beq.n	80089e0 <_strtod_l+0xb8>
 800894a:	d838      	bhi.n	80089be <_strtod_l+0x96>
 800894c:	290d      	cmp	r1, #13
 800894e:	d832      	bhi.n	80089b6 <_strtod_l+0x8e>
 8008950:	2908      	cmp	r1, #8
 8008952:	d832      	bhi.n	80089ba <_strtod_l+0x92>
 8008954:	2900      	cmp	r1, #0
 8008956:	d03b      	beq.n	80089d0 <_strtod_l+0xa8>
 8008958:	2200      	movs	r2, #0
 800895a:	920e      	str	r2, [sp, #56]	@ 0x38
 800895c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800895e:	782a      	ldrb	r2, [r5, #0]
 8008960:	2a30      	cmp	r2, #48	@ 0x30
 8008962:	f040 80b2 	bne.w	8008aca <_strtod_l+0x1a2>
 8008966:	786a      	ldrb	r2, [r5, #1]
 8008968:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800896c:	2a58      	cmp	r2, #88	@ 0x58
 800896e:	d16e      	bne.n	8008a4e <_strtod_l+0x126>
 8008970:	9302      	str	r3, [sp, #8]
 8008972:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008974:	9301      	str	r3, [sp, #4]
 8008976:	ab1a      	add	r3, sp, #104	@ 0x68
 8008978:	9300      	str	r3, [sp, #0]
 800897a:	4a8f      	ldr	r2, [pc, #572]	@ (8008bb8 <_strtod_l+0x290>)
 800897c:	9805      	ldr	r0, [sp, #20]
 800897e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008980:	a919      	add	r1, sp, #100	@ 0x64
 8008982:	f002 fc2f 	bl	800b1e4 <__gethex>
 8008986:	f010 060f 	ands.w	r6, r0, #15
 800898a:	4604      	mov	r4, r0
 800898c:	d005      	beq.n	800899a <_strtod_l+0x72>
 800898e:	2e06      	cmp	r6, #6
 8008990:	d128      	bne.n	80089e4 <_strtod_l+0xbc>
 8008992:	3501      	adds	r5, #1
 8008994:	2300      	movs	r3, #0
 8008996:	9519      	str	r5, [sp, #100]	@ 0x64
 8008998:	930e      	str	r3, [sp, #56]	@ 0x38
 800899a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800899c:	2b00      	cmp	r3, #0
 800899e:	f040 858e 	bne.w	80094be <_strtod_l+0xb96>
 80089a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089a4:	b1cb      	cbz	r3, 80089da <_strtod_l+0xb2>
 80089a6:	4652      	mov	r2, sl
 80089a8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80089ac:	ec43 2b10 	vmov	d0, r2, r3
 80089b0:	b01f      	add	sp, #124	@ 0x7c
 80089b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b6:	2920      	cmp	r1, #32
 80089b8:	d1ce      	bne.n	8008958 <_strtod_l+0x30>
 80089ba:	3201      	adds	r2, #1
 80089bc:	e7c1      	b.n	8008942 <_strtod_l+0x1a>
 80089be:	292d      	cmp	r1, #45	@ 0x2d
 80089c0:	d1ca      	bne.n	8008958 <_strtod_l+0x30>
 80089c2:	2101      	movs	r1, #1
 80089c4:	910e      	str	r1, [sp, #56]	@ 0x38
 80089c6:	1c51      	adds	r1, r2, #1
 80089c8:	9119      	str	r1, [sp, #100]	@ 0x64
 80089ca:	7852      	ldrb	r2, [r2, #1]
 80089cc:	2a00      	cmp	r2, #0
 80089ce:	d1c5      	bne.n	800895c <_strtod_l+0x34>
 80089d0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80089d2:	9419      	str	r4, [sp, #100]	@ 0x64
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f040 8570 	bne.w	80094ba <_strtod_l+0xb92>
 80089da:	4652      	mov	r2, sl
 80089dc:	465b      	mov	r3, fp
 80089de:	e7e5      	b.n	80089ac <_strtod_l+0x84>
 80089e0:	2100      	movs	r1, #0
 80089e2:	e7ef      	b.n	80089c4 <_strtod_l+0x9c>
 80089e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80089e6:	b13a      	cbz	r2, 80089f8 <_strtod_l+0xd0>
 80089e8:	2135      	movs	r1, #53	@ 0x35
 80089ea:	a81c      	add	r0, sp, #112	@ 0x70
 80089ec:	f003 fbfa 	bl	800c1e4 <__copybits>
 80089f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80089f2:	9805      	ldr	r0, [sp, #20]
 80089f4:	f002 ffd0 	bl	800b998 <_Bfree>
 80089f8:	3e01      	subs	r6, #1
 80089fa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80089fc:	2e04      	cmp	r6, #4
 80089fe:	d806      	bhi.n	8008a0e <_strtod_l+0xe6>
 8008a00:	e8df f006 	tbb	[pc, r6]
 8008a04:	201d0314 	.word	0x201d0314
 8008a08:	14          	.byte	0x14
 8008a09:	00          	.byte	0x00
 8008a0a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008a0e:	05e1      	lsls	r1, r4, #23
 8008a10:	bf48      	it	mi
 8008a12:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008a16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008a1a:	0d1b      	lsrs	r3, r3, #20
 8008a1c:	051b      	lsls	r3, r3, #20
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d1bb      	bne.n	800899a <_strtod_l+0x72>
 8008a22:	f001 fc87 	bl	800a334 <__errno>
 8008a26:	2322      	movs	r3, #34	@ 0x22
 8008a28:	6003      	str	r3, [r0, #0]
 8008a2a:	e7b6      	b.n	800899a <_strtod_l+0x72>
 8008a2c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008a30:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008a34:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008a38:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008a3c:	e7e7      	b.n	8008a0e <_strtod_l+0xe6>
 8008a3e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008bc0 <_strtod_l+0x298>
 8008a42:	e7e4      	b.n	8008a0e <_strtod_l+0xe6>
 8008a44:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008a48:	f04f 3aff 	mov.w	sl, #4294967295
 8008a4c:	e7df      	b.n	8008a0e <_strtod_l+0xe6>
 8008a4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a50:	1c5a      	adds	r2, r3, #1
 8008a52:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a54:	785b      	ldrb	r3, [r3, #1]
 8008a56:	2b30      	cmp	r3, #48	@ 0x30
 8008a58:	d0f9      	beq.n	8008a4e <_strtod_l+0x126>
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d09d      	beq.n	800899a <_strtod_l+0x72>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	2700      	movs	r7, #0
 8008a62:	9308      	str	r3, [sp, #32]
 8008a64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a66:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a68:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008a6a:	46b9      	mov	r9, r7
 8008a6c:	220a      	movs	r2, #10
 8008a6e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008a70:	7805      	ldrb	r5, [r0, #0]
 8008a72:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008a76:	b2d9      	uxtb	r1, r3
 8008a78:	2909      	cmp	r1, #9
 8008a7a:	d928      	bls.n	8008ace <_strtod_l+0x1a6>
 8008a7c:	494f      	ldr	r1, [pc, #316]	@ (8008bbc <_strtod_l+0x294>)
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f001 fbe6 	bl	800a250 <strncmp>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d032      	beq.n	8008aee <_strtod_l+0x1c6>
 8008a88:	2000      	movs	r0, #0
 8008a8a:	462a      	mov	r2, r5
 8008a8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a8e:	464d      	mov	r5, r9
 8008a90:	4603      	mov	r3, r0
 8008a92:	2a65      	cmp	r2, #101	@ 0x65
 8008a94:	d001      	beq.n	8008a9a <_strtod_l+0x172>
 8008a96:	2a45      	cmp	r2, #69	@ 0x45
 8008a98:	d114      	bne.n	8008ac4 <_strtod_l+0x19c>
 8008a9a:	b91d      	cbnz	r5, 8008aa4 <_strtod_l+0x17c>
 8008a9c:	9a08      	ldr	r2, [sp, #32]
 8008a9e:	4302      	orrs	r2, r0
 8008aa0:	d096      	beq.n	80089d0 <_strtod_l+0xa8>
 8008aa2:	2500      	movs	r5, #0
 8008aa4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008aa6:	1c62      	adds	r2, r4, #1
 8008aa8:	9219      	str	r2, [sp, #100]	@ 0x64
 8008aaa:	7862      	ldrb	r2, [r4, #1]
 8008aac:	2a2b      	cmp	r2, #43	@ 0x2b
 8008aae:	d07a      	beq.n	8008ba6 <_strtod_l+0x27e>
 8008ab0:	2a2d      	cmp	r2, #45	@ 0x2d
 8008ab2:	d07e      	beq.n	8008bb2 <_strtod_l+0x28a>
 8008ab4:	f04f 0c00 	mov.w	ip, #0
 8008ab8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008abc:	2909      	cmp	r1, #9
 8008abe:	f240 8085 	bls.w	8008bcc <_strtod_l+0x2a4>
 8008ac2:	9419      	str	r4, [sp, #100]	@ 0x64
 8008ac4:	f04f 0800 	mov.w	r8, #0
 8008ac8:	e0a5      	b.n	8008c16 <_strtod_l+0x2ee>
 8008aca:	2300      	movs	r3, #0
 8008acc:	e7c8      	b.n	8008a60 <_strtod_l+0x138>
 8008ace:	f1b9 0f08 	cmp.w	r9, #8
 8008ad2:	bfd8      	it	le
 8008ad4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008ad6:	f100 0001 	add.w	r0, r0, #1
 8008ada:	bfda      	itte	le
 8008adc:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ae0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008ae2:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008ae6:	f109 0901 	add.w	r9, r9, #1
 8008aea:	9019      	str	r0, [sp, #100]	@ 0x64
 8008aec:	e7bf      	b.n	8008a6e <_strtod_l+0x146>
 8008aee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008af0:	1c5a      	adds	r2, r3, #1
 8008af2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008af4:	785a      	ldrb	r2, [r3, #1]
 8008af6:	f1b9 0f00 	cmp.w	r9, #0
 8008afa:	d03b      	beq.n	8008b74 <_strtod_l+0x24c>
 8008afc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008afe:	464d      	mov	r5, r9
 8008b00:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008b04:	2b09      	cmp	r3, #9
 8008b06:	d912      	bls.n	8008b2e <_strtod_l+0x206>
 8008b08:	2301      	movs	r3, #1
 8008b0a:	e7c2      	b.n	8008a92 <_strtod_l+0x16a>
 8008b0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b0e:	1c5a      	adds	r2, r3, #1
 8008b10:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b12:	785a      	ldrb	r2, [r3, #1]
 8008b14:	3001      	adds	r0, #1
 8008b16:	2a30      	cmp	r2, #48	@ 0x30
 8008b18:	d0f8      	beq.n	8008b0c <_strtod_l+0x1e4>
 8008b1a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008b1e:	2b08      	cmp	r3, #8
 8008b20:	f200 84d2 	bhi.w	80094c8 <_strtod_l+0xba0>
 8008b24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b26:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b28:	2000      	movs	r0, #0
 8008b2a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008b2c:	4605      	mov	r5, r0
 8008b2e:	3a30      	subs	r2, #48	@ 0x30
 8008b30:	f100 0301 	add.w	r3, r0, #1
 8008b34:	d018      	beq.n	8008b68 <_strtod_l+0x240>
 8008b36:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008b38:	4419      	add	r1, r3
 8008b3a:	910a      	str	r1, [sp, #40]	@ 0x28
 8008b3c:	462e      	mov	r6, r5
 8008b3e:	f04f 0e0a 	mov.w	lr, #10
 8008b42:	1c71      	adds	r1, r6, #1
 8008b44:	eba1 0c05 	sub.w	ip, r1, r5
 8008b48:	4563      	cmp	r3, ip
 8008b4a:	dc15      	bgt.n	8008b78 <_strtod_l+0x250>
 8008b4c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008b50:	182b      	adds	r3, r5, r0
 8008b52:	2b08      	cmp	r3, #8
 8008b54:	f105 0501 	add.w	r5, r5, #1
 8008b58:	4405      	add	r5, r0
 8008b5a:	dc1a      	bgt.n	8008b92 <_strtod_l+0x26a>
 8008b5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b5e:	230a      	movs	r3, #10
 8008b60:	fb03 2301 	mla	r3, r3, r1, r2
 8008b64:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b66:	2300      	movs	r3, #0
 8008b68:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b6a:	1c51      	adds	r1, r2, #1
 8008b6c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b6e:	7852      	ldrb	r2, [r2, #1]
 8008b70:	4618      	mov	r0, r3
 8008b72:	e7c5      	b.n	8008b00 <_strtod_l+0x1d8>
 8008b74:	4648      	mov	r0, r9
 8008b76:	e7ce      	b.n	8008b16 <_strtod_l+0x1ee>
 8008b78:	2e08      	cmp	r6, #8
 8008b7a:	dc05      	bgt.n	8008b88 <_strtod_l+0x260>
 8008b7c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008b7e:	fb0e f606 	mul.w	r6, lr, r6
 8008b82:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008b84:	460e      	mov	r6, r1
 8008b86:	e7dc      	b.n	8008b42 <_strtod_l+0x21a>
 8008b88:	2910      	cmp	r1, #16
 8008b8a:	bfd8      	it	le
 8008b8c:	fb0e f707 	mulle.w	r7, lr, r7
 8008b90:	e7f8      	b.n	8008b84 <_strtod_l+0x25c>
 8008b92:	2b0f      	cmp	r3, #15
 8008b94:	bfdc      	itt	le
 8008b96:	230a      	movle	r3, #10
 8008b98:	fb03 2707 	mlale	r7, r3, r7, r2
 8008b9c:	e7e3      	b.n	8008b66 <_strtod_l+0x23e>
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e77a      	b.n	8008a9c <_strtod_l+0x174>
 8008ba6:	f04f 0c00 	mov.w	ip, #0
 8008baa:	1ca2      	adds	r2, r4, #2
 8008bac:	9219      	str	r2, [sp, #100]	@ 0x64
 8008bae:	78a2      	ldrb	r2, [r4, #2]
 8008bb0:	e782      	b.n	8008ab8 <_strtod_l+0x190>
 8008bb2:	f04f 0c01 	mov.w	ip, #1
 8008bb6:	e7f8      	b.n	8008baa <_strtod_l+0x282>
 8008bb8:	0800d208 	.word	0x0800d208
 8008bbc:	0800d020 	.word	0x0800d020
 8008bc0:	7ff00000 	.word	0x7ff00000
 8008bc4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008bc6:	1c51      	adds	r1, r2, #1
 8008bc8:	9119      	str	r1, [sp, #100]	@ 0x64
 8008bca:	7852      	ldrb	r2, [r2, #1]
 8008bcc:	2a30      	cmp	r2, #48	@ 0x30
 8008bce:	d0f9      	beq.n	8008bc4 <_strtod_l+0x29c>
 8008bd0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008bd4:	2908      	cmp	r1, #8
 8008bd6:	f63f af75 	bhi.w	8008ac4 <_strtod_l+0x19c>
 8008bda:	3a30      	subs	r2, #48	@ 0x30
 8008bdc:	9209      	str	r2, [sp, #36]	@ 0x24
 8008bde:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008be0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008be2:	f04f 080a 	mov.w	r8, #10
 8008be6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008be8:	1c56      	adds	r6, r2, #1
 8008bea:	9619      	str	r6, [sp, #100]	@ 0x64
 8008bec:	7852      	ldrb	r2, [r2, #1]
 8008bee:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008bf2:	f1be 0f09 	cmp.w	lr, #9
 8008bf6:	d939      	bls.n	8008c6c <_strtod_l+0x344>
 8008bf8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008bfa:	1a76      	subs	r6, r6, r1
 8008bfc:	2e08      	cmp	r6, #8
 8008bfe:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008c02:	dc03      	bgt.n	8008c0c <_strtod_l+0x2e4>
 8008c04:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c06:	4588      	cmp	r8, r1
 8008c08:	bfa8      	it	ge
 8008c0a:	4688      	movge	r8, r1
 8008c0c:	f1bc 0f00 	cmp.w	ip, #0
 8008c10:	d001      	beq.n	8008c16 <_strtod_l+0x2ee>
 8008c12:	f1c8 0800 	rsb	r8, r8, #0
 8008c16:	2d00      	cmp	r5, #0
 8008c18:	d14e      	bne.n	8008cb8 <_strtod_l+0x390>
 8008c1a:	9908      	ldr	r1, [sp, #32]
 8008c1c:	4308      	orrs	r0, r1
 8008c1e:	f47f aebc 	bne.w	800899a <_strtod_l+0x72>
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	f47f aed4 	bne.w	80089d0 <_strtod_l+0xa8>
 8008c28:	2a69      	cmp	r2, #105	@ 0x69
 8008c2a:	d028      	beq.n	8008c7e <_strtod_l+0x356>
 8008c2c:	dc25      	bgt.n	8008c7a <_strtod_l+0x352>
 8008c2e:	2a49      	cmp	r2, #73	@ 0x49
 8008c30:	d025      	beq.n	8008c7e <_strtod_l+0x356>
 8008c32:	2a4e      	cmp	r2, #78	@ 0x4e
 8008c34:	f47f aecc 	bne.w	80089d0 <_strtod_l+0xa8>
 8008c38:	499a      	ldr	r1, [pc, #616]	@ (8008ea4 <_strtod_l+0x57c>)
 8008c3a:	a819      	add	r0, sp, #100	@ 0x64
 8008c3c:	f002 fcf4 	bl	800b628 <__match>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	f43f aec5 	beq.w	80089d0 <_strtod_l+0xa8>
 8008c46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	2b28      	cmp	r3, #40	@ 0x28
 8008c4c:	d12e      	bne.n	8008cac <_strtod_l+0x384>
 8008c4e:	4996      	ldr	r1, [pc, #600]	@ (8008ea8 <_strtod_l+0x580>)
 8008c50:	aa1c      	add	r2, sp, #112	@ 0x70
 8008c52:	a819      	add	r0, sp, #100	@ 0x64
 8008c54:	f002 fcfc 	bl	800b650 <__hexnan>
 8008c58:	2805      	cmp	r0, #5
 8008c5a:	d127      	bne.n	8008cac <_strtod_l+0x384>
 8008c5c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008c5e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008c62:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008c66:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008c6a:	e696      	b.n	800899a <_strtod_l+0x72>
 8008c6c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c6e:	fb08 2101 	mla	r1, r8, r1, r2
 8008c72:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008c76:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c78:	e7b5      	b.n	8008be6 <_strtod_l+0x2be>
 8008c7a:	2a6e      	cmp	r2, #110	@ 0x6e
 8008c7c:	e7da      	b.n	8008c34 <_strtod_l+0x30c>
 8008c7e:	498b      	ldr	r1, [pc, #556]	@ (8008eac <_strtod_l+0x584>)
 8008c80:	a819      	add	r0, sp, #100	@ 0x64
 8008c82:	f002 fcd1 	bl	800b628 <__match>
 8008c86:	2800      	cmp	r0, #0
 8008c88:	f43f aea2 	beq.w	80089d0 <_strtod_l+0xa8>
 8008c8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c8e:	4988      	ldr	r1, [pc, #544]	@ (8008eb0 <_strtod_l+0x588>)
 8008c90:	3b01      	subs	r3, #1
 8008c92:	a819      	add	r0, sp, #100	@ 0x64
 8008c94:	9319      	str	r3, [sp, #100]	@ 0x64
 8008c96:	f002 fcc7 	bl	800b628 <__match>
 8008c9a:	b910      	cbnz	r0, 8008ca2 <_strtod_l+0x37a>
 8008c9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	9319      	str	r3, [sp, #100]	@ 0x64
 8008ca2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008ec0 <_strtod_l+0x598>
 8008ca6:	f04f 0a00 	mov.w	sl, #0
 8008caa:	e676      	b.n	800899a <_strtod_l+0x72>
 8008cac:	4881      	ldr	r0, [pc, #516]	@ (8008eb4 <_strtod_l+0x58c>)
 8008cae:	f001 fb7f 	bl	800a3b0 <nan>
 8008cb2:	ec5b ab10 	vmov	sl, fp, d0
 8008cb6:	e670      	b.n	800899a <_strtod_l+0x72>
 8008cb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cba:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008cbc:	eba8 0303 	sub.w	r3, r8, r3
 8008cc0:	f1b9 0f00 	cmp.w	r9, #0
 8008cc4:	bf08      	it	eq
 8008cc6:	46a9      	moveq	r9, r5
 8008cc8:	2d10      	cmp	r5, #16
 8008cca:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ccc:	462c      	mov	r4, r5
 8008cce:	bfa8      	it	ge
 8008cd0:	2410      	movge	r4, #16
 8008cd2:	f7f7 fc17 	bl	8000504 <__aeabi_ui2d>
 8008cd6:	2d09      	cmp	r5, #9
 8008cd8:	4682      	mov	sl, r0
 8008cda:	468b      	mov	fp, r1
 8008cdc:	dc13      	bgt.n	8008d06 <_strtod_l+0x3de>
 8008cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	f43f ae5a 	beq.w	800899a <_strtod_l+0x72>
 8008ce6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ce8:	dd78      	ble.n	8008ddc <_strtod_l+0x4b4>
 8008cea:	2b16      	cmp	r3, #22
 8008cec:	dc5f      	bgt.n	8008dae <_strtod_l+0x486>
 8008cee:	4972      	ldr	r1, [pc, #456]	@ (8008eb8 <_strtod_l+0x590>)
 8008cf0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008cf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cf8:	4652      	mov	r2, sl
 8008cfa:	465b      	mov	r3, fp
 8008cfc:	f7f7 fc7c 	bl	80005f8 <__aeabi_dmul>
 8008d00:	4682      	mov	sl, r0
 8008d02:	468b      	mov	fp, r1
 8008d04:	e649      	b.n	800899a <_strtod_l+0x72>
 8008d06:	4b6c      	ldr	r3, [pc, #432]	@ (8008eb8 <_strtod_l+0x590>)
 8008d08:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008d0c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008d10:	f7f7 fc72 	bl	80005f8 <__aeabi_dmul>
 8008d14:	4682      	mov	sl, r0
 8008d16:	4638      	mov	r0, r7
 8008d18:	468b      	mov	fp, r1
 8008d1a:	f7f7 fbf3 	bl	8000504 <__aeabi_ui2d>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	460b      	mov	r3, r1
 8008d22:	4650      	mov	r0, sl
 8008d24:	4659      	mov	r1, fp
 8008d26:	f7f7 fab1 	bl	800028c <__adddf3>
 8008d2a:	2d0f      	cmp	r5, #15
 8008d2c:	4682      	mov	sl, r0
 8008d2e:	468b      	mov	fp, r1
 8008d30:	ddd5      	ble.n	8008cde <_strtod_l+0x3b6>
 8008d32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d34:	1b2c      	subs	r4, r5, r4
 8008d36:	441c      	add	r4, r3
 8008d38:	2c00      	cmp	r4, #0
 8008d3a:	f340 8093 	ble.w	8008e64 <_strtod_l+0x53c>
 8008d3e:	f014 030f 	ands.w	r3, r4, #15
 8008d42:	d00a      	beq.n	8008d5a <_strtod_l+0x432>
 8008d44:	495c      	ldr	r1, [pc, #368]	@ (8008eb8 <_strtod_l+0x590>)
 8008d46:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d4a:	4652      	mov	r2, sl
 8008d4c:	465b      	mov	r3, fp
 8008d4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d52:	f7f7 fc51 	bl	80005f8 <__aeabi_dmul>
 8008d56:	4682      	mov	sl, r0
 8008d58:	468b      	mov	fp, r1
 8008d5a:	f034 040f 	bics.w	r4, r4, #15
 8008d5e:	d073      	beq.n	8008e48 <_strtod_l+0x520>
 8008d60:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008d64:	dd49      	ble.n	8008dfa <_strtod_l+0x4d2>
 8008d66:	2400      	movs	r4, #0
 8008d68:	46a0      	mov	r8, r4
 8008d6a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008d6c:	46a1      	mov	r9, r4
 8008d6e:	9a05      	ldr	r2, [sp, #20]
 8008d70:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008ec0 <_strtod_l+0x598>
 8008d74:	2322      	movs	r3, #34	@ 0x22
 8008d76:	6013      	str	r3, [r2, #0]
 8008d78:	f04f 0a00 	mov.w	sl, #0
 8008d7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	f43f ae0b 	beq.w	800899a <_strtod_l+0x72>
 8008d84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d86:	9805      	ldr	r0, [sp, #20]
 8008d88:	f002 fe06 	bl	800b998 <_Bfree>
 8008d8c:	9805      	ldr	r0, [sp, #20]
 8008d8e:	4649      	mov	r1, r9
 8008d90:	f002 fe02 	bl	800b998 <_Bfree>
 8008d94:	9805      	ldr	r0, [sp, #20]
 8008d96:	4641      	mov	r1, r8
 8008d98:	f002 fdfe 	bl	800b998 <_Bfree>
 8008d9c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d9e:	9805      	ldr	r0, [sp, #20]
 8008da0:	f002 fdfa 	bl	800b998 <_Bfree>
 8008da4:	9805      	ldr	r0, [sp, #20]
 8008da6:	4621      	mov	r1, r4
 8008da8:	f002 fdf6 	bl	800b998 <_Bfree>
 8008dac:	e5f5      	b.n	800899a <_strtod_l+0x72>
 8008dae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008db0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008db4:	4293      	cmp	r3, r2
 8008db6:	dbbc      	blt.n	8008d32 <_strtod_l+0x40a>
 8008db8:	4c3f      	ldr	r4, [pc, #252]	@ (8008eb8 <_strtod_l+0x590>)
 8008dba:	f1c5 050f 	rsb	r5, r5, #15
 8008dbe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008dc2:	4652      	mov	r2, sl
 8008dc4:	465b      	mov	r3, fp
 8008dc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dca:	f7f7 fc15 	bl	80005f8 <__aeabi_dmul>
 8008dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd0:	1b5d      	subs	r5, r3, r5
 8008dd2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008dd6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008dda:	e78f      	b.n	8008cfc <_strtod_l+0x3d4>
 8008ddc:	3316      	adds	r3, #22
 8008dde:	dba8      	blt.n	8008d32 <_strtod_l+0x40a>
 8008de0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008de2:	eba3 0808 	sub.w	r8, r3, r8
 8008de6:	4b34      	ldr	r3, [pc, #208]	@ (8008eb8 <_strtod_l+0x590>)
 8008de8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008dec:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008df0:	4650      	mov	r0, sl
 8008df2:	4659      	mov	r1, fp
 8008df4:	f7f7 fd2a 	bl	800084c <__aeabi_ddiv>
 8008df8:	e782      	b.n	8008d00 <_strtod_l+0x3d8>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	4f2f      	ldr	r7, [pc, #188]	@ (8008ebc <_strtod_l+0x594>)
 8008dfe:	1124      	asrs	r4, r4, #4
 8008e00:	4650      	mov	r0, sl
 8008e02:	4659      	mov	r1, fp
 8008e04:	461e      	mov	r6, r3
 8008e06:	2c01      	cmp	r4, #1
 8008e08:	dc21      	bgt.n	8008e4e <_strtod_l+0x526>
 8008e0a:	b10b      	cbz	r3, 8008e10 <_strtod_l+0x4e8>
 8008e0c:	4682      	mov	sl, r0
 8008e0e:	468b      	mov	fp, r1
 8008e10:	492a      	ldr	r1, [pc, #168]	@ (8008ebc <_strtod_l+0x594>)
 8008e12:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008e16:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008e1a:	4652      	mov	r2, sl
 8008e1c:	465b      	mov	r3, fp
 8008e1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e22:	f7f7 fbe9 	bl	80005f8 <__aeabi_dmul>
 8008e26:	4b26      	ldr	r3, [pc, #152]	@ (8008ec0 <_strtod_l+0x598>)
 8008e28:	460a      	mov	r2, r1
 8008e2a:	400b      	ands	r3, r1
 8008e2c:	4925      	ldr	r1, [pc, #148]	@ (8008ec4 <_strtod_l+0x59c>)
 8008e2e:	428b      	cmp	r3, r1
 8008e30:	4682      	mov	sl, r0
 8008e32:	d898      	bhi.n	8008d66 <_strtod_l+0x43e>
 8008e34:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008e38:	428b      	cmp	r3, r1
 8008e3a:	bf86      	itte	hi
 8008e3c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008ec8 <_strtod_l+0x5a0>
 8008e40:	f04f 3aff 	movhi.w	sl, #4294967295
 8008e44:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008e48:	2300      	movs	r3, #0
 8008e4a:	9308      	str	r3, [sp, #32]
 8008e4c:	e076      	b.n	8008f3c <_strtod_l+0x614>
 8008e4e:	07e2      	lsls	r2, r4, #31
 8008e50:	d504      	bpl.n	8008e5c <_strtod_l+0x534>
 8008e52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e56:	f7f7 fbcf 	bl	80005f8 <__aeabi_dmul>
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	3601      	adds	r6, #1
 8008e5e:	1064      	asrs	r4, r4, #1
 8008e60:	3708      	adds	r7, #8
 8008e62:	e7d0      	b.n	8008e06 <_strtod_l+0x4de>
 8008e64:	d0f0      	beq.n	8008e48 <_strtod_l+0x520>
 8008e66:	4264      	negs	r4, r4
 8008e68:	f014 020f 	ands.w	r2, r4, #15
 8008e6c:	d00a      	beq.n	8008e84 <_strtod_l+0x55c>
 8008e6e:	4b12      	ldr	r3, [pc, #72]	@ (8008eb8 <_strtod_l+0x590>)
 8008e70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e74:	4650      	mov	r0, sl
 8008e76:	4659      	mov	r1, fp
 8008e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7c:	f7f7 fce6 	bl	800084c <__aeabi_ddiv>
 8008e80:	4682      	mov	sl, r0
 8008e82:	468b      	mov	fp, r1
 8008e84:	1124      	asrs	r4, r4, #4
 8008e86:	d0df      	beq.n	8008e48 <_strtod_l+0x520>
 8008e88:	2c1f      	cmp	r4, #31
 8008e8a:	dd1f      	ble.n	8008ecc <_strtod_l+0x5a4>
 8008e8c:	2400      	movs	r4, #0
 8008e8e:	46a0      	mov	r8, r4
 8008e90:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e92:	46a1      	mov	r9, r4
 8008e94:	9a05      	ldr	r2, [sp, #20]
 8008e96:	2322      	movs	r3, #34	@ 0x22
 8008e98:	f04f 0a00 	mov.w	sl, #0
 8008e9c:	f04f 0b00 	mov.w	fp, #0
 8008ea0:	6013      	str	r3, [r2, #0]
 8008ea2:	e76b      	b.n	8008d7c <_strtod_l+0x454>
 8008ea4:	0800d02f 	.word	0x0800d02f
 8008ea8:	0800d1f4 	.word	0x0800d1f4
 8008eac:	0800d027 	.word	0x0800d027
 8008eb0:	0800d061 	.word	0x0800d061
 8008eb4:	0800d1f0 	.word	0x0800d1f0
 8008eb8:	0800d380 	.word	0x0800d380
 8008ebc:	0800d358 	.word	0x0800d358
 8008ec0:	7ff00000 	.word	0x7ff00000
 8008ec4:	7ca00000 	.word	0x7ca00000
 8008ec8:	7fefffff 	.word	0x7fefffff
 8008ecc:	f014 0310 	ands.w	r3, r4, #16
 8008ed0:	bf18      	it	ne
 8008ed2:	236a      	movne	r3, #106	@ 0x6a
 8008ed4:	4ea9      	ldr	r6, [pc, #676]	@ (800917c <_strtod_l+0x854>)
 8008ed6:	9308      	str	r3, [sp, #32]
 8008ed8:	4650      	mov	r0, sl
 8008eda:	4659      	mov	r1, fp
 8008edc:	2300      	movs	r3, #0
 8008ede:	07e7      	lsls	r7, r4, #31
 8008ee0:	d504      	bpl.n	8008eec <_strtod_l+0x5c4>
 8008ee2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008ee6:	f7f7 fb87 	bl	80005f8 <__aeabi_dmul>
 8008eea:	2301      	movs	r3, #1
 8008eec:	1064      	asrs	r4, r4, #1
 8008eee:	f106 0608 	add.w	r6, r6, #8
 8008ef2:	d1f4      	bne.n	8008ede <_strtod_l+0x5b6>
 8008ef4:	b10b      	cbz	r3, 8008efa <_strtod_l+0x5d2>
 8008ef6:	4682      	mov	sl, r0
 8008ef8:	468b      	mov	fp, r1
 8008efa:	9b08      	ldr	r3, [sp, #32]
 8008efc:	b1b3      	cbz	r3, 8008f2c <_strtod_l+0x604>
 8008efe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008f02:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	4659      	mov	r1, fp
 8008f0a:	dd0f      	ble.n	8008f2c <_strtod_l+0x604>
 8008f0c:	2b1f      	cmp	r3, #31
 8008f0e:	dd56      	ble.n	8008fbe <_strtod_l+0x696>
 8008f10:	2b34      	cmp	r3, #52	@ 0x34
 8008f12:	bfde      	ittt	le
 8008f14:	f04f 33ff 	movle.w	r3, #4294967295
 8008f18:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008f1c:	4093      	lslle	r3, r2
 8008f1e:	f04f 0a00 	mov.w	sl, #0
 8008f22:	bfcc      	ite	gt
 8008f24:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008f28:	ea03 0b01 	andle.w	fp, r3, r1
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	2300      	movs	r3, #0
 8008f30:	4650      	mov	r0, sl
 8008f32:	4659      	mov	r1, fp
 8008f34:	f7f7 fdc8 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	d1a7      	bne.n	8008e8c <_strtod_l+0x564>
 8008f3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f3e:	9300      	str	r3, [sp, #0]
 8008f40:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008f42:	9805      	ldr	r0, [sp, #20]
 8008f44:	462b      	mov	r3, r5
 8008f46:	464a      	mov	r2, r9
 8008f48:	f002 fd8e 	bl	800ba68 <__s2b>
 8008f4c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	f43f af09 	beq.w	8008d66 <_strtod_l+0x43e>
 8008f54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f58:	2a00      	cmp	r2, #0
 8008f5a:	eba3 0308 	sub.w	r3, r3, r8
 8008f5e:	bfa8      	it	ge
 8008f60:	2300      	movge	r3, #0
 8008f62:	9312      	str	r3, [sp, #72]	@ 0x48
 8008f64:	2400      	movs	r4, #0
 8008f66:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008f6a:	9316      	str	r3, [sp, #88]	@ 0x58
 8008f6c:	46a0      	mov	r8, r4
 8008f6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f70:	9805      	ldr	r0, [sp, #20]
 8008f72:	6859      	ldr	r1, [r3, #4]
 8008f74:	f002 fcd0 	bl	800b918 <_Balloc>
 8008f78:	4681      	mov	r9, r0
 8008f7a:	2800      	cmp	r0, #0
 8008f7c:	f43f aef7 	beq.w	8008d6e <_strtod_l+0x446>
 8008f80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f82:	691a      	ldr	r2, [r3, #16]
 8008f84:	3202      	adds	r2, #2
 8008f86:	f103 010c 	add.w	r1, r3, #12
 8008f8a:	0092      	lsls	r2, r2, #2
 8008f8c:	300c      	adds	r0, #12
 8008f8e:	f001 f9fe 	bl	800a38e <memcpy>
 8008f92:	ec4b ab10 	vmov	d0, sl, fp
 8008f96:	9805      	ldr	r0, [sp, #20]
 8008f98:	aa1c      	add	r2, sp, #112	@ 0x70
 8008f9a:	a91b      	add	r1, sp, #108	@ 0x6c
 8008f9c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008fa0:	f003 f896 	bl	800c0d0 <__d2b>
 8008fa4:	901a      	str	r0, [sp, #104]	@ 0x68
 8008fa6:	2800      	cmp	r0, #0
 8008fa8:	f43f aee1 	beq.w	8008d6e <_strtod_l+0x446>
 8008fac:	9805      	ldr	r0, [sp, #20]
 8008fae:	2101      	movs	r1, #1
 8008fb0:	f002 fdf0 	bl	800bb94 <__i2b>
 8008fb4:	4680      	mov	r8, r0
 8008fb6:	b948      	cbnz	r0, 8008fcc <_strtod_l+0x6a4>
 8008fb8:	f04f 0800 	mov.w	r8, #0
 8008fbc:	e6d7      	b.n	8008d6e <_strtod_l+0x446>
 8008fbe:	f04f 32ff 	mov.w	r2, #4294967295
 8008fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8008fc6:	ea03 0a0a 	and.w	sl, r3, sl
 8008fca:	e7af      	b.n	8008f2c <_strtod_l+0x604>
 8008fcc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008fce:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008fd0:	2d00      	cmp	r5, #0
 8008fd2:	bfab      	itete	ge
 8008fd4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008fd6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008fd8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008fda:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008fdc:	bfac      	ite	ge
 8008fde:	18ef      	addge	r7, r5, r3
 8008fe0:	1b5e      	sublt	r6, r3, r5
 8008fe2:	9b08      	ldr	r3, [sp, #32]
 8008fe4:	1aed      	subs	r5, r5, r3
 8008fe6:	4415      	add	r5, r2
 8008fe8:	4b65      	ldr	r3, [pc, #404]	@ (8009180 <_strtod_l+0x858>)
 8008fea:	3d01      	subs	r5, #1
 8008fec:	429d      	cmp	r5, r3
 8008fee:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008ff2:	da50      	bge.n	8009096 <_strtod_l+0x76e>
 8008ff4:	1b5b      	subs	r3, r3, r5
 8008ff6:	2b1f      	cmp	r3, #31
 8008ff8:	eba2 0203 	sub.w	r2, r2, r3
 8008ffc:	f04f 0101 	mov.w	r1, #1
 8009000:	dc3d      	bgt.n	800907e <_strtod_l+0x756>
 8009002:	fa01 f303 	lsl.w	r3, r1, r3
 8009006:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009008:	2300      	movs	r3, #0
 800900a:	9310      	str	r3, [sp, #64]	@ 0x40
 800900c:	18bd      	adds	r5, r7, r2
 800900e:	9b08      	ldr	r3, [sp, #32]
 8009010:	42af      	cmp	r7, r5
 8009012:	4416      	add	r6, r2
 8009014:	441e      	add	r6, r3
 8009016:	463b      	mov	r3, r7
 8009018:	bfa8      	it	ge
 800901a:	462b      	movge	r3, r5
 800901c:	42b3      	cmp	r3, r6
 800901e:	bfa8      	it	ge
 8009020:	4633      	movge	r3, r6
 8009022:	2b00      	cmp	r3, #0
 8009024:	bfc2      	ittt	gt
 8009026:	1aed      	subgt	r5, r5, r3
 8009028:	1af6      	subgt	r6, r6, r3
 800902a:	1aff      	subgt	r7, r7, r3
 800902c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800902e:	2b00      	cmp	r3, #0
 8009030:	dd16      	ble.n	8009060 <_strtod_l+0x738>
 8009032:	4641      	mov	r1, r8
 8009034:	9805      	ldr	r0, [sp, #20]
 8009036:	461a      	mov	r2, r3
 8009038:	f002 fe64 	bl	800bd04 <__pow5mult>
 800903c:	4680      	mov	r8, r0
 800903e:	2800      	cmp	r0, #0
 8009040:	d0ba      	beq.n	8008fb8 <_strtod_l+0x690>
 8009042:	4601      	mov	r1, r0
 8009044:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009046:	9805      	ldr	r0, [sp, #20]
 8009048:	f002 fdba 	bl	800bbc0 <__multiply>
 800904c:	900a      	str	r0, [sp, #40]	@ 0x28
 800904e:	2800      	cmp	r0, #0
 8009050:	f43f ae8d 	beq.w	8008d6e <_strtod_l+0x446>
 8009054:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009056:	9805      	ldr	r0, [sp, #20]
 8009058:	f002 fc9e 	bl	800b998 <_Bfree>
 800905c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800905e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009060:	2d00      	cmp	r5, #0
 8009062:	dc1d      	bgt.n	80090a0 <_strtod_l+0x778>
 8009064:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009066:	2b00      	cmp	r3, #0
 8009068:	dd23      	ble.n	80090b2 <_strtod_l+0x78a>
 800906a:	4649      	mov	r1, r9
 800906c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800906e:	9805      	ldr	r0, [sp, #20]
 8009070:	f002 fe48 	bl	800bd04 <__pow5mult>
 8009074:	4681      	mov	r9, r0
 8009076:	b9e0      	cbnz	r0, 80090b2 <_strtod_l+0x78a>
 8009078:	f04f 0900 	mov.w	r9, #0
 800907c:	e677      	b.n	8008d6e <_strtod_l+0x446>
 800907e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009082:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009086:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800908a:	35e2      	adds	r5, #226	@ 0xe2
 800908c:	fa01 f305 	lsl.w	r3, r1, r5
 8009090:	9310      	str	r3, [sp, #64]	@ 0x40
 8009092:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009094:	e7ba      	b.n	800900c <_strtod_l+0x6e4>
 8009096:	2300      	movs	r3, #0
 8009098:	9310      	str	r3, [sp, #64]	@ 0x40
 800909a:	2301      	movs	r3, #1
 800909c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800909e:	e7b5      	b.n	800900c <_strtod_l+0x6e4>
 80090a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090a2:	9805      	ldr	r0, [sp, #20]
 80090a4:	462a      	mov	r2, r5
 80090a6:	f002 fe87 	bl	800bdb8 <__lshift>
 80090aa:	901a      	str	r0, [sp, #104]	@ 0x68
 80090ac:	2800      	cmp	r0, #0
 80090ae:	d1d9      	bne.n	8009064 <_strtod_l+0x73c>
 80090b0:	e65d      	b.n	8008d6e <_strtod_l+0x446>
 80090b2:	2e00      	cmp	r6, #0
 80090b4:	dd07      	ble.n	80090c6 <_strtod_l+0x79e>
 80090b6:	4649      	mov	r1, r9
 80090b8:	9805      	ldr	r0, [sp, #20]
 80090ba:	4632      	mov	r2, r6
 80090bc:	f002 fe7c 	bl	800bdb8 <__lshift>
 80090c0:	4681      	mov	r9, r0
 80090c2:	2800      	cmp	r0, #0
 80090c4:	d0d8      	beq.n	8009078 <_strtod_l+0x750>
 80090c6:	2f00      	cmp	r7, #0
 80090c8:	dd08      	ble.n	80090dc <_strtod_l+0x7b4>
 80090ca:	4641      	mov	r1, r8
 80090cc:	9805      	ldr	r0, [sp, #20]
 80090ce:	463a      	mov	r2, r7
 80090d0:	f002 fe72 	bl	800bdb8 <__lshift>
 80090d4:	4680      	mov	r8, r0
 80090d6:	2800      	cmp	r0, #0
 80090d8:	f43f ae49 	beq.w	8008d6e <_strtod_l+0x446>
 80090dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090de:	9805      	ldr	r0, [sp, #20]
 80090e0:	464a      	mov	r2, r9
 80090e2:	f002 fef1 	bl	800bec8 <__mdiff>
 80090e6:	4604      	mov	r4, r0
 80090e8:	2800      	cmp	r0, #0
 80090ea:	f43f ae40 	beq.w	8008d6e <_strtod_l+0x446>
 80090ee:	68c3      	ldr	r3, [r0, #12]
 80090f0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80090f2:	2300      	movs	r3, #0
 80090f4:	60c3      	str	r3, [r0, #12]
 80090f6:	4641      	mov	r1, r8
 80090f8:	f002 feca 	bl	800be90 <__mcmp>
 80090fc:	2800      	cmp	r0, #0
 80090fe:	da45      	bge.n	800918c <_strtod_l+0x864>
 8009100:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009102:	ea53 030a 	orrs.w	r3, r3, sl
 8009106:	d16b      	bne.n	80091e0 <_strtod_l+0x8b8>
 8009108:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800910c:	2b00      	cmp	r3, #0
 800910e:	d167      	bne.n	80091e0 <_strtod_l+0x8b8>
 8009110:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009114:	0d1b      	lsrs	r3, r3, #20
 8009116:	051b      	lsls	r3, r3, #20
 8009118:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800911c:	d960      	bls.n	80091e0 <_strtod_l+0x8b8>
 800911e:	6963      	ldr	r3, [r4, #20]
 8009120:	b913      	cbnz	r3, 8009128 <_strtod_l+0x800>
 8009122:	6923      	ldr	r3, [r4, #16]
 8009124:	2b01      	cmp	r3, #1
 8009126:	dd5b      	ble.n	80091e0 <_strtod_l+0x8b8>
 8009128:	4621      	mov	r1, r4
 800912a:	2201      	movs	r2, #1
 800912c:	9805      	ldr	r0, [sp, #20]
 800912e:	f002 fe43 	bl	800bdb8 <__lshift>
 8009132:	4641      	mov	r1, r8
 8009134:	4604      	mov	r4, r0
 8009136:	f002 feab 	bl	800be90 <__mcmp>
 800913a:	2800      	cmp	r0, #0
 800913c:	dd50      	ble.n	80091e0 <_strtod_l+0x8b8>
 800913e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009142:	9a08      	ldr	r2, [sp, #32]
 8009144:	0d1b      	lsrs	r3, r3, #20
 8009146:	051b      	lsls	r3, r3, #20
 8009148:	2a00      	cmp	r2, #0
 800914a:	d06a      	beq.n	8009222 <_strtod_l+0x8fa>
 800914c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009150:	d867      	bhi.n	8009222 <_strtod_l+0x8fa>
 8009152:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009156:	f67f ae9d 	bls.w	8008e94 <_strtod_l+0x56c>
 800915a:	4b0a      	ldr	r3, [pc, #40]	@ (8009184 <_strtod_l+0x85c>)
 800915c:	4650      	mov	r0, sl
 800915e:	4659      	mov	r1, fp
 8009160:	2200      	movs	r2, #0
 8009162:	f7f7 fa49 	bl	80005f8 <__aeabi_dmul>
 8009166:	4b08      	ldr	r3, [pc, #32]	@ (8009188 <_strtod_l+0x860>)
 8009168:	400b      	ands	r3, r1
 800916a:	4682      	mov	sl, r0
 800916c:	468b      	mov	fp, r1
 800916e:	2b00      	cmp	r3, #0
 8009170:	f47f ae08 	bne.w	8008d84 <_strtod_l+0x45c>
 8009174:	9a05      	ldr	r2, [sp, #20]
 8009176:	2322      	movs	r3, #34	@ 0x22
 8009178:	6013      	str	r3, [r2, #0]
 800917a:	e603      	b.n	8008d84 <_strtod_l+0x45c>
 800917c:	0800d220 	.word	0x0800d220
 8009180:	fffffc02 	.word	0xfffffc02
 8009184:	39500000 	.word	0x39500000
 8009188:	7ff00000 	.word	0x7ff00000
 800918c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009190:	d165      	bne.n	800925e <_strtod_l+0x936>
 8009192:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009194:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009198:	b35a      	cbz	r2, 80091f2 <_strtod_l+0x8ca>
 800919a:	4a9f      	ldr	r2, [pc, #636]	@ (8009418 <_strtod_l+0xaf0>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d12b      	bne.n	80091f8 <_strtod_l+0x8d0>
 80091a0:	9b08      	ldr	r3, [sp, #32]
 80091a2:	4651      	mov	r1, sl
 80091a4:	b303      	cbz	r3, 80091e8 <_strtod_l+0x8c0>
 80091a6:	4b9d      	ldr	r3, [pc, #628]	@ (800941c <_strtod_l+0xaf4>)
 80091a8:	465a      	mov	r2, fp
 80091aa:	4013      	ands	r3, r2
 80091ac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80091b0:	f04f 32ff 	mov.w	r2, #4294967295
 80091b4:	d81b      	bhi.n	80091ee <_strtod_l+0x8c6>
 80091b6:	0d1b      	lsrs	r3, r3, #20
 80091b8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80091bc:	fa02 f303 	lsl.w	r3, r2, r3
 80091c0:	4299      	cmp	r1, r3
 80091c2:	d119      	bne.n	80091f8 <_strtod_l+0x8d0>
 80091c4:	4b96      	ldr	r3, [pc, #600]	@ (8009420 <_strtod_l+0xaf8>)
 80091c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091c8:	429a      	cmp	r2, r3
 80091ca:	d102      	bne.n	80091d2 <_strtod_l+0x8aa>
 80091cc:	3101      	adds	r1, #1
 80091ce:	f43f adce 	beq.w	8008d6e <_strtod_l+0x446>
 80091d2:	4b92      	ldr	r3, [pc, #584]	@ (800941c <_strtod_l+0xaf4>)
 80091d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091d6:	401a      	ands	r2, r3
 80091d8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80091dc:	f04f 0a00 	mov.w	sl, #0
 80091e0:	9b08      	ldr	r3, [sp, #32]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1b9      	bne.n	800915a <_strtod_l+0x832>
 80091e6:	e5cd      	b.n	8008d84 <_strtod_l+0x45c>
 80091e8:	f04f 33ff 	mov.w	r3, #4294967295
 80091ec:	e7e8      	b.n	80091c0 <_strtod_l+0x898>
 80091ee:	4613      	mov	r3, r2
 80091f0:	e7e6      	b.n	80091c0 <_strtod_l+0x898>
 80091f2:	ea53 030a 	orrs.w	r3, r3, sl
 80091f6:	d0a2      	beq.n	800913e <_strtod_l+0x816>
 80091f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80091fa:	b1db      	cbz	r3, 8009234 <_strtod_l+0x90c>
 80091fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091fe:	4213      	tst	r3, r2
 8009200:	d0ee      	beq.n	80091e0 <_strtod_l+0x8b8>
 8009202:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009204:	9a08      	ldr	r2, [sp, #32]
 8009206:	4650      	mov	r0, sl
 8009208:	4659      	mov	r1, fp
 800920a:	b1bb      	cbz	r3, 800923c <_strtod_l+0x914>
 800920c:	f7ff fb6b 	bl	80088e6 <sulp>
 8009210:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009214:	ec53 2b10 	vmov	r2, r3, d0
 8009218:	f7f7 f838 	bl	800028c <__adddf3>
 800921c:	4682      	mov	sl, r0
 800921e:	468b      	mov	fp, r1
 8009220:	e7de      	b.n	80091e0 <_strtod_l+0x8b8>
 8009222:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009226:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800922a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800922e:	f04f 3aff 	mov.w	sl, #4294967295
 8009232:	e7d5      	b.n	80091e0 <_strtod_l+0x8b8>
 8009234:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009236:	ea13 0f0a 	tst.w	r3, sl
 800923a:	e7e1      	b.n	8009200 <_strtod_l+0x8d8>
 800923c:	f7ff fb53 	bl	80088e6 <sulp>
 8009240:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009244:	ec53 2b10 	vmov	r2, r3, d0
 8009248:	f7f7 f81e 	bl	8000288 <__aeabi_dsub>
 800924c:	2200      	movs	r2, #0
 800924e:	2300      	movs	r3, #0
 8009250:	4682      	mov	sl, r0
 8009252:	468b      	mov	fp, r1
 8009254:	f7f7 fc38 	bl	8000ac8 <__aeabi_dcmpeq>
 8009258:	2800      	cmp	r0, #0
 800925a:	d0c1      	beq.n	80091e0 <_strtod_l+0x8b8>
 800925c:	e61a      	b.n	8008e94 <_strtod_l+0x56c>
 800925e:	4641      	mov	r1, r8
 8009260:	4620      	mov	r0, r4
 8009262:	f002 ff8d 	bl	800c180 <__ratio>
 8009266:	ec57 6b10 	vmov	r6, r7, d0
 800926a:	2200      	movs	r2, #0
 800926c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009270:	4630      	mov	r0, r6
 8009272:	4639      	mov	r1, r7
 8009274:	f7f7 fc3c 	bl	8000af0 <__aeabi_dcmple>
 8009278:	2800      	cmp	r0, #0
 800927a:	d06f      	beq.n	800935c <_strtod_l+0xa34>
 800927c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800927e:	2b00      	cmp	r3, #0
 8009280:	d17a      	bne.n	8009378 <_strtod_l+0xa50>
 8009282:	f1ba 0f00 	cmp.w	sl, #0
 8009286:	d158      	bne.n	800933a <_strtod_l+0xa12>
 8009288:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800928a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800928e:	2b00      	cmp	r3, #0
 8009290:	d15a      	bne.n	8009348 <_strtod_l+0xa20>
 8009292:	4b64      	ldr	r3, [pc, #400]	@ (8009424 <_strtod_l+0xafc>)
 8009294:	2200      	movs	r2, #0
 8009296:	4630      	mov	r0, r6
 8009298:	4639      	mov	r1, r7
 800929a:	f7f7 fc1f 	bl	8000adc <__aeabi_dcmplt>
 800929e:	2800      	cmp	r0, #0
 80092a0:	d159      	bne.n	8009356 <_strtod_l+0xa2e>
 80092a2:	4630      	mov	r0, r6
 80092a4:	4639      	mov	r1, r7
 80092a6:	4b60      	ldr	r3, [pc, #384]	@ (8009428 <_strtod_l+0xb00>)
 80092a8:	2200      	movs	r2, #0
 80092aa:	f7f7 f9a5 	bl	80005f8 <__aeabi_dmul>
 80092ae:	4606      	mov	r6, r0
 80092b0:	460f      	mov	r7, r1
 80092b2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80092b6:	9606      	str	r6, [sp, #24]
 80092b8:	9307      	str	r3, [sp, #28]
 80092ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092be:	4d57      	ldr	r5, [pc, #348]	@ (800941c <_strtod_l+0xaf4>)
 80092c0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80092c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092c6:	401d      	ands	r5, r3
 80092c8:	4b58      	ldr	r3, [pc, #352]	@ (800942c <_strtod_l+0xb04>)
 80092ca:	429d      	cmp	r5, r3
 80092cc:	f040 80b2 	bne.w	8009434 <_strtod_l+0xb0c>
 80092d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092d2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80092d6:	ec4b ab10 	vmov	d0, sl, fp
 80092da:	f002 fe89 	bl	800bff0 <__ulp>
 80092de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092e2:	ec51 0b10 	vmov	r0, r1, d0
 80092e6:	f7f7 f987 	bl	80005f8 <__aeabi_dmul>
 80092ea:	4652      	mov	r2, sl
 80092ec:	465b      	mov	r3, fp
 80092ee:	f7f6 ffcd 	bl	800028c <__adddf3>
 80092f2:	460b      	mov	r3, r1
 80092f4:	4949      	ldr	r1, [pc, #292]	@ (800941c <_strtod_l+0xaf4>)
 80092f6:	4a4e      	ldr	r2, [pc, #312]	@ (8009430 <_strtod_l+0xb08>)
 80092f8:	4019      	ands	r1, r3
 80092fa:	4291      	cmp	r1, r2
 80092fc:	4682      	mov	sl, r0
 80092fe:	d942      	bls.n	8009386 <_strtod_l+0xa5e>
 8009300:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009302:	4b47      	ldr	r3, [pc, #284]	@ (8009420 <_strtod_l+0xaf8>)
 8009304:	429a      	cmp	r2, r3
 8009306:	d103      	bne.n	8009310 <_strtod_l+0x9e8>
 8009308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800930a:	3301      	adds	r3, #1
 800930c:	f43f ad2f 	beq.w	8008d6e <_strtod_l+0x446>
 8009310:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009420 <_strtod_l+0xaf8>
 8009314:	f04f 3aff 	mov.w	sl, #4294967295
 8009318:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800931a:	9805      	ldr	r0, [sp, #20]
 800931c:	f002 fb3c 	bl	800b998 <_Bfree>
 8009320:	9805      	ldr	r0, [sp, #20]
 8009322:	4649      	mov	r1, r9
 8009324:	f002 fb38 	bl	800b998 <_Bfree>
 8009328:	9805      	ldr	r0, [sp, #20]
 800932a:	4641      	mov	r1, r8
 800932c:	f002 fb34 	bl	800b998 <_Bfree>
 8009330:	9805      	ldr	r0, [sp, #20]
 8009332:	4621      	mov	r1, r4
 8009334:	f002 fb30 	bl	800b998 <_Bfree>
 8009338:	e619      	b.n	8008f6e <_strtod_l+0x646>
 800933a:	f1ba 0f01 	cmp.w	sl, #1
 800933e:	d103      	bne.n	8009348 <_strtod_l+0xa20>
 8009340:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009342:	2b00      	cmp	r3, #0
 8009344:	f43f ada6 	beq.w	8008e94 <_strtod_l+0x56c>
 8009348:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80093f8 <_strtod_l+0xad0>
 800934c:	4f35      	ldr	r7, [pc, #212]	@ (8009424 <_strtod_l+0xafc>)
 800934e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009352:	2600      	movs	r6, #0
 8009354:	e7b1      	b.n	80092ba <_strtod_l+0x992>
 8009356:	4f34      	ldr	r7, [pc, #208]	@ (8009428 <_strtod_l+0xb00>)
 8009358:	2600      	movs	r6, #0
 800935a:	e7aa      	b.n	80092b2 <_strtod_l+0x98a>
 800935c:	4b32      	ldr	r3, [pc, #200]	@ (8009428 <_strtod_l+0xb00>)
 800935e:	4630      	mov	r0, r6
 8009360:	4639      	mov	r1, r7
 8009362:	2200      	movs	r2, #0
 8009364:	f7f7 f948 	bl	80005f8 <__aeabi_dmul>
 8009368:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800936a:	4606      	mov	r6, r0
 800936c:	460f      	mov	r7, r1
 800936e:	2b00      	cmp	r3, #0
 8009370:	d09f      	beq.n	80092b2 <_strtod_l+0x98a>
 8009372:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009376:	e7a0      	b.n	80092ba <_strtod_l+0x992>
 8009378:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009400 <_strtod_l+0xad8>
 800937c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009380:	ec57 6b17 	vmov	r6, r7, d7
 8009384:	e799      	b.n	80092ba <_strtod_l+0x992>
 8009386:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800938a:	9b08      	ldr	r3, [sp, #32]
 800938c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009390:	2b00      	cmp	r3, #0
 8009392:	d1c1      	bne.n	8009318 <_strtod_l+0x9f0>
 8009394:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009398:	0d1b      	lsrs	r3, r3, #20
 800939a:	051b      	lsls	r3, r3, #20
 800939c:	429d      	cmp	r5, r3
 800939e:	d1bb      	bne.n	8009318 <_strtod_l+0x9f0>
 80093a0:	4630      	mov	r0, r6
 80093a2:	4639      	mov	r1, r7
 80093a4:	f7f7 fc70 	bl	8000c88 <__aeabi_d2lz>
 80093a8:	f7f7 f8f8 	bl	800059c <__aeabi_l2d>
 80093ac:	4602      	mov	r2, r0
 80093ae:	460b      	mov	r3, r1
 80093b0:	4630      	mov	r0, r6
 80093b2:	4639      	mov	r1, r7
 80093b4:	f7f6 ff68 	bl	8000288 <__aeabi_dsub>
 80093b8:	460b      	mov	r3, r1
 80093ba:	4602      	mov	r2, r0
 80093bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80093c0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80093c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093c6:	ea46 060a 	orr.w	r6, r6, sl
 80093ca:	431e      	orrs	r6, r3
 80093cc:	d06f      	beq.n	80094ae <_strtod_l+0xb86>
 80093ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8009408 <_strtod_l+0xae0>)
 80093d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d4:	f7f7 fb82 	bl	8000adc <__aeabi_dcmplt>
 80093d8:	2800      	cmp	r0, #0
 80093da:	f47f acd3 	bne.w	8008d84 <_strtod_l+0x45c>
 80093de:	a30c      	add	r3, pc, #48	@ (adr r3, 8009410 <_strtod_l+0xae8>)
 80093e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80093e8:	f7f7 fb96 	bl	8000b18 <__aeabi_dcmpgt>
 80093ec:	2800      	cmp	r0, #0
 80093ee:	d093      	beq.n	8009318 <_strtod_l+0x9f0>
 80093f0:	e4c8      	b.n	8008d84 <_strtod_l+0x45c>
 80093f2:	bf00      	nop
 80093f4:	f3af 8000 	nop.w
 80093f8:	00000000 	.word	0x00000000
 80093fc:	bff00000 	.word	0xbff00000
 8009400:	00000000 	.word	0x00000000
 8009404:	3ff00000 	.word	0x3ff00000
 8009408:	94a03595 	.word	0x94a03595
 800940c:	3fdfffff 	.word	0x3fdfffff
 8009410:	35afe535 	.word	0x35afe535
 8009414:	3fe00000 	.word	0x3fe00000
 8009418:	000fffff 	.word	0x000fffff
 800941c:	7ff00000 	.word	0x7ff00000
 8009420:	7fefffff 	.word	0x7fefffff
 8009424:	3ff00000 	.word	0x3ff00000
 8009428:	3fe00000 	.word	0x3fe00000
 800942c:	7fe00000 	.word	0x7fe00000
 8009430:	7c9fffff 	.word	0x7c9fffff
 8009434:	9b08      	ldr	r3, [sp, #32]
 8009436:	b323      	cbz	r3, 8009482 <_strtod_l+0xb5a>
 8009438:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800943c:	d821      	bhi.n	8009482 <_strtod_l+0xb5a>
 800943e:	a328      	add	r3, pc, #160	@ (adr r3, 80094e0 <_strtod_l+0xbb8>)
 8009440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009444:	4630      	mov	r0, r6
 8009446:	4639      	mov	r1, r7
 8009448:	f7f7 fb52 	bl	8000af0 <__aeabi_dcmple>
 800944c:	b1a0      	cbz	r0, 8009478 <_strtod_l+0xb50>
 800944e:	4639      	mov	r1, r7
 8009450:	4630      	mov	r0, r6
 8009452:	f7f7 fba9 	bl	8000ba8 <__aeabi_d2uiz>
 8009456:	2801      	cmp	r0, #1
 8009458:	bf38      	it	cc
 800945a:	2001      	movcc	r0, #1
 800945c:	f7f7 f852 	bl	8000504 <__aeabi_ui2d>
 8009460:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009462:	4606      	mov	r6, r0
 8009464:	460f      	mov	r7, r1
 8009466:	b9fb      	cbnz	r3, 80094a8 <_strtod_l+0xb80>
 8009468:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800946c:	9014      	str	r0, [sp, #80]	@ 0x50
 800946e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009470:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009474:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009478:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800947a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800947e:	1b5b      	subs	r3, r3, r5
 8009480:	9311      	str	r3, [sp, #68]	@ 0x44
 8009482:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009486:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800948a:	f002 fdb1 	bl	800bff0 <__ulp>
 800948e:	4650      	mov	r0, sl
 8009490:	ec53 2b10 	vmov	r2, r3, d0
 8009494:	4659      	mov	r1, fp
 8009496:	f7f7 f8af 	bl	80005f8 <__aeabi_dmul>
 800949a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800949e:	f7f6 fef5 	bl	800028c <__adddf3>
 80094a2:	4682      	mov	sl, r0
 80094a4:	468b      	mov	fp, r1
 80094a6:	e770      	b.n	800938a <_strtod_l+0xa62>
 80094a8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80094ac:	e7e0      	b.n	8009470 <_strtod_l+0xb48>
 80094ae:	a30e      	add	r3, pc, #56	@ (adr r3, 80094e8 <_strtod_l+0xbc0>)
 80094b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b4:	f7f7 fb12 	bl	8000adc <__aeabi_dcmplt>
 80094b8:	e798      	b.n	80093ec <_strtod_l+0xac4>
 80094ba:	2300      	movs	r3, #0
 80094bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80094be:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80094c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094c2:	6013      	str	r3, [r2, #0]
 80094c4:	f7ff ba6d 	b.w	80089a2 <_strtod_l+0x7a>
 80094c8:	2a65      	cmp	r2, #101	@ 0x65
 80094ca:	f43f ab68 	beq.w	8008b9e <_strtod_l+0x276>
 80094ce:	2a45      	cmp	r2, #69	@ 0x45
 80094d0:	f43f ab65 	beq.w	8008b9e <_strtod_l+0x276>
 80094d4:	2301      	movs	r3, #1
 80094d6:	f7ff bba0 	b.w	8008c1a <_strtod_l+0x2f2>
 80094da:	bf00      	nop
 80094dc:	f3af 8000 	nop.w
 80094e0:	ffc00000 	.word	0xffc00000
 80094e4:	41dfffff 	.word	0x41dfffff
 80094e8:	94a03595 	.word	0x94a03595
 80094ec:	3fcfffff 	.word	0x3fcfffff

080094f0 <strtof>:
 80094f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094f4:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 80095b4 <strtof+0xc4>
 80094f8:	4b29      	ldr	r3, [pc, #164]	@ (80095a0 <strtof+0xb0>)
 80094fa:	460a      	mov	r2, r1
 80094fc:	ed2d 8b02 	vpush	{d8}
 8009500:	4601      	mov	r1, r0
 8009502:	f8d8 0000 	ldr.w	r0, [r8]
 8009506:	f7ff fa0f 	bl	8008928 <_strtod_l>
 800950a:	ec55 4b10 	vmov	r4, r5, d0
 800950e:	4622      	mov	r2, r4
 8009510:	462b      	mov	r3, r5
 8009512:	4620      	mov	r0, r4
 8009514:	4629      	mov	r1, r5
 8009516:	f7f7 fb09 	bl	8000b2c <__aeabi_dcmpun>
 800951a:	b190      	cbz	r0, 8009542 <strtof+0x52>
 800951c:	2d00      	cmp	r5, #0
 800951e:	4821      	ldr	r0, [pc, #132]	@ (80095a4 <strtof+0xb4>)
 8009520:	da09      	bge.n	8009536 <strtof+0x46>
 8009522:	f000 ff4d 	bl	800a3c0 <nanf>
 8009526:	eeb1 8a40 	vneg.f32	s16, s0
 800952a:	eeb0 0a48 	vmov.f32	s0, s16
 800952e:	ecbd 8b02 	vpop	{d8}
 8009532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009536:	ecbd 8b02 	vpop	{d8}
 800953a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800953e:	f000 bf3f 	b.w	800a3c0 <nanf>
 8009542:	4620      	mov	r0, r4
 8009544:	4629      	mov	r1, r5
 8009546:	f7f7 fb4f 	bl	8000be8 <__aeabi_d2f>
 800954a:	ee08 0a10 	vmov	s16, r0
 800954e:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80095a8 <strtof+0xb8>
 8009552:	eeb0 7ac8 	vabs.f32	s14, s16
 8009556:	eeb4 7a67 	vcmp.f32	s14, s15
 800955a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800955e:	dd11      	ble.n	8009584 <strtof+0x94>
 8009560:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 8009564:	4b11      	ldr	r3, [pc, #68]	@ (80095ac <strtof+0xbc>)
 8009566:	f04f 32ff 	mov.w	r2, #4294967295
 800956a:	4620      	mov	r0, r4
 800956c:	4639      	mov	r1, r7
 800956e:	f7f7 fadd 	bl	8000b2c <__aeabi_dcmpun>
 8009572:	b980      	cbnz	r0, 8009596 <strtof+0xa6>
 8009574:	4b0d      	ldr	r3, [pc, #52]	@ (80095ac <strtof+0xbc>)
 8009576:	f04f 32ff 	mov.w	r2, #4294967295
 800957a:	4620      	mov	r0, r4
 800957c:	4639      	mov	r1, r7
 800957e:	f7f7 fab7 	bl	8000af0 <__aeabi_dcmple>
 8009582:	b940      	cbnz	r0, 8009596 <strtof+0xa6>
 8009584:	ee18 3a10 	vmov	r3, s16
 8009588:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800958c:	d1cd      	bne.n	800952a <strtof+0x3a>
 800958e:	4b08      	ldr	r3, [pc, #32]	@ (80095b0 <strtof+0xc0>)
 8009590:	402b      	ands	r3, r5
 8009592:	2b00      	cmp	r3, #0
 8009594:	d0c9      	beq.n	800952a <strtof+0x3a>
 8009596:	f8d8 3000 	ldr.w	r3, [r8]
 800959a:	2222      	movs	r2, #34	@ 0x22
 800959c:	601a      	str	r2, [r3, #0]
 800959e:	e7c4      	b.n	800952a <strtof+0x3a>
 80095a0:	20000050 	.word	0x20000050
 80095a4:	0800d1f0 	.word	0x0800d1f0
 80095a8:	7f7fffff 	.word	0x7f7fffff
 80095ac:	7fefffff 	.word	0x7fefffff
 80095b0:	7ff00000 	.word	0x7ff00000
 80095b4:	200001bc 	.word	0x200001bc

080095b8 <_strtol_l.isra.0>:
 80095b8:	2b24      	cmp	r3, #36	@ 0x24
 80095ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095be:	4686      	mov	lr, r0
 80095c0:	4690      	mov	r8, r2
 80095c2:	d801      	bhi.n	80095c8 <_strtol_l.isra.0+0x10>
 80095c4:	2b01      	cmp	r3, #1
 80095c6:	d106      	bne.n	80095d6 <_strtol_l.isra.0+0x1e>
 80095c8:	f000 feb4 	bl	800a334 <__errno>
 80095cc:	2316      	movs	r3, #22
 80095ce:	6003      	str	r3, [r0, #0]
 80095d0:	2000      	movs	r0, #0
 80095d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095d6:	4834      	ldr	r0, [pc, #208]	@ (80096a8 <_strtol_l.isra.0+0xf0>)
 80095d8:	460d      	mov	r5, r1
 80095da:	462a      	mov	r2, r5
 80095dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095e0:	5d06      	ldrb	r6, [r0, r4]
 80095e2:	f016 0608 	ands.w	r6, r6, #8
 80095e6:	d1f8      	bne.n	80095da <_strtol_l.isra.0+0x22>
 80095e8:	2c2d      	cmp	r4, #45	@ 0x2d
 80095ea:	d110      	bne.n	800960e <_strtol_l.isra.0+0x56>
 80095ec:	782c      	ldrb	r4, [r5, #0]
 80095ee:	2601      	movs	r6, #1
 80095f0:	1c95      	adds	r5, r2, #2
 80095f2:	f033 0210 	bics.w	r2, r3, #16
 80095f6:	d115      	bne.n	8009624 <_strtol_l.isra.0+0x6c>
 80095f8:	2c30      	cmp	r4, #48	@ 0x30
 80095fa:	d10d      	bne.n	8009618 <_strtol_l.isra.0+0x60>
 80095fc:	782a      	ldrb	r2, [r5, #0]
 80095fe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009602:	2a58      	cmp	r2, #88	@ 0x58
 8009604:	d108      	bne.n	8009618 <_strtol_l.isra.0+0x60>
 8009606:	786c      	ldrb	r4, [r5, #1]
 8009608:	3502      	adds	r5, #2
 800960a:	2310      	movs	r3, #16
 800960c:	e00a      	b.n	8009624 <_strtol_l.isra.0+0x6c>
 800960e:	2c2b      	cmp	r4, #43	@ 0x2b
 8009610:	bf04      	itt	eq
 8009612:	782c      	ldrbeq	r4, [r5, #0]
 8009614:	1c95      	addeq	r5, r2, #2
 8009616:	e7ec      	b.n	80095f2 <_strtol_l.isra.0+0x3a>
 8009618:	2b00      	cmp	r3, #0
 800961a:	d1f6      	bne.n	800960a <_strtol_l.isra.0+0x52>
 800961c:	2c30      	cmp	r4, #48	@ 0x30
 800961e:	bf14      	ite	ne
 8009620:	230a      	movne	r3, #10
 8009622:	2308      	moveq	r3, #8
 8009624:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009628:	f10c 3cff 	add.w	ip, ip, #4294967295
 800962c:	2200      	movs	r2, #0
 800962e:	fbbc f9f3 	udiv	r9, ip, r3
 8009632:	4610      	mov	r0, r2
 8009634:	fb03 ca19 	mls	sl, r3, r9, ip
 8009638:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800963c:	2f09      	cmp	r7, #9
 800963e:	d80f      	bhi.n	8009660 <_strtol_l.isra.0+0xa8>
 8009640:	463c      	mov	r4, r7
 8009642:	42a3      	cmp	r3, r4
 8009644:	dd1b      	ble.n	800967e <_strtol_l.isra.0+0xc6>
 8009646:	1c57      	adds	r7, r2, #1
 8009648:	d007      	beq.n	800965a <_strtol_l.isra.0+0xa2>
 800964a:	4581      	cmp	r9, r0
 800964c:	d314      	bcc.n	8009678 <_strtol_l.isra.0+0xc0>
 800964e:	d101      	bne.n	8009654 <_strtol_l.isra.0+0x9c>
 8009650:	45a2      	cmp	sl, r4
 8009652:	db11      	blt.n	8009678 <_strtol_l.isra.0+0xc0>
 8009654:	fb00 4003 	mla	r0, r0, r3, r4
 8009658:	2201      	movs	r2, #1
 800965a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800965e:	e7eb      	b.n	8009638 <_strtol_l.isra.0+0x80>
 8009660:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009664:	2f19      	cmp	r7, #25
 8009666:	d801      	bhi.n	800966c <_strtol_l.isra.0+0xb4>
 8009668:	3c37      	subs	r4, #55	@ 0x37
 800966a:	e7ea      	b.n	8009642 <_strtol_l.isra.0+0x8a>
 800966c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009670:	2f19      	cmp	r7, #25
 8009672:	d804      	bhi.n	800967e <_strtol_l.isra.0+0xc6>
 8009674:	3c57      	subs	r4, #87	@ 0x57
 8009676:	e7e4      	b.n	8009642 <_strtol_l.isra.0+0x8a>
 8009678:	f04f 32ff 	mov.w	r2, #4294967295
 800967c:	e7ed      	b.n	800965a <_strtol_l.isra.0+0xa2>
 800967e:	1c53      	adds	r3, r2, #1
 8009680:	d108      	bne.n	8009694 <_strtol_l.isra.0+0xdc>
 8009682:	2322      	movs	r3, #34	@ 0x22
 8009684:	f8ce 3000 	str.w	r3, [lr]
 8009688:	4660      	mov	r0, ip
 800968a:	f1b8 0f00 	cmp.w	r8, #0
 800968e:	d0a0      	beq.n	80095d2 <_strtol_l.isra.0+0x1a>
 8009690:	1e69      	subs	r1, r5, #1
 8009692:	e006      	b.n	80096a2 <_strtol_l.isra.0+0xea>
 8009694:	b106      	cbz	r6, 8009698 <_strtol_l.isra.0+0xe0>
 8009696:	4240      	negs	r0, r0
 8009698:	f1b8 0f00 	cmp.w	r8, #0
 800969c:	d099      	beq.n	80095d2 <_strtol_l.isra.0+0x1a>
 800969e:	2a00      	cmp	r2, #0
 80096a0:	d1f6      	bne.n	8009690 <_strtol_l.isra.0+0xd8>
 80096a2:	f8c8 1000 	str.w	r1, [r8]
 80096a6:	e794      	b.n	80095d2 <_strtol_l.isra.0+0x1a>
 80096a8:	0800d249 	.word	0x0800d249

080096ac <strtol>:
 80096ac:	4613      	mov	r3, r2
 80096ae:	460a      	mov	r2, r1
 80096b0:	4601      	mov	r1, r0
 80096b2:	4802      	ldr	r0, [pc, #8]	@ (80096bc <strtol+0x10>)
 80096b4:	6800      	ldr	r0, [r0, #0]
 80096b6:	f7ff bf7f 	b.w	80095b8 <_strtol_l.isra.0>
 80096ba:	bf00      	nop
 80096bc:	200001bc 	.word	0x200001bc

080096c0 <__cvt>:
 80096c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80096c4:	ec57 6b10 	vmov	r6, r7, d0
 80096c8:	2f00      	cmp	r7, #0
 80096ca:	460c      	mov	r4, r1
 80096cc:	4619      	mov	r1, r3
 80096ce:	463b      	mov	r3, r7
 80096d0:	bfbb      	ittet	lt
 80096d2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80096d6:	461f      	movlt	r7, r3
 80096d8:	2300      	movge	r3, #0
 80096da:	232d      	movlt	r3, #45	@ 0x2d
 80096dc:	700b      	strb	r3, [r1, #0]
 80096de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096e0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80096e4:	4691      	mov	r9, r2
 80096e6:	f023 0820 	bic.w	r8, r3, #32
 80096ea:	bfbc      	itt	lt
 80096ec:	4632      	movlt	r2, r6
 80096ee:	4616      	movlt	r6, r2
 80096f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80096f4:	d005      	beq.n	8009702 <__cvt+0x42>
 80096f6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80096fa:	d100      	bne.n	80096fe <__cvt+0x3e>
 80096fc:	3401      	adds	r4, #1
 80096fe:	2102      	movs	r1, #2
 8009700:	e000      	b.n	8009704 <__cvt+0x44>
 8009702:	2103      	movs	r1, #3
 8009704:	ab03      	add	r3, sp, #12
 8009706:	9301      	str	r3, [sp, #4]
 8009708:	ab02      	add	r3, sp, #8
 800970a:	9300      	str	r3, [sp, #0]
 800970c:	ec47 6b10 	vmov	d0, r6, r7
 8009710:	4653      	mov	r3, sl
 8009712:	4622      	mov	r2, r4
 8009714:	f000 fee4 	bl	800a4e0 <_dtoa_r>
 8009718:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800971c:	4605      	mov	r5, r0
 800971e:	d119      	bne.n	8009754 <__cvt+0x94>
 8009720:	f019 0f01 	tst.w	r9, #1
 8009724:	d00e      	beq.n	8009744 <__cvt+0x84>
 8009726:	eb00 0904 	add.w	r9, r0, r4
 800972a:	2200      	movs	r2, #0
 800972c:	2300      	movs	r3, #0
 800972e:	4630      	mov	r0, r6
 8009730:	4639      	mov	r1, r7
 8009732:	f7f7 f9c9 	bl	8000ac8 <__aeabi_dcmpeq>
 8009736:	b108      	cbz	r0, 800973c <__cvt+0x7c>
 8009738:	f8cd 900c 	str.w	r9, [sp, #12]
 800973c:	2230      	movs	r2, #48	@ 0x30
 800973e:	9b03      	ldr	r3, [sp, #12]
 8009740:	454b      	cmp	r3, r9
 8009742:	d31e      	bcc.n	8009782 <__cvt+0xc2>
 8009744:	9b03      	ldr	r3, [sp, #12]
 8009746:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009748:	1b5b      	subs	r3, r3, r5
 800974a:	4628      	mov	r0, r5
 800974c:	6013      	str	r3, [r2, #0]
 800974e:	b004      	add	sp, #16
 8009750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009754:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009758:	eb00 0904 	add.w	r9, r0, r4
 800975c:	d1e5      	bne.n	800972a <__cvt+0x6a>
 800975e:	7803      	ldrb	r3, [r0, #0]
 8009760:	2b30      	cmp	r3, #48	@ 0x30
 8009762:	d10a      	bne.n	800977a <__cvt+0xba>
 8009764:	2200      	movs	r2, #0
 8009766:	2300      	movs	r3, #0
 8009768:	4630      	mov	r0, r6
 800976a:	4639      	mov	r1, r7
 800976c:	f7f7 f9ac 	bl	8000ac8 <__aeabi_dcmpeq>
 8009770:	b918      	cbnz	r0, 800977a <__cvt+0xba>
 8009772:	f1c4 0401 	rsb	r4, r4, #1
 8009776:	f8ca 4000 	str.w	r4, [sl]
 800977a:	f8da 3000 	ldr.w	r3, [sl]
 800977e:	4499      	add	r9, r3
 8009780:	e7d3      	b.n	800972a <__cvt+0x6a>
 8009782:	1c59      	adds	r1, r3, #1
 8009784:	9103      	str	r1, [sp, #12]
 8009786:	701a      	strb	r2, [r3, #0]
 8009788:	e7d9      	b.n	800973e <__cvt+0x7e>

0800978a <__exponent>:
 800978a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800978c:	2900      	cmp	r1, #0
 800978e:	bfba      	itte	lt
 8009790:	4249      	neglt	r1, r1
 8009792:	232d      	movlt	r3, #45	@ 0x2d
 8009794:	232b      	movge	r3, #43	@ 0x2b
 8009796:	2909      	cmp	r1, #9
 8009798:	7002      	strb	r2, [r0, #0]
 800979a:	7043      	strb	r3, [r0, #1]
 800979c:	dd29      	ble.n	80097f2 <__exponent+0x68>
 800979e:	f10d 0307 	add.w	r3, sp, #7
 80097a2:	461d      	mov	r5, r3
 80097a4:	270a      	movs	r7, #10
 80097a6:	461a      	mov	r2, r3
 80097a8:	fbb1 f6f7 	udiv	r6, r1, r7
 80097ac:	fb07 1416 	mls	r4, r7, r6, r1
 80097b0:	3430      	adds	r4, #48	@ 0x30
 80097b2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80097b6:	460c      	mov	r4, r1
 80097b8:	2c63      	cmp	r4, #99	@ 0x63
 80097ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80097be:	4631      	mov	r1, r6
 80097c0:	dcf1      	bgt.n	80097a6 <__exponent+0x1c>
 80097c2:	3130      	adds	r1, #48	@ 0x30
 80097c4:	1e94      	subs	r4, r2, #2
 80097c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80097ca:	1c41      	adds	r1, r0, #1
 80097cc:	4623      	mov	r3, r4
 80097ce:	42ab      	cmp	r3, r5
 80097d0:	d30a      	bcc.n	80097e8 <__exponent+0x5e>
 80097d2:	f10d 0309 	add.w	r3, sp, #9
 80097d6:	1a9b      	subs	r3, r3, r2
 80097d8:	42ac      	cmp	r4, r5
 80097da:	bf88      	it	hi
 80097dc:	2300      	movhi	r3, #0
 80097de:	3302      	adds	r3, #2
 80097e0:	4403      	add	r3, r0
 80097e2:	1a18      	subs	r0, r3, r0
 80097e4:	b003      	add	sp, #12
 80097e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80097ec:	f801 6f01 	strb.w	r6, [r1, #1]!
 80097f0:	e7ed      	b.n	80097ce <__exponent+0x44>
 80097f2:	2330      	movs	r3, #48	@ 0x30
 80097f4:	3130      	adds	r1, #48	@ 0x30
 80097f6:	7083      	strb	r3, [r0, #2]
 80097f8:	70c1      	strb	r1, [r0, #3]
 80097fa:	1d03      	adds	r3, r0, #4
 80097fc:	e7f1      	b.n	80097e2 <__exponent+0x58>
	...

08009800 <_printf_float>:
 8009800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009804:	b08d      	sub	sp, #52	@ 0x34
 8009806:	460c      	mov	r4, r1
 8009808:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800980c:	4616      	mov	r6, r2
 800980e:	461f      	mov	r7, r3
 8009810:	4605      	mov	r5, r0
 8009812:	f000 fd45 	bl	800a2a0 <_localeconv_r>
 8009816:	6803      	ldr	r3, [r0, #0]
 8009818:	9304      	str	r3, [sp, #16]
 800981a:	4618      	mov	r0, r3
 800981c:	f7f6 fd28 	bl	8000270 <strlen>
 8009820:	2300      	movs	r3, #0
 8009822:	930a      	str	r3, [sp, #40]	@ 0x28
 8009824:	f8d8 3000 	ldr.w	r3, [r8]
 8009828:	9005      	str	r0, [sp, #20]
 800982a:	3307      	adds	r3, #7
 800982c:	f023 0307 	bic.w	r3, r3, #7
 8009830:	f103 0208 	add.w	r2, r3, #8
 8009834:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009838:	f8d4 b000 	ldr.w	fp, [r4]
 800983c:	f8c8 2000 	str.w	r2, [r8]
 8009840:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009844:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009848:	9307      	str	r3, [sp, #28]
 800984a:	f8cd 8018 	str.w	r8, [sp, #24]
 800984e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009852:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009856:	4b9c      	ldr	r3, [pc, #624]	@ (8009ac8 <_printf_float+0x2c8>)
 8009858:	f04f 32ff 	mov.w	r2, #4294967295
 800985c:	f7f7 f966 	bl	8000b2c <__aeabi_dcmpun>
 8009860:	bb70      	cbnz	r0, 80098c0 <_printf_float+0xc0>
 8009862:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009866:	4b98      	ldr	r3, [pc, #608]	@ (8009ac8 <_printf_float+0x2c8>)
 8009868:	f04f 32ff 	mov.w	r2, #4294967295
 800986c:	f7f7 f940 	bl	8000af0 <__aeabi_dcmple>
 8009870:	bb30      	cbnz	r0, 80098c0 <_printf_float+0xc0>
 8009872:	2200      	movs	r2, #0
 8009874:	2300      	movs	r3, #0
 8009876:	4640      	mov	r0, r8
 8009878:	4649      	mov	r1, r9
 800987a:	f7f7 f92f 	bl	8000adc <__aeabi_dcmplt>
 800987e:	b110      	cbz	r0, 8009886 <_printf_float+0x86>
 8009880:	232d      	movs	r3, #45	@ 0x2d
 8009882:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009886:	4a91      	ldr	r2, [pc, #580]	@ (8009acc <_printf_float+0x2cc>)
 8009888:	4b91      	ldr	r3, [pc, #580]	@ (8009ad0 <_printf_float+0x2d0>)
 800988a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800988e:	bf8c      	ite	hi
 8009890:	4690      	movhi	r8, r2
 8009892:	4698      	movls	r8, r3
 8009894:	2303      	movs	r3, #3
 8009896:	6123      	str	r3, [r4, #16]
 8009898:	f02b 0304 	bic.w	r3, fp, #4
 800989c:	6023      	str	r3, [r4, #0]
 800989e:	f04f 0900 	mov.w	r9, #0
 80098a2:	9700      	str	r7, [sp, #0]
 80098a4:	4633      	mov	r3, r6
 80098a6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80098a8:	4621      	mov	r1, r4
 80098aa:	4628      	mov	r0, r5
 80098ac:	f000 f9d2 	bl	8009c54 <_printf_common>
 80098b0:	3001      	adds	r0, #1
 80098b2:	f040 808d 	bne.w	80099d0 <_printf_float+0x1d0>
 80098b6:	f04f 30ff 	mov.w	r0, #4294967295
 80098ba:	b00d      	add	sp, #52	@ 0x34
 80098bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098c0:	4642      	mov	r2, r8
 80098c2:	464b      	mov	r3, r9
 80098c4:	4640      	mov	r0, r8
 80098c6:	4649      	mov	r1, r9
 80098c8:	f7f7 f930 	bl	8000b2c <__aeabi_dcmpun>
 80098cc:	b140      	cbz	r0, 80098e0 <_printf_float+0xe0>
 80098ce:	464b      	mov	r3, r9
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	bfbc      	itt	lt
 80098d4:	232d      	movlt	r3, #45	@ 0x2d
 80098d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80098da:	4a7e      	ldr	r2, [pc, #504]	@ (8009ad4 <_printf_float+0x2d4>)
 80098dc:	4b7e      	ldr	r3, [pc, #504]	@ (8009ad8 <_printf_float+0x2d8>)
 80098de:	e7d4      	b.n	800988a <_printf_float+0x8a>
 80098e0:	6863      	ldr	r3, [r4, #4]
 80098e2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80098e6:	9206      	str	r2, [sp, #24]
 80098e8:	1c5a      	adds	r2, r3, #1
 80098ea:	d13b      	bne.n	8009964 <_printf_float+0x164>
 80098ec:	2306      	movs	r3, #6
 80098ee:	6063      	str	r3, [r4, #4]
 80098f0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80098f4:	2300      	movs	r3, #0
 80098f6:	6022      	str	r2, [r4, #0]
 80098f8:	9303      	str	r3, [sp, #12]
 80098fa:	ab0a      	add	r3, sp, #40	@ 0x28
 80098fc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009900:	ab09      	add	r3, sp, #36	@ 0x24
 8009902:	9300      	str	r3, [sp, #0]
 8009904:	6861      	ldr	r1, [r4, #4]
 8009906:	ec49 8b10 	vmov	d0, r8, r9
 800990a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800990e:	4628      	mov	r0, r5
 8009910:	f7ff fed6 	bl	80096c0 <__cvt>
 8009914:	9b06      	ldr	r3, [sp, #24]
 8009916:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009918:	2b47      	cmp	r3, #71	@ 0x47
 800991a:	4680      	mov	r8, r0
 800991c:	d129      	bne.n	8009972 <_printf_float+0x172>
 800991e:	1cc8      	adds	r0, r1, #3
 8009920:	db02      	blt.n	8009928 <_printf_float+0x128>
 8009922:	6863      	ldr	r3, [r4, #4]
 8009924:	4299      	cmp	r1, r3
 8009926:	dd41      	ble.n	80099ac <_printf_float+0x1ac>
 8009928:	f1aa 0a02 	sub.w	sl, sl, #2
 800992c:	fa5f fa8a 	uxtb.w	sl, sl
 8009930:	3901      	subs	r1, #1
 8009932:	4652      	mov	r2, sl
 8009934:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009938:	9109      	str	r1, [sp, #36]	@ 0x24
 800993a:	f7ff ff26 	bl	800978a <__exponent>
 800993e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009940:	1813      	adds	r3, r2, r0
 8009942:	2a01      	cmp	r2, #1
 8009944:	4681      	mov	r9, r0
 8009946:	6123      	str	r3, [r4, #16]
 8009948:	dc02      	bgt.n	8009950 <_printf_float+0x150>
 800994a:	6822      	ldr	r2, [r4, #0]
 800994c:	07d2      	lsls	r2, r2, #31
 800994e:	d501      	bpl.n	8009954 <_printf_float+0x154>
 8009950:	3301      	adds	r3, #1
 8009952:	6123      	str	r3, [r4, #16]
 8009954:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009958:	2b00      	cmp	r3, #0
 800995a:	d0a2      	beq.n	80098a2 <_printf_float+0xa2>
 800995c:	232d      	movs	r3, #45	@ 0x2d
 800995e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009962:	e79e      	b.n	80098a2 <_printf_float+0xa2>
 8009964:	9a06      	ldr	r2, [sp, #24]
 8009966:	2a47      	cmp	r2, #71	@ 0x47
 8009968:	d1c2      	bne.n	80098f0 <_printf_float+0xf0>
 800996a:	2b00      	cmp	r3, #0
 800996c:	d1c0      	bne.n	80098f0 <_printf_float+0xf0>
 800996e:	2301      	movs	r3, #1
 8009970:	e7bd      	b.n	80098ee <_printf_float+0xee>
 8009972:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009976:	d9db      	bls.n	8009930 <_printf_float+0x130>
 8009978:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800997c:	d118      	bne.n	80099b0 <_printf_float+0x1b0>
 800997e:	2900      	cmp	r1, #0
 8009980:	6863      	ldr	r3, [r4, #4]
 8009982:	dd0b      	ble.n	800999c <_printf_float+0x19c>
 8009984:	6121      	str	r1, [r4, #16]
 8009986:	b913      	cbnz	r3, 800998e <_printf_float+0x18e>
 8009988:	6822      	ldr	r2, [r4, #0]
 800998a:	07d0      	lsls	r0, r2, #31
 800998c:	d502      	bpl.n	8009994 <_printf_float+0x194>
 800998e:	3301      	adds	r3, #1
 8009990:	440b      	add	r3, r1
 8009992:	6123      	str	r3, [r4, #16]
 8009994:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009996:	f04f 0900 	mov.w	r9, #0
 800999a:	e7db      	b.n	8009954 <_printf_float+0x154>
 800999c:	b913      	cbnz	r3, 80099a4 <_printf_float+0x1a4>
 800999e:	6822      	ldr	r2, [r4, #0]
 80099a0:	07d2      	lsls	r2, r2, #31
 80099a2:	d501      	bpl.n	80099a8 <_printf_float+0x1a8>
 80099a4:	3302      	adds	r3, #2
 80099a6:	e7f4      	b.n	8009992 <_printf_float+0x192>
 80099a8:	2301      	movs	r3, #1
 80099aa:	e7f2      	b.n	8009992 <_printf_float+0x192>
 80099ac:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80099b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099b2:	4299      	cmp	r1, r3
 80099b4:	db05      	blt.n	80099c2 <_printf_float+0x1c2>
 80099b6:	6823      	ldr	r3, [r4, #0]
 80099b8:	6121      	str	r1, [r4, #16]
 80099ba:	07d8      	lsls	r0, r3, #31
 80099bc:	d5ea      	bpl.n	8009994 <_printf_float+0x194>
 80099be:	1c4b      	adds	r3, r1, #1
 80099c0:	e7e7      	b.n	8009992 <_printf_float+0x192>
 80099c2:	2900      	cmp	r1, #0
 80099c4:	bfd4      	ite	le
 80099c6:	f1c1 0202 	rsble	r2, r1, #2
 80099ca:	2201      	movgt	r2, #1
 80099cc:	4413      	add	r3, r2
 80099ce:	e7e0      	b.n	8009992 <_printf_float+0x192>
 80099d0:	6823      	ldr	r3, [r4, #0]
 80099d2:	055a      	lsls	r2, r3, #21
 80099d4:	d407      	bmi.n	80099e6 <_printf_float+0x1e6>
 80099d6:	6923      	ldr	r3, [r4, #16]
 80099d8:	4642      	mov	r2, r8
 80099da:	4631      	mov	r1, r6
 80099dc:	4628      	mov	r0, r5
 80099de:	47b8      	blx	r7
 80099e0:	3001      	adds	r0, #1
 80099e2:	d12b      	bne.n	8009a3c <_printf_float+0x23c>
 80099e4:	e767      	b.n	80098b6 <_printf_float+0xb6>
 80099e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80099ea:	f240 80dd 	bls.w	8009ba8 <_printf_float+0x3a8>
 80099ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80099f2:	2200      	movs	r2, #0
 80099f4:	2300      	movs	r3, #0
 80099f6:	f7f7 f867 	bl	8000ac8 <__aeabi_dcmpeq>
 80099fa:	2800      	cmp	r0, #0
 80099fc:	d033      	beq.n	8009a66 <_printf_float+0x266>
 80099fe:	4a37      	ldr	r2, [pc, #220]	@ (8009adc <_printf_float+0x2dc>)
 8009a00:	2301      	movs	r3, #1
 8009a02:	4631      	mov	r1, r6
 8009a04:	4628      	mov	r0, r5
 8009a06:	47b8      	blx	r7
 8009a08:	3001      	adds	r0, #1
 8009a0a:	f43f af54 	beq.w	80098b6 <_printf_float+0xb6>
 8009a0e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009a12:	4543      	cmp	r3, r8
 8009a14:	db02      	blt.n	8009a1c <_printf_float+0x21c>
 8009a16:	6823      	ldr	r3, [r4, #0]
 8009a18:	07d8      	lsls	r0, r3, #31
 8009a1a:	d50f      	bpl.n	8009a3c <_printf_float+0x23c>
 8009a1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a20:	4631      	mov	r1, r6
 8009a22:	4628      	mov	r0, r5
 8009a24:	47b8      	blx	r7
 8009a26:	3001      	adds	r0, #1
 8009a28:	f43f af45 	beq.w	80098b6 <_printf_float+0xb6>
 8009a2c:	f04f 0900 	mov.w	r9, #0
 8009a30:	f108 38ff 	add.w	r8, r8, #4294967295
 8009a34:	f104 0a1a 	add.w	sl, r4, #26
 8009a38:	45c8      	cmp	r8, r9
 8009a3a:	dc09      	bgt.n	8009a50 <_printf_float+0x250>
 8009a3c:	6823      	ldr	r3, [r4, #0]
 8009a3e:	079b      	lsls	r3, r3, #30
 8009a40:	f100 8103 	bmi.w	8009c4a <_printf_float+0x44a>
 8009a44:	68e0      	ldr	r0, [r4, #12]
 8009a46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a48:	4298      	cmp	r0, r3
 8009a4a:	bfb8      	it	lt
 8009a4c:	4618      	movlt	r0, r3
 8009a4e:	e734      	b.n	80098ba <_printf_float+0xba>
 8009a50:	2301      	movs	r3, #1
 8009a52:	4652      	mov	r2, sl
 8009a54:	4631      	mov	r1, r6
 8009a56:	4628      	mov	r0, r5
 8009a58:	47b8      	blx	r7
 8009a5a:	3001      	adds	r0, #1
 8009a5c:	f43f af2b 	beq.w	80098b6 <_printf_float+0xb6>
 8009a60:	f109 0901 	add.w	r9, r9, #1
 8009a64:	e7e8      	b.n	8009a38 <_printf_float+0x238>
 8009a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	dc39      	bgt.n	8009ae0 <_printf_float+0x2e0>
 8009a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8009adc <_printf_float+0x2dc>)
 8009a6e:	2301      	movs	r3, #1
 8009a70:	4631      	mov	r1, r6
 8009a72:	4628      	mov	r0, r5
 8009a74:	47b8      	blx	r7
 8009a76:	3001      	adds	r0, #1
 8009a78:	f43f af1d 	beq.w	80098b6 <_printf_float+0xb6>
 8009a7c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009a80:	ea59 0303 	orrs.w	r3, r9, r3
 8009a84:	d102      	bne.n	8009a8c <_printf_float+0x28c>
 8009a86:	6823      	ldr	r3, [r4, #0]
 8009a88:	07d9      	lsls	r1, r3, #31
 8009a8a:	d5d7      	bpl.n	8009a3c <_printf_float+0x23c>
 8009a8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a90:	4631      	mov	r1, r6
 8009a92:	4628      	mov	r0, r5
 8009a94:	47b8      	blx	r7
 8009a96:	3001      	adds	r0, #1
 8009a98:	f43f af0d 	beq.w	80098b6 <_printf_float+0xb6>
 8009a9c:	f04f 0a00 	mov.w	sl, #0
 8009aa0:	f104 0b1a 	add.w	fp, r4, #26
 8009aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009aa6:	425b      	negs	r3, r3
 8009aa8:	4553      	cmp	r3, sl
 8009aaa:	dc01      	bgt.n	8009ab0 <_printf_float+0x2b0>
 8009aac:	464b      	mov	r3, r9
 8009aae:	e793      	b.n	80099d8 <_printf_float+0x1d8>
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	465a      	mov	r2, fp
 8009ab4:	4631      	mov	r1, r6
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	47b8      	blx	r7
 8009aba:	3001      	adds	r0, #1
 8009abc:	f43f aefb 	beq.w	80098b6 <_printf_float+0xb6>
 8009ac0:	f10a 0a01 	add.w	sl, sl, #1
 8009ac4:	e7ee      	b.n	8009aa4 <_printf_float+0x2a4>
 8009ac6:	bf00      	nop
 8009ac8:	7fefffff 	.word	0x7fefffff
 8009acc:	0800d026 	.word	0x0800d026
 8009ad0:	0800d022 	.word	0x0800d022
 8009ad4:	0800d02e 	.word	0x0800d02e
 8009ad8:	0800d02a 	.word	0x0800d02a
 8009adc:	0800d032 	.word	0x0800d032
 8009ae0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ae2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ae6:	4553      	cmp	r3, sl
 8009ae8:	bfa8      	it	ge
 8009aea:	4653      	movge	r3, sl
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	4699      	mov	r9, r3
 8009af0:	dc36      	bgt.n	8009b60 <_printf_float+0x360>
 8009af2:	f04f 0b00 	mov.w	fp, #0
 8009af6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009afa:	f104 021a 	add.w	r2, r4, #26
 8009afe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009b00:	9306      	str	r3, [sp, #24]
 8009b02:	eba3 0309 	sub.w	r3, r3, r9
 8009b06:	455b      	cmp	r3, fp
 8009b08:	dc31      	bgt.n	8009b6e <_printf_float+0x36e>
 8009b0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b0c:	459a      	cmp	sl, r3
 8009b0e:	dc3a      	bgt.n	8009b86 <_printf_float+0x386>
 8009b10:	6823      	ldr	r3, [r4, #0]
 8009b12:	07da      	lsls	r2, r3, #31
 8009b14:	d437      	bmi.n	8009b86 <_printf_float+0x386>
 8009b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b18:	ebaa 0903 	sub.w	r9, sl, r3
 8009b1c:	9b06      	ldr	r3, [sp, #24]
 8009b1e:	ebaa 0303 	sub.w	r3, sl, r3
 8009b22:	4599      	cmp	r9, r3
 8009b24:	bfa8      	it	ge
 8009b26:	4699      	movge	r9, r3
 8009b28:	f1b9 0f00 	cmp.w	r9, #0
 8009b2c:	dc33      	bgt.n	8009b96 <_printf_float+0x396>
 8009b2e:	f04f 0800 	mov.w	r8, #0
 8009b32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b36:	f104 0b1a 	add.w	fp, r4, #26
 8009b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b3c:	ebaa 0303 	sub.w	r3, sl, r3
 8009b40:	eba3 0309 	sub.w	r3, r3, r9
 8009b44:	4543      	cmp	r3, r8
 8009b46:	f77f af79 	ble.w	8009a3c <_printf_float+0x23c>
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	465a      	mov	r2, fp
 8009b4e:	4631      	mov	r1, r6
 8009b50:	4628      	mov	r0, r5
 8009b52:	47b8      	blx	r7
 8009b54:	3001      	adds	r0, #1
 8009b56:	f43f aeae 	beq.w	80098b6 <_printf_float+0xb6>
 8009b5a:	f108 0801 	add.w	r8, r8, #1
 8009b5e:	e7ec      	b.n	8009b3a <_printf_float+0x33a>
 8009b60:	4642      	mov	r2, r8
 8009b62:	4631      	mov	r1, r6
 8009b64:	4628      	mov	r0, r5
 8009b66:	47b8      	blx	r7
 8009b68:	3001      	adds	r0, #1
 8009b6a:	d1c2      	bne.n	8009af2 <_printf_float+0x2f2>
 8009b6c:	e6a3      	b.n	80098b6 <_printf_float+0xb6>
 8009b6e:	2301      	movs	r3, #1
 8009b70:	4631      	mov	r1, r6
 8009b72:	4628      	mov	r0, r5
 8009b74:	9206      	str	r2, [sp, #24]
 8009b76:	47b8      	blx	r7
 8009b78:	3001      	adds	r0, #1
 8009b7a:	f43f ae9c 	beq.w	80098b6 <_printf_float+0xb6>
 8009b7e:	9a06      	ldr	r2, [sp, #24]
 8009b80:	f10b 0b01 	add.w	fp, fp, #1
 8009b84:	e7bb      	b.n	8009afe <_printf_float+0x2fe>
 8009b86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b8a:	4631      	mov	r1, r6
 8009b8c:	4628      	mov	r0, r5
 8009b8e:	47b8      	blx	r7
 8009b90:	3001      	adds	r0, #1
 8009b92:	d1c0      	bne.n	8009b16 <_printf_float+0x316>
 8009b94:	e68f      	b.n	80098b6 <_printf_float+0xb6>
 8009b96:	9a06      	ldr	r2, [sp, #24]
 8009b98:	464b      	mov	r3, r9
 8009b9a:	4442      	add	r2, r8
 8009b9c:	4631      	mov	r1, r6
 8009b9e:	4628      	mov	r0, r5
 8009ba0:	47b8      	blx	r7
 8009ba2:	3001      	adds	r0, #1
 8009ba4:	d1c3      	bne.n	8009b2e <_printf_float+0x32e>
 8009ba6:	e686      	b.n	80098b6 <_printf_float+0xb6>
 8009ba8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009bac:	f1ba 0f01 	cmp.w	sl, #1
 8009bb0:	dc01      	bgt.n	8009bb6 <_printf_float+0x3b6>
 8009bb2:	07db      	lsls	r3, r3, #31
 8009bb4:	d536      	bpl.n	8009c24 <_printf_float+0x424>
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	4642      	mov	r2, r8
 8009bba:	4631      	mov	r1, r6
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	47b8      	blx	r7
 8009bc0:	3001      	adds	r0, #1
 8009bc2:	f43f ae78 	beq.w	80098b6 <_printf_float+0xb6>
 8009bc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bca:	4631      	mov	r1, r6
 8009bcc:	4628      	mov	r0, r5
 8009bce:	47b8      	blx	r7
 8009bd0:	3001      	adds	r0, #1
 8009bd2:	f43f ae70 	beq.w	80098b6 <_printf_float+0xb6>
 8009bd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009bda:	2200      	movs	r2, #0
 8009bdc:	2300      	movs	r3, #0
 8009bde:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009be2:	f7f6 ff71 	bl	8000ac8 <__aeabi_dcmpeq>
 8009be6:	b9c0      	cbnz	r0, 8009c1a <_printf_float+0x41a>
 8009be8:	4653      	mov	r3, sl
 8009bea:	f108 0201 	add.w	r2, r8, #1
 8009bee:	4631      	mov	r1, r6
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	47b8      	blx	r7
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	d10c      	bne.n	8009c12 <_printf_float+0x412>
 8009bf8:	e65d      	b.n	80098b6 <_printf_float+0xb6>
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	465a      	mov	r2, fp
 8009bfe:	4631      	mov	r1, r6
 8009c00:	4628      	mov	r0, r5
 8009c02:	47b8      	blx	r7
 8009c04:	3001      	adds	r0, #1
 8009c06:	f43f ae56 	beq.w	80098b6 <_printf_float+0xb6>
 8009c0a:	f108 0801 	add.w	r8, r8, #1
 8009c0e:	45d0      	cmp	r8, sl
 8009c10:	dbf3      	blt.n	8009bfa <_printf_float+0x3fa>
 8009c12:	464b      	mov	r3, r9
 8009c14:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009c18:	e6df      	b.n	80099da <_printf_float+0x1da>
 8009c1a:	f04f 0800 	mov.w	r8, #0
 8009c1e:	f104 0b1a 	add.w	fp, r4, #26
 8009c22:	e7f4      	b.n	8009c0e <_printf_float+0x40e>
 8009c24:	2301      	movs	r3, #1
 8009c26:	4642      	mov	r2, r8
 8009c28:	e7e1      	b.n	8009bee <_printf_float+0x3ee>
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	464a      	mov	r2, r9
 8009c2e:	4631      	mov	r1, r6
 8009c30:	4628      	mov	r0, r5
 8009c32:	47b8      	blx	r7
 8009c34:	3001      	adds	r0, #1
 8009c36:	f43f ae3e 	beq.w	80098b6 <_printf_float+0xb6>
 8009c3a:	f108 0801 	add.w	r8, r8, #1
 8009c3e:	68e3      	ldr	r3, [r4, #12]
 8009c40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c42:	1a5b      	subs	r3, r3, r1
 8009c44:	4543      	cmp	r3, r8
 8009c46:	dcf0      	bgt.n	8009c2a <_printf_float+0x42a>
 8009c48:	e6fc      	b.n	8009a44 <_printf_float+0x244>
 8009c4a:	f04f 0800 	mov.w	r8, #0
 8009c4e:	f104 0919 	add.w	r9, r4, #25
 8009c52:	e7f4      	b.n	8009c3e <_printf_float+0x43e>

08009c54 <_printf_common>:
 8009c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c58:	4616      	mov	r6, r2
 8009c5a:	4698      	mov	r8, r3
 8009c5c:	688a      	ldr	r2, [r1, #8]
 8009c5e:	690b      	ldr	r3, [r1, #16]
 8009c60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009c64:	4293      	cmp	r3, r2
 8009c66:	bfb8      	it	lt
 8009c68:	4613      	movlt	r3, r2
 8009c6a:	6033      	str	r3, [r6, #0]
 8009c6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009c70:	4607      	mov	r7, r0
 8009c72:	460c      	mov	r4, r1
 8009c74:	b10a      	cbz	r2, 8009c7a <_printf_common+0x26>
 8009c76:	3301      	adds	r3, #1
 8009c78:	6033      	str	r3, [r6, #0]
 8009c7a:	6823      	ldr	r3, [r4, #0]
 8009c7c:	0699      	lsls	r1, r3, #26
 8009c7e:	bf42      	ittt	mi
 8009c80:	6833      	ldrmi	r3, [r6, #0]
 8009c82:	3302      	addmi	r3, #2
 8009c84:	6033      	strmi	r3, [r6, #0]
 8009c86:	6825      	ldr	r5, [r4, #0]
 8009c88:	f015 0506 	ands.w	r5, r5, #6
 8009c8c:	d106      	bne.n	8009c9c <_printf_common+0x48>
 8009c8e:	f104 0a19 	add.w	sl, r4, #25
 8009c92:	68e3      	ldr	r3, [r4, #12]
 8009c94:	6832      	ldr	r2, [r6, #0]
 8009c96:	1a9b      	subs	r3, r3, r2
 8009c98:	42ab      	cmp	r3, r5
 8009c9a:	dc26      	bgt.n	8009cea <_printf_common+0x96>
 8009c9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ca0:	6822      	ldr	r2, [r4, #0]
 8009ca2:	3b00      	subs	r3, #0
 8009ca4:	bf18      	it	ne
 8009ca6:	2301      	movne	r3, #1
 8009ca8:	0692      	lsls	r2, r2, #26
 8009caa:	d42b      	bmi.n	8009d04 <_printf_common+0xb0>
 8009cac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009cb0:	4641      	mov	r1, r8
 8009cb2:	4638      	mov	r0, r7
 8009cb4:	47c8      	blx	r9
 8009cb6:	3001      	adds	r0, #1
 8009cb8:	d01e      	beq.n	8009cf8 <_printf_common+0xa4>
 8009cba:	6823      	ldr	r3, [r4, #0]
 8009cbc:	6922      	ldr	r2, [r4, #16]
 8009cbe:	f003 0306 	and.w	r3, r3, #6
 8009cc2:	2b04      	cmp	r3, #4
 8009cc4:	bf02      	ittt	eq
 8009cc6:	68e5      	ldreq	r5, [r4, #12]
 8009cc8:	6833      	ldreq	r3, [r6, #0]
 8009cca:	1aed      	subeq	r5, r5, r3
 8009ccc:	68a3      	ldr	r3, [r4, #8]
 8009cce:	bf0c      	ite	eq
 8009cd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009cd4:	2500      	movne	r5, #0
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	bfc4      	itt	gt
 8009cda:	1a9b      	subgt	r3, r3, r2
 8009cdc:	18ed      	addgt	r5, r5, r3
 8009cde:	2600      	movs	r6, #0
 8009ce0:	341a      	adds	r4, #26
 8009ce2:	42b5      	cmp	r5, r6
 8009ce4:	d11a      	bne.n	8009d1c <_printf_common+0xc8>
 8009ce6:	2000      	movs	r0, #0
 8009ce8:	e008      	b.n	8009cfc <_printf_common+0xa8>
 8009cea:	2301      	movs	r3, #1
 8009cec:	4652      	mov	r2, sl
 8009cee:	4641      	mov	r1, r8
 8009cf0:	4638      	mov	r0, r7
 8009cf2:	47c8      	blx	r9
 8009cf4:	3001      	adds	r0, #1
 8009cf6:	d103      	bne.n	8009d00 <_printf_common+0xac>
 8009cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d00:	3501      	adds	r5, #1
 8009d02:	e7c6      	b.n	8009c92 <_printf_common+0x3e>
 8009d04:	18e1      	adds	r1, r4, r3
 8009d06:	1c5a      	adds	r2, r3, #1
 8009d08:	2030      	movs	r0, #48	@ 0x30
 8009d0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009d0e:	4422      	add	r2, r4
 8009d10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009d14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009d18:	3302      	adds	r3, #2
 8009d1a:	e7c7      	b.n	8009cac <_printf_common+0x58>
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	4622      	mov	r2, r4
 8009d20:	4641      	mov	r1, r8
 8009d22:	4638      	mov	r0, r7
 8009d24:	47c8      	blx	r9
 8009d26:	3001      	adds	r0, #1
 8009d28:	d0e6      	beq.n	8009cf8 <_printf_common+0xa4>
 8009d2a:	3601      	adds	r6, #1
 8009d2c:	e7d9      	b.n	8009ce2 <_printf_common+0x8e>
	...

08009d30 <_printf_i>:
 8009d30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d34:	7e0f      	ldrb	r7, [r1, #24]
 8009d36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009d38:	2f78      	cmp	r7, #120	@ 0x78
 8009d3a:	4691      	mov	r9, r2
 8009d3c:	4680      	mov	r8, r0
 8009d3e:	460c      	mov	r4, r1
 8009d40:	469a      	mov	sl, r3
 8009d42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009d46:	d807      	bhi.n	8009d58 <_printf_i+0x28>
 8009d48:	2f62      	cmp	r7, #98	@ 0x62
 8009d4a:	d80a      	bhi.n	8009d62 <_printf_i+0x32>
 8009d4c:	2f00      	cmp	r7, #0
 8009d4e:	f000 80d1 	beq.w	8009ef4 <_printf_i+0x1c4>
 8009d52:	2f58      	cmp	r7, #88	@ 0x58
 8009d54:	f000 80b8 	beq.w	8009ec8 <_printf_i+0x198>
 8009d58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009d60:	e03a      	b.n	8009dd8 <_printf_i+0xa8>
 8009d62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009d66:	2b15      	cmp	r3, #21
 8009d68:	d8f6      	bhi.n	8009d58 <_printf_i+0x28>
 8009d6a:	a101      	add	r1, pc, #4	@ (adr r1, 8009d70 <_printf_i+0x40>)
 8009d6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d70:	08009dc9 	.word	0x08009dc9
 8009d74:	08009ddd 	.word	0x08009ddd
 8009d78:	08009d59 	.word	0x08009d59
 8009d7c:	08009d59 	.word	0x08009d59
 8009d80:	08009d59 	.word	0x08009d59
 8009d84:	08009d59 	.word	0x08009d59
 8009d88:	08009ddd 	.word	0x08009ddd
 8009d8c:	08009d59 	.word	0x08009d59
 8009d90:	08009d59 	.word	0x08009d59
 8009d94:	08009d59 	.word	0x08009d59
 8009d98:	08009d59 	.word	0x08009d59
 8009d9c:	08009edb 	.word	0x08009edb
 8009da0:	08009e07 	.word	0x08009e07
 8009da4:	08009e95 	.word	0x08009e95
 8009da8:	08009d59 	.word	0x08009d59
 8009dac:	08009d59 	.word	0x08009d59
 8009db0:	08009efd 	.word	0x08009efd
 8009db4:	08009d59 	.word	0x08009d59
 8009db8:	08009e07 	.word	0x08009e07
 8009dbc:	08009d59 	.word	0x08009d59
 8009dc0:	08009d59 	.word	0x08009d59
 8009dc4:	08009e9d 	.word	0x08009e9d
 8009dc8:	6833      	ldr	r3, [r6, #0]
 8009dca:	1d1a      	adds	r2, r3, #4
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	6032      	str	r2, [r6, #0]
 8009dd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009dd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009dd8:	2301      	movs	r3, #1
 8009dda:	e09c      	b.n	8009f16 <_printf_i+0x1e6>
 8009ddc:	6833      	ldr	r3, [r6, #0]
 8009dde:	6820      	ldr	r0, [r4, #0]
 8009de0:	1d19      	adds	r1, r3, #4
 8009de2:	6031      	str	r1, [r6, #0]
 8009de4:	0606      	lsls	r6, r0, #24
 8009de6:	d501      	bpl.n	8009dec <_printf_i+0xbc>
 8009de8:	681d      	ldr	r5, [r3, #0]
 8009dea:	e003      	b.n	8009df4 <_printf_i+0xc4>
 8009dec:	0645      	lsls	r5, r0, #25
 8009dee:	d5fb      	bpl.n	8009de8 <_printf_i+0xb8>
 8009df0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009df4:	2d00      	cmp	r5, #0
 8009df6:	da03      	bge.n	8009e00 <_printf_i+0xd0>
 8009df8:	232d      	movs	r3, #45	@ 0x2d
 8009dfa:	426d      	negs	r5, r5
 8009dfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e00:	4858      	ldr	r0, [pc, #352]	@ (8009f64 <_printf_i+0x234>)
 8009e02:	230a      	movs	r3, #10
 8009e04:	e011      	b.n	8009e2a <_printf_i+0xfa>
 8009e06:	6821      	ldr	r1, [r4, #0]
 8009e08:	6833      	ldr	r3, [r6, #0]
 8009e0a:	0608      	lsls	r0, r1, #24
 8009e0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009e10:	d402      	bmi.n	8009e18 <_printf_i+0xe8>
 8009e12:	0649      	lsls	r1, r1, #25
 8009e14:	bf48      	it	mi
 8009e16:	b2ad      	uxthmi	r5, r5
 8009e18:	2f6f      	cmp	r7, #111	@ 0x6f
 8009e1a:	4852      	ldr	r0, [pc, #328]	@ (8009f64 <_printf_i+0x234>)
 8009e1c:	6033      	str	r3, [r6, #0]
 8009e1e:	bf14      	ite	ne
 8009e20:	230a      	movne	r3, #10
 8009e22:	2308      	moveq	r3, #8
 8009e24:	2100      	movs	r1, #0
 8009e26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009e2a:	6866      	ldr	r6, [r4, #4]
 8009e2c:	60a6      	str	r6, [r4, #8]
 8009e2e:	2e00      	cmp	r6, #0
 8009e30:	db05      	blt.n	8009e3e <_printf_i+0x10e>
 8009e32:	6821      	ldr	r1, [r4, #0]
 8009e34:	432e      	orrs	r6, r5
 8009e36:	f021 0104 	bic.w	r1, r1, #4
 8009e3a:	6021      	str	r1, [r4, #0]
 8009e3c:	d04b      	beq.n	8009ed6 <_printf_i+0x1a6>
 8009e3e:	4616      	mov	r6, r2
 8009e40:	fbb5 f1f3 	udiv	r1, r5, r3
 8009e44:	fb03 5711 	mls	r7, r3, r1, r5
 8009e48:	5dc7      	ldrb	r7, [r0, r7]
 8009e4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009e4e:	462f      	mov	r7, r5
 8009e50:	42bb      	cmp	r3, r7
 8009e52:	460d      	mov	r5, r1
 8009e54:	d9f4      	bls.n	8009e40 <_printf_i+0x110>
 8009e56:	2b08      	cmp	r3, #8
 8009e58:	d10b      	bne.n	8009e72 <_printf_i+0x142>
 8009e5a:	6823      	ldr	r3, [r4, #0]
 8009e5c:	07df      	lsls	r7, r3, #31
 8009e5e:	d508      	bpl.n	8009e72 <_printf_i+0x142>
 8009e60:	6923      	ldr	r3, [r4, #16]
 8009e62:	6861      	ldr	r1, [r4, #4]
 8009e64:	4299      	cmp	r1, r3
 8009e66:	bfde      	ittt	le
 8009e68:	2330      	movle	r3, #48	@ 0x30
 8009e6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009e6e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009e72:	1b92      	subs	r2, r2, r6
 8009e74:	6122      	str	r2, [r4, #16]
 8009e76:	f8cd a000 	str.w	sl, [sp]
 8009e7a:	464b      	mov	r3, r9
 8009e7c:	aa03      	add	r2, sp, #12
 8009e7e:	4621      	mov	r1, r4
 8009e80:	4640      	mov	r0, r8
 8009e82:	f7ff fee7 	bl	8009c54 <_printf_common>
 8009e86:	3001      	adds	r0, #1
 8009e88:	d14a      	bne.n	8009f20 <_printf_i+0x1f0>
 8009e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e8e:	b004      	add	sp, #16
 8009e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e94:	6823      	ldr	r3, [r4, #0]
 8009e96:	f043 0320 	orr.w	r3, r3, #32
 8009e9a:	6023      	str	r3, [r4, #0]
 8009e9c:	4832      	ldr	r0, [pc, #200]	@ (8009f68 <_printf_i+0x238>)
 8009e9e:	2778      	movs	r7, #120	@ 0x78
 8009ea0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009ea4:	6823      	ldr	r3, [r4, #0]
 8009ea6:	6831      	ldr	r1, [r6, #0]
 8009ea8:	061f      	lsls	r7, r3, #24
 8009eaa:	f851 5b04 	ldr.w	r5, [r1], #4
 8009eae:	d402      	bmi.n	8009eb6 <_printf_i+0x186>
 8009eb0:	065f      	lsls	r7, r3, #25
 8009eb2:	bf48      	it	mi
 8009eb4:	b2ad      	uxthmi	r5, r5
 8009eb6:	6031      	str	r1, [r6, #0]
 8009eb8:	07d9      	lsls	r1, r3, #31
 8009eba:	bf44      	itt	mi
 8009ebc:	f043 0320 	orrmi.w	r3, r3, #32
 8009ec0:	6023      	strmi	r3, [r4, #0]
 8009ec2:	b11d      	cbz	r5, 8009ecc <_printf_i+0x19c>
 8009ec4:	2310      	movs	r3, #16
 8009ec6:	e7ad      	b.n	8009e24 <_printf_i+0xf4>
 8009ec8:	4826      	ldr	r0, [pc, #152]	@ (8009f64 <_printf_i+0x234>)
 8009eca:	e7e9      	b.n	8009ea0 <_printf_i+0x170>
 8009ecc:	6823      	ldr	r3, [r4, #0]
 8009ece:	f023 0320 	bic.w	r3, r3, #32
 8009ed2:	6023      	str	r3, [r4, #0]
 8009ed4:	e7f6      	b.n	8009ec4 <_printf_i+0x194>
 8009ed6:	4616      	mov	r6, r2
 8009ed8:	e7bd      	b.n	8009e56 <_printf_i+0x126>
 8009eda:	6833      	ldr	r3, [r6, #0]
 8009edc:	6825      	ldr	r5, [r4, #0]
 8009ede:	6961      	ldr	r1, [r4, #20]
 8009ee0:	1d18      	adds	r0, r3, #4
 8009ee2:	6030      	str	r0, [r6, #0]
 8009ee4:	062e      	lsls	r6, r5, #24
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	d501      	bpl.n	8009eee <_printf_i+0x1be>
 8009eea:	6019      	str	r1, [r3, #0]
 8009eec:	e002      	b.n	8009ef4 <_printf_i+0x1c4>
 8009eee:	0668      	lsls	r0, r5, #25
 8009ef0:	d5fb      	bpl.n	8009eea <_printf_i+0x1ba>
 8009ef2:	8019      	strh	r1, [r3, #0]
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	6123      	str	r3, [r4, #16]
 8009ef8:	4616      	mov	r6, r2
 8009efa:	e7bc      	b.n	8009e76 <_printf_i+0x146>
 8009efc:	6833      	ldr	r3, [r6, #0]
 8009efe:	1d1a      	adds	r2, r3, #4
 8009f00:	6032      	str	r2, [r6, #0]
 8009f02:	681e      	ldr	r6, [r3, #0]
 8009f04:	6862      	ldr	r2, [r4, #4]
 8009f06:	2100      	movs	r1, #0
 8009f08:	4630      	mov	r0, r6
 8009f0a:	f7f6 f961 	bl	80001d0 <memchr>
 8009f0e:	b108      	cbz	r0, 8009f14 <_printf_i+0x1e4>
 8009f10:	1b80      	subs	r0, r0, r6
 8009f12:	6060      	str	r0, [r4, #4]
 8009f14:	6863      	ldr	r3, [r4, #4]
 8009f16:	6123      	str	r3, [r4, #16]
 8009f18:	2300      	movs	r3, #0
 8009f1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f1e:	e7aa      	b.n	8009e76 <_printf_i+0x146>
 8009f20:	6923      	ldr	r3, [r4, #16]
 8009f22:	4632      	mov	r2, r6
 8009f24:	4649      	mov	r1, r9
 8009f26:	4640      	mov	r0, r8
 8009f28:	47d0      	blx	sl
 8009f2a:	3001      	adds	r0, #1
 8009f2c:	d0ad      	beq.n	8009e8a <_printf_i+0x15a>
 8009f2e:	6823      	ldr	r3, [r4, #0]
 8009f30:	079b      	lsls	r3, r3, #30
 8009f32:	d413      	bmi.n	8009f5c <_printf_i+0x22c>
 8009f34:	68e0      	ldr	r0, [r4, #12]
 8009f36:	9b03      	ldr	r3, [sp, #12]
 8009f38:	4298      	cmp	r0, r3
 8009f3a:	bfb8      	it	lt
 8009f3c:	4618      	movlt	r0, r3
 8009f3e:	e7a6      	b.n	8009e8e <_printf_i+0x15e>
 8009f40:	2301      	movs	r3, #1
 8009f42:	4632      	mov	r2, r6
 8009f44:	4649      	mov	r1, r9
 8009f46:	4640      	mov	r0, r8
 8009f48:	47d0      	blx	sl
 8009f4a:	3001      	adds	r0, #1
 8009f4c:	d09d      	beq.n	8009e8a <_printf_i+0x15a>
 8009f4e:	3501      	adds	r5, #1
 8009f50:	68e3      	ldr	r3, [r4, #12]
 8009f52:	9903      	ldr	r1, [sp, #12]
 8009f54:	1a5b      	subs	r3, r3, r1
 8009f56:	42ab      	cmp	r3, r5
 8009f58:	dcf2      	bgt.n	8009f40 <_printf_i+0x210>
 8009f5a:	e7eb      	b.n	8009f34 <_printf_i+0x204>
 8009f5c:	2500      	movs	r5, #0
 8009f5e:	f104 0619 	add.w	r6, r4, #25
 8009f62:	e7f5      	b.n	8009f50 <_printf_i+0x220>
 8009f64:	0800d034 	.word	0x0800d034
 8009f68:	0800d045 	.word	0x0800d045

08009f6c <std>:
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	b510      	push	{r4, lr}
 8009f70:	4604      	mov	r4, r0
 8009f72:	e9c0 3300 	strd	r3, r3, [r0]
 8009f76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f7a:	6083      	str	r3, [r0, #8]
 8009f7c:	8181      	strh	r1, [r0, #12]
 8009f7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009f80:	81c2      	strh	r2, [r0, #14]
 8009f82:	6183      	str	r3, [r0, #24]
 8009f84:	4619      	mov	r1, r3
 8009f86:	2208      	movs	r2, #8
 8009f88:	305c      	adds	r0, #92	@ 0x5c
 8009f8a:	f000 f94c 	bl	800a226 <memset>
 8009f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009fc4 <std+0x58>)
 8009f90:	6263      	str	r3, [r4, #36]	@ 0x24
 8009f92:	4b0d      	ldr	r3, [pc, #52]	@ (8009fc8 <std+0x5c>)
 8009f94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009f96:	4b0d      	ldr	r3, [pc, #52]	@ (8009fcc <std+0x60>)
 8009f98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009fd0 <std+0x64>)
 8009f9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8009f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009fd4 <std+0x68>)
 8009fa0:	6224      	str	r4, [r4, #32]
 8009fa2:	429c      	cmp	r4, r3
 8009fa4:	d006      	beq.n	8009fb4 <std+0x48>
 8009fa6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009faa:	4294      	cmp	r4, r2
 8009fac:	d002      	beq.n	8009fb4 <std+0x48>
 8009fae:	33d0      	adds	r3, #208	@ 0xd0
 8009fb0:	429c      	cmp	r4, r3
 8009fb2:	d105      	bne.n	8009fc0 <std+0x54>
 8009fb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fbc:	f000 b9e4 	b.w	800a388 <__retarget_lock_init_recursive>
 8009fc0:	bd10      	pop	{r4, pc}
 8009fc2:	bf00      	nop
 8009fc4:	0800a1a1 	.word	0x0800a1a1
 8009fc8:	0800a1c3 	.word	0x0800a1c3
 8009fcc:	0800a1fb 	.word	0x0800a1fb
 8009fd0:	0800a21f 	.word	0x0800a21f
 8009fd4:	200005a4 	.word	0x200005a4

08009fd8 <stdio_exit_handler>:
 8009fd8:	4a02      	ldr	r2, [pc, #8]	@ (8009fe4 <stdio_exit_handler+0xc>)
 8009fda:	4903      	ldr	r1, [pc, #12]	@ (8009fe8 <stdio_exit_handler+0x10>)
 8009fdc:	4803      	ldr	r0, [pc, #12]	@ (8009fec <stdio_exit_handler+0x14>)
 8009fde:	f000 b869 	b.w	800a0b4 <_fwalk_sglue>
 8009fe2:	bf00      	nop
 8009fe4:	20000044 	.word	0x20000044
 8009fe8:	0800c63d 	.word	0x0800c63d
 8009fec:	200001c0 	.word	0x200001c0

08009ff0 <cleanup_stdio>:
 8009ff0:	6841      	ldr	r1, [r0, #4]
 8009ff2:	4b0c      	ldr	r3, [pc, #48]	@ (800a024 <cleanup_stdio+0x34>)
 8009ff4:	4299      	cmp	r1, r3
 8009ff6:	b510      	push	{r4, lr}
 8009ff8:	4604      	mov	r4, r0
 8009ffa:	d001      	beq.n	800a000 <cleanup_stdio+0x10>
 8009ffc:	f002 fb1e 	bl	800c63c <_fflush_r>
 800a000:	68a1      	ldr	r1, [r4, #8]
 800a002:	4b09      	ldr	r3, [pc, #36]	@ (800a028 <cleanup_stdio+0x38>)
 800a004:	4299      	cmp	r1, r3
 800a006:	d002      	beq.n	800a00e <cleanup_stdio+0x1e>
 800a008:	4620      	mov	r0, r4
 800a00a:	f002 fb17 	bl	800c63c <_fflush_r>
 800a00e:	68e1      	ldr	r1, [r4, #12]
 800a010:	4b06      	ldr	r3, [pc, #24]	@ (800a02c <cleanup_stdio+0x3c>)
 800a012:	4299      	cmp	r1, r3
 800a014:	d004      	beq.n	800a020 <cleanup_stdio+0x30>
 800a016:	4620      	mov	r0, r4
 800a018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a01c:	f002 bb0e 	b.w	800c63c <_fflush_r>
 800a020:	bd10      	pop	{r4, pc}
 800a022:	bf00      	nop
 800a024:	200005a4 	.word	0x200005a4
 800a028:	2000060c 	.word	0x2000060c
 800a02c:	20000674 	.word	0x20000674

0800a030 <global_stdio_init.part.0>:
 800a030:	b510      	push	{r4, lr}
 800a032:	4b0b      	ldr	r3, [pc, #44]	@ (800a060 <global_stdio_init.part.0+0x30>)
 800a034:	4c0b      	ldr	r4, [pc, #44]	@ (800a064 <global_stdio_init.part.0+0x34>)
 800a036:	4a0c      	ldr	r2, [pc, #48]	@ (800a068 <global_stdio_init.part.0+0x38>)
 800a038:	601a      	str	r2, [r3, #0]
 800a03a:	4620      	mov	r0, r4
 800a03c:	2200      	movs	r2, #0
 800a03e:	2104      	movs	r1, #4
 800a040:	f7ff ff94 	bl	8009f6c <std>
 800a044:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a048:	2201      	movs	r2, #1
 800a04a:	2109      	movs	r1, #9
 800a04c:	f7ff ff8e 	bl	8009f6c <std>
 800a050:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a054:	2202      	movs	r2, #2
 800a056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a05a:	2112      	movs	r1, #18
 800a05c:	f7ff bf86 	b.w	8009f6c <std>
 800a060:	200006dc 	.word	0x200006dc
 800a064:	200005a4 	.word	0x200005a4
 800a068:	08009fd9 	.word	0x08009fd9

0800a06c <__sfp_lock_acquire>:
 800a06c:	4801      	ldr	r0, [pc, #4]	@ (800a074 <__sfp_lock_acquire+0x8>)
 800a06e:	f000 b98c 	b.w	800a38a <__retarget_lock_acquire_recursive>
 800a072:	bf00      	nop
 800a074:	200006e5 	.word	0x200006e5

0800a078 <__sfp_lock_release>:
 800a078:	4801      	ldr	r0, [pc, #4]	@ (800a080 <__sfp_lock_release+0x8>)
 800a07a:	f000 b987 	b.w	800a38c <__retarget_lock_release_recursive>
 800a07e:	bf00      	nop
 800a080:	200006e5 	.word	0x200006e5

0800a084 <__sinit>:
 800a084:	b510      	push	{r4, lr}
 800a086:	4604      	mov	r4, r0
 800a088:	f7ff fff0 	bl	800a06c <__sfp_lock_acquire>
 800a08c:	6a23      	ldr	r3, [r4, #32]
 800a08e:	b11b      	cbz	r3, 800a098 <__sinit+0x14>
 800a090:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a094:	f7ff bff0 	b.w	800a078 <__sfp_lock_release>
 800a098:	4b04      	ldr	r3, [pc, #16]	@ (800a0ac <__sinit+0x28>)
 800a09a:	6223      	str	r3, [r4, #32]
 800a09c:	4b04      	ldr	r3, [pc, #16]	@ (800a0b0 <__sinit+0x2c>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d1f5      	bne.n	800a090 <__sinit+0xc>
 800a0a4:	f7ff ffc4 	bl	800a030 <global_stdio_init.part.0>
 800a0a8:	e7f2      	b.n	800a090 <__sinit+0xc>
 800a0aa:	bf00      	nop
 800a0ac:	08009ff1 	.word	0x08009ff1
 800a0b0:	200006dc 	.word	0x200006dc

0800a0b4 <_fwalk_sglue>:
 800a0b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0b8:	4607      	mov	r7, r0
 800a0ba:	4688      	mov	r8, r1
 800a0bc:	4614      	mov	r4, r2
 800a0be:	2600      	movs	r6, #0
 800a0c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a0c4:	f1b9 0901 	subs.w	r9, r9, #1
 800a0c8:	d505      	bpl.n	800a0d6 <_fwalk_sglue+0x22>
 800a0ca:	6824      	ldr	r4, [r4, #0]
 800a0cc:	2c00      	cmp	r4, #0
 800a0ce:	d1f7      	bne.n	800a0c0 <_fwalk_sglue+0xc>
 800a0d0:	4630      	mov	r0, r6
 800a0d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0d6:	89ab      	ldrh	r3, [r5, #12]
 800a0d8:	2b01      	cmp	r3, #1
 800a0da:	d907      	bls.n	800a0ec <_fwalk_sglue+0x38>
 800a0dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a0e0:	3301      	adds	r3, #1
 800a0e2:	d003      	beq.n	800a0ec <_fwalk_sglue+0x38>
 800a0e4:	4629      	mov	r1, r5
 800a0e6:	4638      	mov	r0, r7
 800a0e8:	47c0      	blx	r8
 800a0ea:	4306      	orrs	r6, r0
 800a0ec:	3568      	adds	r5, #104	@ 0x68
 800a0ee:	e7e9      	b.n	800a0c4 <_fwalk_sglue+0x10>

0800a0f0 <sniprintf>:
 800a0f0:	b40c      	push	{r2, r3}
 800a0f2:	b530      	push	{r4, r5, lr}
 800a0f4:	4b18      	ldr	r3, [pc, #96]	@ (800a158 <sniprintf+0x68>)
 800a0f6:	1e0c      	subs	r4, r1, #0
 800a0f8:	681d      	ldr	r5, [r3, #0]
 800a0fa:	b09d      	sub	sp, #116	@ 0x74
 800a0fc:	da08      	bge.n	800a110 <sniprintf+0x20>
 800a0fe:	238b      	movs	r3, #139	@ 0x8b
 800a100:	602b      	str	r3, [r5, #0]
 800a102:	f04f 30ff 	mov.w	r0, #4294967295
 800a106:	b01d      	add	sp, #116	@ 0x74
 800a108:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a10c:	b002      	add	sp, #8
 800a10e:	4770      	bx	lr
 800a110:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a114:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a118:	f04f 0300 	mov.w	r3, #0
 800a11c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a11e:	bf14      	ite	ne
 800a120:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a124:	4623      	moveq	r3, r4
 800a126:	9304      	str	r3, [sp, #16]
 800a128:	9307      	str	r3, [sp, #28]
 800a12a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a12e:	9002      	str	r0, [sp, #8]
 800a130:	9006      	str	r0, [sp, #24]
 800a132:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a136:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a138:	ab21      	add	r3, sp, #132	@ 0x84
 800a13a:	a902      	add	r1, sp, #8
 800a13c:	4628      	mov	r0, r5
 800a13e:	9301      	str	r3, [sp, #4]
 800a140:	f002 f8fc 	bl	800c33c <_svfiprintf_r>
 800a144:	1c43      	adds	r3, r0, #1
 800a146:	bfbc      	itt	lt
 800a148:	238b      	movlt	r3, #139	@ 0x8b
 800a14a:	602b      	strlt	r3, [r5, #0]
 800a14c:	2c00      	cmp	r4, #0
 800a14e:	d0da      	beq.n	800a106 <sniprintf+0x16>
 800a150:	9b02      	ldr	r3, [sp, #8]
 800a152:	2200      	movs	r2, #0
 800a154:	701a      	strb	r2, [r3, #0]
 800a156:	e7d6      	b.n	800a106 <sniprintf+0x16>
 800a158:	200001bc 	.word	0x200001bc

0800a15c <siprintf>:
 800a15c:	b40e      	push	{r1, r2, r3}
 800a15e:	b510      	push	{r4, lr}
 800a160:	b09d      	sub	sp, #116	@ 0x74
 800a162:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a164:	9002      	str	r0, [sp, #8]
 800a166:	9006      	str	r0, [sp, #24]
 800a168:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a16c:	480a      	ldr	r0, [pc, #40]	@ (800a198 <siprintf+0x3c>)
 800a16e:	9107      	str	r1, [sp, #28]
 800a170:	9104      	str	r1, [sp, #16]
 800a172:	490a      	ldr	r1, [pc, #40]	@ (800a19c <siprintf+0x40>)
 800a174:	f853 2b04 	ldr.w	r2, [r3], #4
 800a178:	9105      	str	r1, [sp, #20]
 800a17a:	2400      	movs	r4, #0
 800a17c:	a902      	add	r1, sp, #8
 800a17e:	6800      	ldr	r0, [r0, #0]
 800a180:	9301      	str	r3, [sp, #4]
 800a182:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a184:	f002 f8da 	bl	800c33c <_svfiprintf_r>
 800a188:	9b02      	ldr	r3, [sp, #8]
 800a18a:	701c      	strb	r4, [r3, #0]
 800a18c:	b01d      	add	sp, #116	@ 0x74
 800a18e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a192:	b003      	add	sp, #12
 800a194:	4770      	bx	lr
 800a196:	bf00      	nop
 800a198:	200001bc 	.word	0x200001bc
 800a19c:	ffff0208 	.word	0xffff0208

0800a1a0 <__sread>:
 800a1a0:	b510      	push	{r4, lr}
 800a1a2:	460c      	mov	r4, r1
 800a1a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1a8:	f000 f8a0 	bl	800a2ec <_read_r>
 800a1ac:	2800      	cmp	r0, #0
 800a1ae:	bfab      	itete	ge
 800a1b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a1b2:	89a3      	ldrhlt	r3, [r4, #12]
 800a1b4:	181b      	addge	r3, r3, r0
 800a1b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a1ba:	bfac      	ite	ge
 800a1bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a1be:	81a3      	strhlt	r3, [r4, #12]
 800a1c0:	bd10      	pop	{r4, pc}

0800a1c2 <__swrite>:
 800a1c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1c6:	461f      	mov	r7, r3
 800a1c8:	898b      	ldrh	r3, [r1, #12]
 800a1ca:	05db      	lsls	r3, r3, #23
 800a1cc:	4605      	mov	r5, r0
 800a1ce:	460c      	mov	r4, r1
 800a1d0:	4616      	mov	r6, r2
 800a1d2:	d505      	bpl.n	800a1e0 <__swrite+0x1e>
 800a1d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1d8:	2302      	movs	r3, #2
 800a1da:	2200      	movs	r2, #0
 800a1dc:	f000 f874 	bl	800a2c8 <_lseek_r>
 800a1e0:	89a3      	ldrh	r3, [r4, #12]
 800a1e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a1ea:	81a3      	strh	r3, [r4, #12]
 800a1ec:	4632      	mov	r2, r6
 800a1ee:	463b      	mov	r3, r7
 800a1f0:	4628      	mov	r0, r5
 800a1f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1f6:	f000 b88b 	b.w	800a310 <_write_r>

0800a1fa <__sseek>:
 800a1fa:	b510      	push	{r4, lr}
 800a1fc:	460c      	mov	r4, r1
 800a1fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a202:	f000 f861 	bl	800a2c8 <_lseek_r>
 800a206:	1c43      	adds	r3, r0, #1
 800a208:	89a3      	ldrh	r3, [r4, #12]
 800a20a:	bf15      	itete	ne
 800a20c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a20e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a212:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a216:	81a3      	strheq	r3, [r4, #12]
 800a218:	bf18      	it	ne
 800a21a:	81a3      	strhne	r3, [r4, #12]
 800a21c:	bd10      	pop	{r4, pc}

0800a21e <__sclose>:
 800a21e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a222:	f000 b841 	b.w	800a2a8 <_close_r>

0800a226 <memset>:
 800a226:	4402      	add	r2, r0
 800a228:	4603      	mov	r3, r0
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d100      	bne.n	800a230 <memset+0xa>
 800a22e:	4770      	bx	lr
 800a230:	f803 1b01 	strb.w	r1, [r3], #1
 800a234:	e7f9      	b.n	800a22a <memset+0x4>

0800a236 <strchr>:
 800a236:	b2c9      	uxtb	r1, r1
 800a238:	4603      	mov	r3, r0
 800a23a:	4618      	mov	r0, r3
 800a23c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a240:	b112      	cbz	r2, 800a248 <strchr+0x12>
 800a242:	428a      	cmp	r2, r1
 800a244:	d1f9      	bne.n	800a23a <strchr+0x4>
 800a246:	4770      	bx	lr
 800a248:	2900      	cmp	r1, #0
 800a24a:	bf18      	it	ne
 800a24c:	2000      	movne	r0, #0
 800a24e:	4770      	bx	lr

0800a250 <strncmp>:
 800a250:	b510      	push	{r4, lr}
 800a252:	b16a      	cbz	r2, 800a270 <strncmp+0x20>
 800a254:	3901      	subs	r1, #1
 800a256:	1884      	adds	r4, r0, r2
 800a258:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a25c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a260:	429a      	cmp	r2, r3
 800a262:	d103      	bne.n	800a26c <strncmp+0x1c>
 800a264:	42a0      	cmp	r0, r4
 800a266:	d001      	beq.n	800a26c <strncmp+0x1c>
 800a268:	2a00      	cmp	r2, #0
 800a26a:	d1f5      	bne.n	800a258 <strncmp+0x8>
 800a26c:	1ad0      	subs	r0, r2, r3
 800a26e:	bd10      	pop	{r4, pc}
 800a270:	4610      	mov	r0, r2
 800a272:	e7fc      	b.n	800a26e <strncmp+0x1e>

0800a274 <strstr>:
 800a274:	780a      	ldrb	r2, [r1, #0]
 800a276:	b570      	push	{r4, r5, r6, lr}
 800a278:	b96a      	cbnz	r2, 800a296 <strstr+0x22>
 800a27a:	bd70      	pop	{r4, r5, r6, pc}
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d109      	bne.n	800a294 <strstr+0x20>
 800a280:	460c      	mov	r4, r1
 800a282:	4605      	mov	r5, r0
 800a284:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d0f6      	beq.n	800a27a <strstr+0x6>
 800a28c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a290:	429e      	cmp	r6, r3
 800a292:	d0f7      	beq.n	800a284 <strstr+0x10>
 800a294:	3001      	adds	r0, #1
 800a296:	7803      	ldrb	r3, [r0, #0]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d1ef      	bne.n	800a27c <strstr+0x8>
 800a29c:	4618      	mov	r0, r3
 800a29e:	e7ec      	b.n	800a27a <strstr+0x6>

0800a2a0 <_localeconv_r>:
 800a2a0:	4800      	ldr	r0, [pc, #0]	@ (800a2a4 <_localeconv_r+0x4>)
 800a2a2:	4770      	bx	lr
 800a2a4:	20000140 	.word	0x20000140

0800a2a8 <_close_r>:
 800a2a8:	b538      	push	{r3, r4, r5, lr}
 800a2aa:	4d06      	ldr	r5, [pc, #24]	@ (800a2c4 <_close_r+0x1c>)
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	4604      	mov	r4, r0
 800a2b0:	4608      	mov	r0, r1
 800a2b2:	602b      	str	r3, [r5, #0]
 800a2b4:	f7f8 fa2a 	bl	800270c <_close>
 800a2b8:	1c43      	adds	r3, r0, #1
 800a2ba:	d102      	bne.n	800a2c2 <_close_r+0x1a>
 800a2bc:	682b      	ldr	r3, [r5, #0]
 800a2be:	b103      	cbz	r3, 800a2c2 <_close_r+0x1a>
 800a2c0:	6023      	str	r3, [r4, #0]
 800a2c2:	bd38      	pop	{r3, r4, r5, pc}
 800a2c4:	200006e0 	.word	0x200006e0

0800a2c8 <_lseek_r>:
 800a2c8:	b538      	push	{r3, r4, r5, lr}
 800a2ca:	4d07      	ldr	r5, [pc, #28]	@ (800a2e8 <_lseek_r+0x20>)
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	4608      	mov	r0, r1
 800a2d0:	4611      	mov	r1, r2
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	602a      	str	r2, [r5, #0]
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	f7f8 fa3f 	bl	800275a <_lseek>
 800a2dc:	1c43      	adds	r3, r0, #1
 800a2de:	d102      	bne.n	800a2e6 <_lseek_r+0x1e>
 800a2e0:	682b      	ldr	r3, [r5, #0]
 800a2e2:	b103      	cbz	r3, 800a2e6 <_lseek_r+0x1e>
 800a2e4:	6023      	str	r3, [r4, #0]
 800a2e6:	bd38      	pop	{r3, r4, r5, pc}
 800a2e8:	200006e0 	.word	0x200006e0

0800a2ec <_read_r>:
 800a2ec:	b538      	push	{r3, r4, r5, lr}
 800a2ee:	4d07      	ldr	r5, [pc, #28]	@ (800a30c <_read_r+0x20>)
 800a2f0:	4604      	mov	r4, r0
 800a2f2:	4608      	mov	r0, r1
 800a2f4:	4611      	mov	r1, r2
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	602a      	str	r2, [r5, #0]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	f7f8 f9cd 	bl	800269a <_read>
 800a300:	1c43      	adds	r3, r0, #1
 800a302:	d102      	bne.n	800a30a <_read_r+0x1e>
 800a304:	682b      	ldr	r3, [r5, #0]
 800a306:	b103      	cbz	r3, 800a30a <_read_r+0x1e>
 800a308:	6023      	str	r3, [r4, #0]
 800a30a:	bd38      	pop	{r3, r4, r5, pc}
 800a30c:	200006e0 	.word	0x200006e0

0800a310 <_write_r>:
 800a310:	b538      	push	{r3, r4, r5, lr}
 800a312:	4d07      	ldr	r5, [pc, #28]	@ (800a330 <_write_r+0x20>)
 800a314:	4604      	mov	r4, r0
 800a316:	4608      	mov	r0, r1
 800a318:	4611      	mov	r1, r2
 800a31a:	2200      	movs	r2, #0
 800a31c:	602a      	str	r2, [r5, #0]
 800a31e:	461a      	mov	r2, r3
 800a320:	f7f8 f9d8 	bl	80026d4 <_write>
 800a324:	1c43      	adds	r3, r0, #1
 800a326:	d102      	bne.n	800a32e <_write_r+0x1e>
 800a328:	682b      	ldr	r3, [r5, #0]
 800a32a:	b103      	cbz	r3, 800a32e <_write_r+0x1e>
 800a32c:	6023      	str	r3, [r4, #0]
 800a32e:	bd38      	pop	{r3, r4, r5, pc}
 800a330:	200006e0 	.word	0x200006e0

0800a334 <__errno>:
 800a334:	4b01      	ldr	r3, [pc, #4]	@ (800a33c <__errno+0x8>)
 800a336:	6818      	ldr	r0, [r3, #0]
 800a338:	4770      	bx	lr
 800a33a:	bf00      	nop
 800a33c:	200001bc 	.word	0x200001bc

0800a340 <__libc_init_array>:
 800a340:	b570      	push	{r4, r5, r6, lr}
 800a342:	4d0d      	ldr	r5, [pc, #52]	@ (800a378 <__libc_init_array+0x38>)
 800a344:	4c0d      	ldr	r4, [pc, #52]	@ (800a37c <__libc_init_array+0x3c>)
 800a346:	1b64      	subs	r4, r4, r5
 800a348:	10a4      	asrs	r4, r4, #2
 800a34a:	2600      	movs	r6, #0
 800a34c:	42a6      	cmp	r6, r4
 800a34e:	d109      	bne.n	800a364 <__libc_init_array+0x24>
 800a350:	4d0b      	ldr	r5, [pc, #44]	@ (800a380 <__libc_init_array+0x40>)
 800a352:	4c0c      	ldr	r4, [pc, #48]	@ (800a384 <__libc_init_array+0x44>)
 800a354:	f002 fce2 	bl	800cd1c <_init>
 800a358:	1b64      	subs	r4, r4, r5
 800a35a:	10a4      	asrs	r4, r4, #2
 800a35c:	2600      	movs	r6, #0
 800a35e:	42a6      	cmp	r6, r4
 800a360:	d105      	bne.n	800a36e <__libc_init_array+0x2e>
 800a362:	bd70      	pop	{r4, r5, r6, pc}
 800a364:	f855 3b04 	ldr.w	r3, [r5], #4
 800a368:	4798      	blx	r3
 800a36a:	3601      	adds	r6, #1
 800a36c:	e7ee      	b.n	800a34c <__libc_init_array+0xc>
 800a36e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a372:	4798      	blx	r3
 800a374:	3601      	adds	r6, #1
 800a376:	e7f2      	b.n	800a35e <__libc_init_array+0x1e>
 800a378:	0800d450 	.word	0x0800d450
 800a37c:	0800d450 	.word	0x0800d450
 800a380:	0800d450 	.word	0x0800d450
 800a384:	0800d454 	.word	0x0800d454

0800a388 <__retarget_lock_init_recursive>:
 800a388:	4770      	bx	lr

0800a38a <__retarget_lock_acquire_recursive>:
 800a38a:	4770      	bx	lr

0800a38c <__retarget_lock_release_recursive>:
 800a38c:	4770      	bx	lr

0800a38e <memcpy>:
 800a38e:	440a      	add	r2, r1
 800a390:	4291      	cmp	r1, r2
 800a392:	f100 33ff 	add.w	r3, r0, #4294967295
 800a396:	d100      	bne.n	800a39a <memcpy+0xc>
 800a398:	4770      	bx	lr
 800a39a:	b510      	push	{r4, lr}
 800a39c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3a4:	4291      	cmp	r1, r2
 800a3a6:	d1f9      	bne.n	800a39c <memcpy+0xe>
 800a3a8:	bd10      	pop	{r4, pc}
 800a3aa:	0000      	movs	r0, r0
 800a3ac:	0000      	movs	r0, r0
	...

0800a3b0 <nan>:
 800a3b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a3b8 <nan+0x8>
 800a3b4:	4770      	bx	lr
 800a3b6:	bf00      	nop
 800a3b8:	00000000 	.word	0x00000000
 800a3bc:	7ff80000 	.word	0x7ff80000

0800a3c0 <nanf>:
 800a3c0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a3c8 <nanf+0x8>
 800a3c4:	4770      	bx	lr
 800a3c6:	bf00      	nop
 800a3c8:	7fc00000 	.word	0x7fc00000

0800a3cc <quorem>:
 800a3cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d0:	6903      	ldr	r3, [r0, #16]
 800a3d2:	690c      	ldr	r4, [r1, #16]
 800a3d4:	42a3      	cmp	r3, r4
 800a3d6:	4607      	mov	r7, r0
 800a3d8:	db7e      	blt.n	800a4d8 <quorem+0x10c>
 800a3da:	3c01      	subs	r4, #1
 800a3dc:	f101 0814 	add.w	r8, r1, #20
 800a3e0:	00a3      	lsls	r3, r4, #2
 800a3e2:	f100 0514 	add.w	r5, r0, #20
 800a3e6:	9300      	str	r3, [sp, #0]
 800a3e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3ec:	9301      	str	r3, [sp, #4]
 800a3ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a3f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	429a      	cmp	r2, r3
 800a3fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a3fe:	fbb2 f6f3 	udiv	r6, r2, r3
 800a402:	d32e      	bcc.n	800a462 <quorem+0x96>
 800a404:	f04f 0a00 	mov.w	sl, #0
 800a408:	46c4      	mov	ip, r8
 800a40a:	46ae      	mov	lr, r5
 800a40c:	46d3      	mov	fp, sl
 800a40e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a412:	b298      	uxth	r0, r3
 800a414:	fb06 a000 	mla	r0, r6, r0, sl
 800a418:	0c02      	lsrs	r2, r0, #16
 800a41a:	0c1b      	lsrs	r3, r3, #16
 800a41c:	fb06 2303 	mla	r3, r6, r3, r2
 800a420:	f8de 2000 	ldr.w	r2, [lr]
 800a424:	b280      	uxth	r0, r0
 800a426:	b292      	uxth	r2, r2
 800a428:	1a12      	subs	r2, r2, r0
 800a42a:	445a      	add	r2, fp
 800a42c:	f8de 0000 	ldr.w	r0, [lr]
 800a430:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a434:	b29b      	uxth	r3, r3
 800a436:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a43a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a43e:	b292      	uxth	r2, r2
 800a440:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a444:	45e1      	cmp	r9, ip
 800a446:	f84e 2b04 	str.w	r2, [lr], #4
 800a44a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a44e:	d2de      	bcs.n	800a40e <quorem+0x42>
 800a450:	9b00      	ldr	r3, [sp, #0]
 800a452:	58eb      	ldr	r3, [r5, r3]
 800a454:	b92b      	cbnz	r3, 800a462 <quorem+0x96>
 800a456:	9b01      	ldr	r3, [sp, #4]
 800a458:	3b04      	subs	r3, #4
 800a45a:	429d      	cmp	r5, r3
 800a45c:	461a      	mov	r2, r3
 800a45e:	d32f      	bcc.n	800a4c0 <quorem+0xf4>
 800a460:	613c      	str	r4, [r7, #16]
 800a462:	4638      	mov	r0, r7
 800a464:	f001 fd14 	bl	800be90 <__mcmp>
 800a468:	2800      	cmp	r0, #0
 800a46a:	db25      	blt.n	800a4b8 <quorem+0xec>
 800a46c:	4629      	mov	r1, r5
 800a46e:	2000      	movs	r0, #0
 800a470:	f858 2b04 	ldr.w	r2, [r8], #4
 800a474:	f8d1 c000 	ldr.w	ip, [r1]
 800a478:	fa1f fe82 	uxth.w	lr, r2
 800a47c:	fa1f f38c 	uxth.w	r3, ip
 800a480:	eba3 030e 	sub.w	r3, r3, lr
 800a484:	4403      	add	r3, r0
 800a486:	0c12      	lsrs	r2, r2, #16
 800a488:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a48c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a490:	b29b      	uxth	r3, r3
 800a492:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a496:	45c1      	cmp	r9, r8
 800a498:	f841 3b04 	str.w	r3, [r1], #4
 800a49c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a4a0:	d2e6      	bcs.n	800a470 <quorem+0xa4>
 800a4a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a4aa:	b922      	cbnz	r2, 800a4b6 <quorem+0xea>
 800a4ac:	3b04      	subs	r3, #4
 800a4ae:	429d      	cmp	r5, r3
 800a4b0:	461a      	mov	r2, r3
 800a4b2:	d30b      	bcc.n	800a4cc <quorem+0x100>
 800a4b4:	613c      	str	r4, [r7, #16]
 800a4b6:	3601      	adds	r6, #1
 800a4b8:	4630      	mov	r0, r6
 800a4ba:	b003      	add	sp, #12
 800a4bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4c0:	6812      	ldr	r2, [r2, #0]
 800a4c2:	3b04      	subs	r3, #4
 800a4c4:	2a00      	cmp	r2, #0
 800a4c6:	d1cb      	bne.n	800a460 <quorem+0x94>
 800a4c8:	3c01      	subs	r4, #1
 800a4ca:	e7c6      	b.n	800a45a <quorem+0x8e>
 800a4cc:	6812      	ldr	r2, [r2, #0]
 800a4ce:	3b04      	subs	r3, #4
 800a4d0:	2a00      	cmp	r2, #0
 800a4d2:	d1ef      	bne.n	800a4b4 <quorem+0xe8>
 800a4d4:	3c01      	subs	r4, #1
 800a4d6:	e7ea      	b.n	800a4ae <quorem+0xe2>
 800a4d8:	2000      	movs	r0, #0
 800a4da:	e7ee      	b.n	800a4ba <quorem+0xee>
 800a4dc:	0000      	movs	r0, r0
	...

0800a4e0 <_dtoa_r>:
 800a4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e4:	69c7      	ldr	r7, [r0, #28]
 800a4e6:	b097      	sub	sp, #92	@ 0x5c
 800a4e8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a4ec:	ec55 4b10 	vmov	r4, r5, d0
 800a4f0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a4f2:	9107      	str	r1, [sp, #28]
 800a4f4:	4681      	mov	r9, r0
 800a4f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a4f8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a4fa:	b97f      	cbnz	r7, 800a51c <_dtoa_r+0x3c>
 800a4fc:	2010      	movs	r0, #16
 800a4fe:	f001 f943 	bl	800b788 <malloc>
 800a502:	4602      	mov	r2, r0
 800a504:	f8c9 001c 	str.w	r0, [r9, #28]
 800a508:	b920      	cbnz	r0, 800a514 <_dtoa_r+0x34>
 800a50a:	4ba9      	ldr	r3, [pc, #676]	@ (800a7b0 <_dtoa_r+0x2d0>)
 800a50c:	21ef      	movs	r1, #239	@ 0xef
 800a50e:	48a9      	ldr	r0, [pc, #676]	@ (800a7b4 <_dtoa_r+0x2d4>)
 800a510:	f002 f8e6 	bl	800c6e0 <__assert_func>
 800a514:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a518:	6007      	str	r7, [r0, #0]
 800a51a:	60c7      	str	r7, [r0, #12]
 800a51c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a520:	6819      	ldr	r1, [r3, #0]
 800a522:	b159      	cbz	r1, 800a53c <_dtoa_r+0x5c>
 800a524:	685a      	ldr	r2, [r3, #4]
 800a526:	604a      	str	r2, [r1, #4]
 800a528:	2301      	movs	r3, #1
 800a52a:	4093      	lsls	r3, r2
 800a52c:	608b      	str	r3, [r1, #8]
 800a52e:	4648      	mov	r0, r9
 800a530:	f001 fa32 	bl	800b998 <_Bfree>
 800a534:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a538:	2200      	movs	r2, #0
 800a53a:	601a      	str	r2, [r3, #0]
 800a53c:	1e2b      	subs	r3, r5, #0
 800a53e:	bfb9      	ittee	lt
 800a540:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a544:	9305      	strlt	r3, [sp, #20]
 800a546:	2300      	movge	r3, #0
 800a548:	6033      	strge	r3, [r6, #0]
 800a54a:	9f05      	ldr	r7, [sp, #20]
 800a54c:	4b9a      	ldr	r3, [pc, #616]	@ (800a7b8 <_dtoa_r+0x2d8>)
 800a54e:	bfbc      	itt	lt
 800a550:	2201      	movlt	r2, #1
 800a552:	6032      	strlt	r2, [r6, #0]
 800a554:	43bb      	bics	r3, r7
 800a556:	d112      	bne.n	800a57e <_dtoa_r+0x9e>
 800a558:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a55a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a55e:	6013      	str	r3, [r2, #0]
 800a560:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a564:	4323      	orrs	r3, r4
 800a566:	f000 855a 	beq.w	800b01e <_dtoa_r+0xb3e>
 800a56a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a56c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a7cc <_dtoa_r+0x2ec>
 800a570:	2b00      	cmp	r3, #0
 800a572:	f000 855c 	beq.w	800b02e <_dtoa_r+0xb4e>
 800a576:	f10a 0303 	add.w	r3, sl, #3
 800a57a:	f000 bd56 	b.w	800b02a <_dtoa_r+0xb4a>
 800a57e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a582:	2200      	movs	r2, #0
 800a584:	ec51 0b17 	vmov	r0, r1, d7
 800a588:	2300      	movs	r3, #0
 800a58a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a58e:	f7f6 fa9b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a592:	4680      	mov	r8, r0
 800a594:	b158      	cbz	r0, 800a5ae <_dtoa_r+0xce>
 800a596:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a598:	2301      	movs	r3, #1
 800a59a:	6013      	str	r3, [r2, #0]
 800a59c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a59e:	b113      	cbz	r3, 800a5a6 <_dtoa_r+0xc6>
 800a5a0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a5a2:	4b86      	ldr	r3, [pc, #536]	@ (800a7bc <_dtoa_r+0x2dc>)
 800a5a4:	6013      	str	r3, [r2, #0]
 800a5a6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a7d0 <_dtoa_r+0x2f0>
 800a5aa:	f000 bd40 	b.w	800b02e <_dtoa_r+0xb4e>
 800a5ae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a5b2:	aa14      	add	r2, sp, #80	@ 0x50
 800a5b4:	a915      	add	r1, sp, #84	@ 0x54
 800a5b6:	4648      	mov	r0, r9
 800a5b8:	f001 fd8a 	bl	800c0d0 <__d2b>
 800a5bc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a5c0:	9002      	str	r0, [sp, #8]
 800a5c2:	2e00      	cmp	r6, #0
 800a5c4:	d078      	beq.n	800a6b8 <_dtoa_r+0x1d8>
 800a5c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5c8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a5cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a5d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a5d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a5dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	4b76      	ldr	r3, [pc, #472]	@ (800a7c0 <_dtoa_r+0x2e0>)
 800a5e6:	f7f5 fe4f 	bl	8000288 <__aeabi_dsub>
 800a5ea:	a36b      	add	r3, pc, #428	@ (adr r3, 800a798 <_dtoa_r+0x2b8>)
 800a5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f0:	f7f6 f802 	bl	80005f8 <__aeabi_dmul>
 800a5f4:	a36a      	add	r3, pc, #424	@ (adr r3, 800a7a0 <_dtoa_r+0x2c0>)
 800a5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5fa:	f7f5 fe47 	bl	800028c <__adddf3>
 800a5fe:	4604      	mov	r4, r0
 800a600:	4630      	mov	r0, r6
 800a602:	460d      	mov	r5, r1
 800a604:	f7f5 ff8e 	bl	8000524 <__aeabi_i2d>
 800a608:	a367      	add	r3, pc, #412	@ (adr r3, 800a7a8 <_dtoa_r+0x2c8>)
 800a60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a60e:	f7f5 fff3 	bl	80005f8 <__aeabi_dmul>
 800a612:	4602      	mov	r2, r0
 800a614:	460b      	mov	r3, r1
 800a616:	4620      	mov	r0, r4
 800a618:	4629      	mov	r1, r5
 800a61a:	f7f5 fe37 	bl	800028c <__adddf3>
 800a61e:	4604      	mov	r4, r0
 800a620:	460d      	mov	r5, r1
 800a622:	f7f6 fa99 	bl	8000b58 <__aeabi_d2iz>
 800a626:	2200      	movs	r2, #0
 800a628:	4607      	mov	r7, r0
 800a62a:	2300      	movs	r3, #0
 800a62c:	4620      	mov	r0, r4
 800a62e:	4629      	mov	r1, r5
 800a630:	f7f6 fa54 	bl	8000adc <__aeabi_dcmplt>
 800a634:	b140      	cbz	r0, 800a648 <_dtoa_r+0x168>
 800a636:	4638      	mov	r0, r7
 800a638:	f7f5 ff74 	bl	8000524 <__aeabi_i2d>
 800a63c:	4622      	mov	r2, r4
 800a63e:	462b      	mov	r3, r5
 800a640:	f7f6 fa42 	bl	8000ac8 <__aeabi_dcmpeq>
 800a644:	b900      	cbnz	r0, 800a648 <_dtoa_r+0x168>
 800a646:	3f01      	subs	r7, #1
 800a648:	2f16      	cmp	r7, #22
 800a64a:	d852      	bhi.n	800a6f2 <_dtoa_r+0x212>
 800a64c:	4b5d      	ldr	r3, [pc, #372]	@ (800a7c4 <_dtoa_r+0x2e4>)
 800a64e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a656:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a65a:	f7f6 fa3f 	bl	8000adc <__aeabi_dcmplt>
 800a65e:	2800      	cmp	r0, #0
 800a660:	d049      	beq.n	800a6f6 <_dtoa_r+0x216>
 800a662:	3f01      	subs	r7, #1
 800a664:	2300      	movs	r3, #0
 800a666:	9310      	str	r3, [sp, #64]	@ 0x40
 800a668:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a66a:	1b9b      	subs	r3, r3, r6
 800a66c:	1e5a      	subs	r2, r3, #1
 800a66e:	bf45      	ittet	mi
 800a670:	f1c3 0301 	rsbmi	r3, r3, #1
 800a674:	9300      	strmi	r3, [sp, #0]
 800a676:	2300      	movpl	r3, #0
 800a678:	2300      	movmi	r3, #0
 800a67a:	9206      	str	r2, [sp, #24]
 800a67c:	bf54      	ite	pl
 800a67e:	9300      	strpl	r3, [sp, #0]
 800a680:	9306      	strmi	r3, [sp, #24]
 800a682:	2f00      	cmp	r7, #0
 800a684:	db39      	blt.n	800a6fa <_dtoa_r+0x21a>
 800a686:	9b06      	ldr	r3, [sp, #24]
 800a688:	970d      	str	r7, [sp, #52]	@ 0x34
 800a68a:	443b      	add	r3, r7
 800a68c:	9306      	str	r3, [sp, #24]
 800a68e:	2300      	movs	r3, #0
 800a690:	9308      	str	r3, [sp, #32]
 800a692:	9b07      	ldr	r3, [sp, #28]
 800a694:	2b09      	cmp	r3, #9
 800a696:	d863      	bhi.n	800a760 <_dtoa_r+0x280>
 800a698:	2b05      	cmp	r3, #5
 800a69a:	bfc4      	itt	gt
 800a69c:	3b04      	subgt	r3, #4
 800a69e:	9307      	strgt	r3, [sp, #28]
 800a6a0:	9b07      	ldr	r3, [sp, #28]
 800a6a2:	f1a3 0302 	sub.w	r3, r3, #2
 800a6a6:	bfcc      	ite	gt
 800a6a8:	2400      	movgt	r4, #0
 800a6aa:	2401      	movle	r4, #1
 800a6ac:	2b03      	cmp	r3, #3
 800a6ae:	d863      	bhi.n	800a778 <_dtoa_r+0x298>
 800a6b0:	e8df f003 	tbb	[pc, r3]
 800a6b4:	2b375452 	.word	0x2b375452
 800a6b8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a6bc:	441e      	add	r6, r3
 800a6be:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a6c2:	2b20      	cmp	r3, #32
 800a6c4:	bfc1      	itttt	gt
 800a6c6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a6ca:	409f      	lslgt	r7, r3
 800a6cc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a6d0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a6d4:	bfd6      	itet	le
 800a6d6:	f1c3 0320 	rsble	r3, r3, #32
 800a6da:	ea47 0003 	orrgt.w	r0, r7, r3
 800a6de:	fa04 f003 	lslle.w	r0, r4, r3
 800a6e2:	f7f5 ff0f 	bl	8000504 <__aeabi_ui2d>
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a6ec:	3e01      	subs	r6, #1
 800a6ee:	9212      	str	r2, [sp, #72]	@ 0x48
 800a6f0:	e776      	b.n	800a5e0 <_dtoa_r+0x100>
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	e7b7      	b.n	800a666 <_dtoa_r+0x186>
 800a6f6:	9010      	str	r0, [sp, #64]	@ 0x40
 800a6f8:	e7b6      	b.n	800a668 <_dtoa_r+0x188>
 800a6fa:	9b00      	ldr	r3, [sp, #0]
 800a6fc:	1bdb      	subs	r3, r3, r7
 800a6fe:	9300      	str	r3, [sp, #0]
 800a700:	427b      	negs	r3, r7
 800a702:	9308      	str	r3, [sp, #32]
 800a704:	2300      	movs	r3, #0
 800a706:	930d      	str	r3, [sp, #52]	@ 0x34
 800a708:	e7c3      	b.n	800a692 <_dtoa_r+0x1b2>
 800a70a:	2301      	movs	r3, #1
 800a70c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a70e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a710:	eb07 0b03 	add.w	fp, r7, r3
 800a714:	f10b 0301 	add.w	r3, fp, #1
 800a718:	2b01      	cmp	r3, #1
 800a71a:	9303      	str	r3, [sp, #12]
 800a71c:	bfb8      	it	lt
 800a71e:	2301      	movlt	r3, #1
 800a720:	e006      	b.n	800a730 <_dtoa_r+0x250>
 800a722:	2301      	movs	r3, #1
 800a724:	9309      	str	r3, [sp, #36]	@ 0x24
 800a726:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a728:	2b00      	cmp	r3, #0
 800a72a:	dd28      	ble.n	800a77e <_dtoa_r+0x29e>
 800a72c:	469b      	mov	fp, r3
 800a72e:	9303      	str	r3, [sp, #12]
 800a730:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a734:	2100      	movs	r1, #0
 800a736:	2204      	movs	r2, #4
 800a738:	f102 0514 	add.w	r5, r2, #20
 800a73c:	429d      	cmp	r5, r3
 800a73e:	d926      	bls.n	800a78e <_dtoa_r+0x2ae>
 800a740:	6041      	str	r1, [r0, #4]
 800a742:	4648      	mov	r0, r9
 800a744:	f001 f8e8 	bl	800b918 <_Balloc>
 800a748:	4682      	mov	sl, r0
 800a74a:	2800      	cmp	r0, #0
 800a74c:	d142      	bne.n	800a7d4 <_dtoa_r+0x2f4>
 800a74e:	4b1e      	ldr	r3, [pc, #120]	@ (800a7c8 <_dtoa_r+0x2e8>)
 800a750:	4602      	mov	r2, r0
 800a752:	f240 11af 	movw	r1, #431	@ 0x1af
 800a756:	e6da      	b.n	800a50e <_dtoa_r+0x2e>
 800a758:	2300      	movs	r3, #0
 800a75a:	e7e3      	b.n	800a724 <_dtoa_r+0x244>
 800a75c:	2300      	movs	r3, #0
 800a75e:	e7d5      	b.n	800a70c <_dtoa_r+0x22c>
 800a760:	2401      	movs	r4, #1
 800a762:	2300      	movs	r3, #0
 800a764:	9307      	str	r3, [sp, #28]
 800a766:	9409      	str	r4, [sp, #36]	@ 0x24
 800a768:	f04f 3bff 	mov.w	fp, #4294967295
 800a76c:	2200      	movs	r2, #0
 800a76e:	f8cd b00c 	str.w	fp, [sp, #12]
 800a772:	2312      	movs	r3, #18
 800a774:	920c      	str	r2, [sp, #48]	@ 0x30
 800a776:	e7db      	b.n	800a730 <_dtoa_r+0x250>
 800a778:	2301      	movs	r3, #1
 800a77a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a77c:	e7f4      	b.n	800a768 <_dtoa_r+0x288>
 800a77e:	f04f 0b01 	mov.w	fp, #1
 800a782:	f8cd b00c 	str.w	fp, [sp, #12]
 800a786:	465b      	mov	r3, fp
 800a788:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a78c:	e7d0      	b.n	800a730 <_dtoa_r+0x250>
 800a78e:	3101      	adds	r1, #1
 800a790:	0052      	lsls	r2, r2, #1
 800a792:	e7d1      	b.n	800a738 <_dtoa_r+0x258>
 800a794:	f3af 8000 	nop.w
 800a798:	636f4361 	.word	0x636f4361
 800a79c:	3fd287a7 	.word	0x3fd287a7
 800a7a0:	8b60c8b3 	.word	0x8b60c8b3
 800a7a4:	3fc68a28 	.word	0x3fc68a28
 800a7a8:	509f79fb 	.word	0x509f79fb
 800a7ac:	3fd34413 	.word	0x3fd34413
 800a7b0:	0800d06b 	.word	0x0800d06b
 800a7b4:	0800d082 	.word	0x0800d082
 800a7b8:	7ff00000 	.word	0x7ff00000
 800a7bc:	0800d033 	.word	0x0800d033
 800a7c0:	3ff80000 	.word	0x3ff80000
 800a7c4:	0800d380 	.word	0x0800d380
 800a7c8:	0800d0da 	.word	0x0800d0da
 800a7cc:	0800d067 	.word	0x0800d067
 800a7d0:	0800d032 	.word	0x0800d032
 800a7d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a7d8:	6018      	str	r0, [r3, #0]
 800a7da:	9b03      	ldr	r3, [sp, #12]
 800a7dc:	2b0e      	cmp	r3, #14
 800a7de:	f200 80a1 	bhi.w	800a924 <_dtoa_r+0x444>
 800a7e2:	2c00      	cmp	r4, #0
 800a7e4:	f000 809e 	beq.w	800a924 <_dtoa_r+0x444>
 800a7e8:	2f00      	cmp	r7, #0
 800a7ea:	dd33      	ble.n	800a854 <_dtoa_r+0x374>
 800a7ec:	4b9c      	ldr	r3, [pc, #624]	@ (800aa60 <_dtoa_r+0x580>)
 800a7ee:	f007 020f 	and.w	r2, r7, #15
 800a7f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7f6:	ed93 7b00 	vldr	d7, [r3]
 800a7fa:	05f8      	lsls	r0, r7, #23
 800a7fc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a800:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a804:	d516      	bpl.n	800a834 <_dtoa_r+0x354>
 800a806:	4b97      	ldr	r3, [pc, #604]	@ (800aa64 <_dtoa_r+0x584>)
 800a808:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a80c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a810:	f7f6 f81c 	bl	800084c <__aeabi_ddiv>
 800a814:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a818:	f004 040f 	and.w	r4, r4, #15
 800a81c:	2603      	movs	r6, #3
 800a81e:	4d91      	ldr	r5, [pc, #580]	@ (800aa64 <_dtoa_r+0x584>)
 800a820:	b954      	cbnz	r4, 800a838 <_dtoa_r+0x358>
 800a822:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a826:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a82a:	f7f6 f80f 	bl	800084c <__aeabi_ddiv>
 800a82e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a832:	e028      	b.n	800a886 <_dtoa_r+0x3a6>
 800a834:	2602      	movs	r6, #2
 800a836:	e7f2      	b.n	800a81e <_dtoa_r+0x33e>
 800a838:	07e1      	lsls	r1, r4, #31
 800a83a:	d508      	bpl.n	800a84e <_dtoa_r+0x36e>
 800a83c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a840:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a844:	f7f5 fed8 	bl	80005f8 <__aeabi_dmul>
 800a848:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a84c:	3601      	adds	r6, #1
 800a84e:	1064      	asrs	r4, r4, #1
 800a850:	3508      	adds	r5, #8
 800a852:	e7e5      	b.n	800a820 <_dtoa_r+0x340>
 800a854:	f000 80af 	beq.w	800a9b6 <_dtoa_r+0x4d6>
 800a858:	427c      	negs	r4, r7
 800a85a:	4b81      	ldr	r3, [pc, #516]	@ (800aa60 <_dtoa_r+0x580>)
 800a85c:	4d81      	ldr	r5, [pc, #516]	@ (800aa64 <_dtoa_r+0x584>)
 800a85e:	f004 020f 	and.w	r2, r4, #15
 800a862:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a86a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a86e:	f7f5 fec3 	bl	80005f8 <__aeabi_dmul>
 800a872:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a876:	1124      	asrs	r4, r4, #4
 800a878:	2300      	movs	r3, #0
 800a87a:	2602      	movs	r6, #2
 800a87c:	2c00      	cmp	r4, #0
 800a87e:	f040 808f 	bne.w	800a9a0 <_dtoa_r+0x4c0>
 800a882:	2b00      	cmp	r3, #0
 800a884:	d1d3      	bne.n	800a82e <_dtoa_r+0x34e>
 800a886:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a888:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	f000 8094 	beq.w	800a9ba <_dtoa_r+0x4da>
 800a892:	4b75      	ldr	r3, [pc, #468]	@ (800aa68 <_dtoa_r+0x588>)
 800a894:	2200      	movs	r2, #0
 800a896:	4620      	mov	r0, r4
 800a898:	4629      	mov	r1, r5
 800a89a:	f7f6 f91f 	bl	8000adc <__aeabi_dcmplt>
 800a89e:	2800      	cmp	r0, #0
 800a8a0:	f000 808b 	beq.w	800a9ba <_dtoa_r+0x4da>
 800a8a4:	9b03      	ldr	r3, [sp, #12]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	f000 8087 	beq.w	800a9ba <_dtoa_r+0x4da>
 800a8ac:	f1bb 0f00 	cmp.w	fp, #0
 800a8b0:	dd34      	ble.n	800a91c <_dtoa_r+0x43c>
 800a8b2:	4620      	mov	r0, r4
 800a8b4:	4b6d      	ldr	r3, [pc, #436]	@ (800aa6c <_dtoa_r+0x58c>)
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	4629      	mov	r1, r5
 800a8ba:	f7f5 fe9d 	bl	80005f8 <__aeabi_dmul>
 800a8be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8c2:	f107 38ff 	add.w	r8, r7, #4294967295
 800a8c6:	3601      	adds	r6, #1
 800a8c8:	465c      	mov	r4, fp
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	f7f5 fe2a 	bl	8000524 <__aeabi_i2d>
 800a8d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8d4:	f7f5 fe90 	bl	80005f8 <__aeabi_dmul>
 800a8d8:	4b65      	ldr	r3, [pc, #404]	@ (800aa70 <_dtoa_r+0x590>)
 800a8da:	2200      	movs	r2, #0
 800a8dc:	f7f5 fcd6 	bl	800028c <__adddf3>
 800a8e0:	4605      	mov	r5, r0
 800a8e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a8e6:	2c00      	cmp	r4, #0
 800a8e8:	d16a      	bne.n	800a9c0 <_dtoa_r+0x4e0>
 800a8ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8ee:	4b61      	ldr	r3, [pc, #388]	@ (800aa74 <_dtoa_r+0x594>)
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	f7f5 fcc9 	bl	8000288 <__aeabi_dsub>
 800a8f6:	4602      	mov	r2, r0
 800a8f8:	460b      	mov	r3, r1
 800a8fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a8fe:	462a      	mov	r2, r5
 800a900:	4633      	mov	r3, r6
 800a902:	f7f6 f909 	bl	8000b18 <__aeabi_dcmpgt>
 800a906:	2800      	cmp	r0, #0
 800a908:	f040 8298 	bne.w	800ae3c <_dtoa_r+0x95c>
 800a90c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a910:	462a      	mov	r2, r5
 800a912:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a916:	f7f6 f8e1 	bl	8000adc <__aeabi_dcmplt>
 800a91a:	bb38      	cbnz	r0, 800a96c <_dtoa_r+0x48c>
 800a91c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a920:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a924:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a926:	2b00      	cmp	r3, #0
 800a928:	f2c0 8157 	blt.w	800abda <_dtoa_r+0x6fa>
 800a92c:	2f0e      	cmp	r7, #14
 800a92e:	f300 8154 	bgt.w	800abda <_dtoa_r+0x6fa>
 800a932:	4b4b      	ldr	r3, [pc, #300]	@ (800aa60 <_dtoa_r+0x580>)
 800a934:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a938:	ed93 7b00 	vldr	d7, [r3]
 800a93c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a93e:	2b00      	cmp	r3, #0
 800a940:	ed8d 7b00 	vstr	d7, [sp]
 800a944:	f280 80e5 	bge.w	800ab12 <_dtoa_r+0x632>
 800a948:	9b03      	ldr	r3, [sp, #12]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	f300 80e1 	bgt.w	800ab12 <_dtoa_r+0x632>
 800a950:	d10c      	bne.n	800a96c <_dtoa_r+0x48c>
 800a952:	4b48      	ldr	r3, [pc, #288]	@ (800aa74 <_dtoa_r+0x594>)
 800a954:	2200      	movs	r2, #0
 800a956:	ec51 0b17 	vmov	r0, r1, d7
 800a95a:	f7f5 fe4d 	bl	80005f8 <__aeabi_dmul>
 800a95e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a962:	f7f6 f8cf 	bl	8000b04 <__aeabi_dcmpge>
 800a966:	2800      	cmp	r0, #0
 800a968:	f000 8266 	beq.w	800ae38 <_dtoa_r+0x958>
 800a96c:	2400      	movs	r4, #0
 800a96e:	4625      	mov	r5, r4
 800a970:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a972:	4656      	mov	r6, sl
 800a974:	ea6f 0803 	mvn.w	r8, r3
 800a978:	2700      	movs	r7, #0
 800a97a:	4621      	mov	r1, r4
 800a97c:	4648      	mov	r0, r9
 800a97e:	f001 f80b 	bl	800b998 <_Bfree>
 800a982:	2d00      	cmp	r5, #0
 800a984:	f000 80bd 	beq.w	800ab02 <_dtoa_r+0x622>
 800a988:	b12f      	cbz	r7, 800a996 <_dtoa_r+0x4b6>
 800a98a:	42af      	cmp	r7, r5
 800a98c:	d003      	beq.n	800a996 <_dtoa_r+0x4b6>
 800a98e:	4639      	mov	r1, r7
 800a990:	4648      	mov	r0, r9
 800a992:	f001 f801 	bl	800b998 <_Bfree>
 800a996:	4629      	mov	r1, r5
 800a998:	4648      	mov	r0, r9
 800a99a:	f000 fffd 	bl	800b998 <_Bfree>
 800a99e:	e0b0      	b.n	800ab02 <_dtoa_r+0x622>
 800a9a0:	07e2      	lsls	r2, r4, #31
 800a9a2:	d505      	bpl.n	800a9b0 <_dtoa_r+0x4d0>
 800a9a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a9a8:	f7f5 fe26 	bl	80005f8 <__aeabi_dmul>
 800a9ac:	3601      	adds	r6, #1
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	1064      	asrs	r4, r4, #1
 800a9b2:	3508      	adds	r5, #8
 800a9b4:	e762      	b.n	800a87c <_dtoa_r+0x39c>
 800a9b6:	2602      	movs	r6, #2
 800a9b8:	e765      	b.n	800a886 <_dtoa_r+0x3a6>
 800a9ba:	9c03      	ldr	r4, [sp, #12]
 800a9bc:	46b8      	mov	r8, r7
 800a9be:	e784      	b.n	800a8ca <_dtoa_r+0x3ea>
 800a9c0:	4b27      	ldr	r3, [pc, #156]	@ (800aa60 <_dtoa_r+0x580>)
 800a9c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a9c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a9c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a9cc:	4454      	add	r4, sl
 800a9ce:	2900      	cmp	r1, #0
 800a9d0:	d054      	beq.n	800aa7c <_dtoa_r+0x59c>
 800a9d2:	4929      	ldr	r1, [pc, #164]	@ (800aa78 <_dtoa_r+0x598>)
 800a9d4:	2000      	movs	r0, #0
 800a9d6:	f7f5 ff39 	bl	800084c <__aeabi_ddiv>
 800a9da:	4633      	mov	r3, r6
 800a9dc:	462a      	mov	r2, r5
 800a9de:	f7f5 fc53 	bl	8000288 <__aeabi_dsub>
 800a9e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a9e6:	4656      	mov	r6, sl
 800a9e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9ec:	f7f6 f8b4 	bl	8000b58 <__aeabi_d2iz>
 800a9f0:	4605      	mov	r5, r0
 800a9f2:	f7f5 fd97 	bl	8000524 <__aeabi_i2d>
 800a9f6:	4602      	mov	r2, r0
 800a9f8:	460b      	mov	r3, r1
 800a9fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9fe:	f7f5 fc43 	bl	8000288 <__aeabi_dsub>
 800aa02:	3530      	adds	r5, #48	@ 0x30
 800aa04:	4602      	mov	r2, r0
 800aa06:	460b      	mov	r3, r1
 800aa08:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa0c:	f806 5b01 	strb.w	r5, [r6], #1
 800aa10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa14:	f7f6 f862 	bl	8000adc <__aeabi_dcmplt>
 800aa18:	2800      	cmp	r0, #0
 800aa1a:	d172      	bne.n	800ab02 <_dtoa_r+0x622>
 800aa1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa20:	4911      	ldr	r1, [pc, #68]	@ (800aa68 <_dtoa_r+0x588>)
 800aa22:	2000      	movs	r0, #0
 800aa24:	f7f5 fc30 	bl	8000288 <__aeabi_dsub>
 800aa28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa2c:	f7f6 f856 	bl	8000adc <__aeabi_dcmplt>
 800aa30:	2800      	cmp	r0, #0
 800aa32:	f040 80b4 	bne.w	800ab9e <_dtoa_r+0x6be>
 800aa36:	42a6      	cmp	r6, r4
 800aa38:	f43f af70 	beq.w	800a91c <_dtoa_r+0x43c>
 800aa3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa40:	4b0a      	ldr	r3, [pc, #40]	@ (800aa6c <_dtoa_r+0x58c>)
 800aa42:	2200      	movs	r2, #0
 800aa44:	f7f5 fdd8 	bl	80005f8 <__aeabi_dmul>
 800aa48:	4b08      	ldr	r3, [pc, #32]	@ (800aa6c <_dtoa_r+0x58c>)
 800aa4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa4e:	2200      	movs	r2, #0
 800aa50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa54:	f7f5 fdd0 	bl	80005f8 <__aeabi_dmul>
 800aa58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa5c:	e7c4      	b.n	800a9e8 <_dtoa_r+0x508>
 800aa5e:	bf00      	nop
 800aa60:	0800d380 	.word	0x0800d380
 800aa64:	0800d358 	.word	0x0800d358
 800aa68:	3ff00000 	.word	0x3ff00000
 800aa6c:	40240000 	.word	0x40240000
 800aa70:	401c0000 	.word	0x401c0000
 800aa74:	40140000 	.word	0x40140000
 800aa78:	3fe00000 	.word	0x3fe00000
 800aa7c:	4631      	mov	r1, r6
 800aa7e:	4628      	mov	r0, r5
 800aa80:	f7f5 fdba 	bl	80005f8 <__aeabi_dmul>
 800aa84:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa88:	9413      	str	r4, [sp, #76]	@ 0x4c
 800aa8a:	4656      	mov	r6, sl
 800aa8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa90:	f7f6 f862 	bl	8000b58 <__aeabi_d2iz>
 800aa94:	4605      	mov	r5, r0
 800aa96:	f7f5 fd45 	bl	8000524 <__aeabi_i2d>
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaa2:	f7f5 fbf1 	bl	8000288 <__aeabi_dsub>
 800aaa6:	3530      	adds	r5, #48	@ 0x30
 800aaa8:	f806 5b01 	strb.w	r5, [r6], #1
 800aaac:	4602      	mov	r2, r0
 800aaae:	460b      	mov	r3, r1
 800aab0:	42a6      	cmp	r6, r4
 800aab2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aab6:	f04f 0200 	mov.w	r2, #0
 800aaba:	d124      	bne.n	800ab06 <_dtoa_r+0x626>
 800aabc:	4baf      	ldr	r3, [pc, #700]	@ (800ad7c <_dtoa_r+0x89c>)
 800aabe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aac2:	f7f5 fbe3 	bl	800028c <__adddf3>
 800aac6:	4602      	mov	r2, r0
 800aac8:	460b      	mov	r3, r1
 800aaca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aace:	f7f6 f823 	bl	8000b18 <__aeabi_dcmpgt>
 800aad2:	2800      	cmp	r0, #0
 800aad4:	d163      	bne.n	800ab9e <_dtoa_r+0x6be>
 800aad6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aada:	49a8      	ldr	r1, [pc, #672]	@ (800ad7c <_dtoa_r+0x89c>)
 800aadc:	2000      	movs	r0, #0
 800aade:	f7f5 fbd3 	bl	8000288 <__aeabi_dsub>
 800aae2:	4602      	mov	r2, r0
 800aae4:	460b      	mov	r3, r1
 800aae6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaea:	f7f5 fff7 	bl	8000adc <__aeabi_dcmplt>
 800aaee:	2800      	cmp	r0, #0
 800aaf0:	f43f af14 	beq.w	800a91c <_dtoa_r+0x43c>
 800aaf4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800aaf6:	1e73      	subs	r3, r6, #1
 800aaf8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aafa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aafe:	2b30      	cmp	r3, #48	@ 0x30
 800ab00:	d0f8      	beq.n	800aaf4 <_dtoa_r+0x614>
 800ab02:	4647      	mov	r7, r8
 800ab04:	e03b      	b.n	800ab7e <_dtoa_r+0x69e>
 800ab06:	4b9e      	ldr	r3, [pc, #632]	@ (800ad80 <_dtoa_r+0x8a0>)
 800ab08:	f7f5 fd76 	bl	80005f8 <__aeabi_dmul>
 800ab0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab10:	e7bc      	b.n	800aa8c <_dtoa_r+0x5ac>
 800ab12:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ab16:	4656      	mov	r6, sl
 800ab18:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab1c:	4620      	mov	r0, r4
 800ab1e:	4629      	mov	r1, r5
 800ab20:	f7f5 fe94 	bl	800084c <__aeabi_ddiv>
 800ab24:	f7f6 f818 	bl	8000b58 <__aeabi_d2iz>
 800ab28:	4680      	mov	r8, r0
 800ab2a:	f7f5 fcfb 	bl	8000524 <__aeabi_i2d>
 800ab2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab32:	f7f5 fd61 	bl	80005f8 <__aeabi_dmul>
 800ab36:	4602      	mov	r2, r0
 800ab38:	460b      	mov	r3, r1
 800ab3a:	4620      	mov	r0, r4
 800ab3c:	4629      	mov	r1, r5
 800ab3e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab42:	f7f5 fba1 	bl	8000288 <__aeabi_dsub>
 800ab46:	f806 4b01 	strb.w	r4, [r6], #1
 800ab4a:	9d03      	ldr	r5, [sp, #12]
 800ab4c:	eba6 040a 	sub.w	r4, r6, sl
 800ab50:	42a5      	cmp	r5, r4
 800ab52:	4602      	mov	r2, r0
 800ab54:	460b      	mov	r3, r1
 800ab56:	d133      	bne.n	800abc0 <_dtoa_r+0x6e0>
 800ab58:	f7f5 fb98 	bl	800028c <__adddf3>
 800ab5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab60:	4604      	mov	r4, r0
 800ab62:	460d      	mov	r5, r1
 800ab64:	f7f5 ffd8 	bl	8000b18 <__aeabi_dcmpgt>
 800ab68:	b9c0      	cbnz	r0, 800ab9c <_dtoa_r+0x6bc>
 800ab6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab6e:	4620      	mov	r0, r4
 800ab70:	4629      	mov	r1, r5
 800ab72:	f7f5 ffa9 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab76:	b110      	cbz	r0, 800ab7e <_dtoa_r+0x69e>
 800ab78:	f018 0f01 	tst.w	r8, #1
 800ab7c:	d10e      	bne.n	800ab9c <_dtoa_r+0x6bc>
 800ab7e:	9902      	ldr	r1, [sp, #8]
 800ab80:	4648      	mov	r0, r9
 800ab82:	f000 ff09 	bl	800b998 <_Bfree>
 800ab86:	2300      	movs	r3, #0
 800ab88:	7033      	strb	r3, [r6, #0]
 800ab8a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ab8c:	3701      	adds	r7, #1
 800ab8e:	601f      	str	r7, [r3, #0]
 800ab90:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	f000 824b 	beq.w	800b02e <_dtoa_r+0xb4e>
 800ab98:	601e      	str	r6, [r3, #0]
 800ab9a:	e248      	b.n	800b02e <_dtoa_r+0xb4e>
 800ab9c:	46b8      	mov	r8, r7
 800ab9e:	4633      	mov	r3, r6
 800aba0:	461e      	mov	r6, r3
 800aba2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aba6:	2a39      	cmp	r2, #57	@ 0x39
 800aba8:	d106      	bne.n	800abb8 <_dtoa_r+0x6d8>
 800abaa:	459a      	cmp	sl, r3
 800abac:	d1f8      	bne.n	800aba0 <_dtoa_r+0x6c0>
 800abae:	2230      	movs	r2, #48	@ 0x30
 800abb0:	f108 0801 	add.w	r8, r8, #1
 800abb4:	f88a 2000 	strb.w	r2, [sl]
 800abb8:	781a      	ldrb	r2, [r3, #0]
 800abba:	3201      	adds	r2, #1
 800abbc:	701a      	strb	r2, [r3, #0]
 800abbe:	e7a0      	b.n	800ab02 <_dtoa_r+0x622>
 800abc0:	4b6f      	ldr	r3, [pc, #444]	@ (800ad80 <_dtoa_r+0x8a0>)
 800abc2:	2200      	movs	r2, #0
 800abc4:	f7f5 fd18 	bl	80005f8 <__aeabi_dmul>
 800abc8:	2200      	movs	r2, #0
 800abca:	2300      	movs	r3, #0
 800abcc:	4604      	mov	r4, r0
 800abce:	460d      	mov	r5, r1
 800abd0:	f7f5 ff7a 	bl	8000ac8 <__aeabi_dcmpeq>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	d09f      	beq.n	800ab18 <_dtoa_r+0x638>
 800abd8:	e7d1      	b.n	800ab7e <_dtoa_r+0x69e>
 800abda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abdc:	2a00      	cmp	r2, #0
 800abde:	f000 80ea 	beq.w	800adb6 <_dtoa_r+0x8d6>
 800abe2:	9a07      	ldr	r2, [sp, #28]
 800abe4:	2a01      	cmp	r2, #1
 800abe6:	f300 80cd 	bgt.w	800ad84 <_dtoa_r+0x8a4>
 800abea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800abec:	2a00      	cmp	r2, #0
 800abee:	f000 80c1 	beq.w	800ad74 <_dtoa_r+0x894>
 800abf2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800abf6:	9c08      	ldr	r4, [sp, #32]
 800abf8:	9e00      	ldr	r6, [sp, #0]
 800abfa:	9a00      	ldr	r2, [sp, #0]
 800abfc:	441a      	add	r2, r3
 800abfe:	9200      	str	r2, [sp, #0]
 800ac00:	9a06      	ldr	r2, [sp, #24]
 800ac02:	2101      	movs	r1, #1
 800ac04:	441a      	add	r2, r3
 800ac06:	4648      	mov	r0, r9
 800ac08:	9206      	str	r2, [sp, #24]
 800ac0a:	f000 ffc3 	bl	800bb94 <__i2b>
 800ac0e:	4605      	mov	r5, r0
 800ac10:	b166      	cbz	r6, 800ac2c <_dtoa_r+0x74c>
 800ac12:	9b06      	ldr	r3, [sp, #24]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	dd09      	ble.n	800ac2c <_dtoa_r+0x74c>
 800ac18:	42b3      	cmp	r3, r6
 800ac1a:	9a00      	ldr	r2, [sp, #0]
 800ac1c:	bfa8      	it	ge
 800ac1e:	4633      	movge	r3, r6
 800ac20:	1ad2      	subs	r2, r2, r3
 800ac22:	9200      	str	r2, [sp, #0]
 800ac24:	9a06      	ldr	r2, [sp, #24]
 800ac26:	1af6      	subs	r6, r6, r3
 800ac28:	1ad3      	subs	r3, r2, r3
 800ac2a:	9306      	str	r3, [sp, #24]
 800ac2c:	9b08      	ldr	r3, [sp, #32]
 800ac2e:	b30b      	cbz	r3, 800ac74 <_dtoa_r+0x794>
 800ac30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	f000 80c6 	beq.w	800adc4 <_dtoa_r+0x8e4>
 800ac38:	2c00      	cmp	r4, #0
 800ac3a:	f000 80c0 	beq.w	800adbe <_dtoa_r+0x8de>
 800ac3e:	4629      	mov	r1, r5
 800ac40:	4622      	mov	r2, r4
 800ac42:	4648      	mov	r0, r9
 800ac44:	f001 f85e 	bl	800bd04 <__pow5mult>
 800ac48:	9a02      	ldr	r2, [sp, #8]
 800ac4a:	4601      	mov	r1, r0
 800ac4c:	4605      	mov	r5, r0
 800ac4e:	4648      	mov	r0, r9
 800ac50:	f000 ffb6 	bl	800bbc0 <__multiply>
 800ac54:	9902      	ldr	r1, [sp, #8]
 800ac56:	4680      	mov	r8, r0
 800ac58:	4648      	mov	r0, r9
 800ac5a:	f000 fe9d 	bl	800b998 <_Bfree>
 800ac5e:	9b08      	ldr	r3, [sp, #32]
 800ac60:	1b1b      	subs	r3, r3, r4
 800ac62:	9308      	str	r3, [sp, #32]
 800ac64:	f000 80b1 	beq.w	800adca <_dtoa_r+0x8ea>
 800ac68:	9a08      	ldr	r2, [sp, #32]
 800ac6a:	4641      	mov	r1, r8
 800ac6c:	4648      	mov	r0, r9
 800ac6e:	f001 f849 	bl	800bd04 <__pow5mult>
 800ac72:	9002      	str	r0, [sp, #8]
 800ac74:	2101      	movs	r1, #1
 800ac76:	4648      	mov	r0, r9
 800ac78:	f000 ff8c 	bl	800bb94 <__i2b>
 800ac7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac7e:	4604      	mov	r4, r0
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	f000 81d8 	beq.w	800b036 <_dtoa_r+0xb56>
 800ac86:	461a      	mov	r2, r3
 800ac88:	4601      	mov	r1, r0
 800ac8a:	4648      	mov	r0, r9
 800ac8c:	f001 f83a 	bl	800bd04 <__pow5mult>
 800ac90:	9b07      	ldr	r3, [sp, #28]
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	4604      	mov	r4, r0
 800ac96:	f300 809f 	bgt.w	800add8 <_dtoa_r+0x8f8>
 800ac9a:	9b04      	ldr	r3, [sp, #16]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	f040 8097 	bne.w	800add0 <_dtoa_r+0x8f0>
 800aca2:	9b05      	ldr	r3, [sp, #20]
 800aca4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	f040 8093 	bne.w	800add4 <_dtoa_r+0x8f4>
 800acae:	9b05      	ldr	r3, [sp, #20]
 800acb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800acb4:	0d1b      	lsrs	r3, r3, #20
 800acb6:	051b      	lsls	r3, r3, #20
 800acb8:	b133      	cbz	r3, 800acc8 <_dtoa_r+0x7e8>
 800acba:	9b00      	ldr	r3, [sp, #0]
 800acbc:	3301      	adds	r3, #1
 800acbe:	9300      	str	r3, [sp, #0]
 800acc0:	9b06      	ldr	r3, [sp, #24]
 800acc2:	3301      	adds	r3, #1
 800acc4:	9306      	str	r3, [sp, #24]
 800acc6:	2301      	movs	r3, #1
 800acc8:	9308      	str	r3, [sp, #32]
 800acca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800accc:	2b00      	cmp	r3, #0
 800acce:	f000 81b8 	beq.w	800b042 <_dtoa_r+0xb62>
 800acd2:	6923      	ldr	r3, [r4, #16]
 800acd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800acd8:	6918      	ldr	r0, [r3, #16]
 800acda:	f000 ff0f 	bl	800bafc <__hi0bits>
 800acde:	f1c0 0020 	rsb	r0, r0, #32
 800ace2:	9b06      	ldr	r3, [sp, #24]
 800ace4:	4418      	add	r0, r3
 800ace6:	f010 001f 	ands.w	r0, r0, #31
 800acea:	f000 8082 	beq.w	800adf2 <_dtoa_r+0x912>
 800acee:	f1c0 0320 	rsb	r3, r0, #32
 800acf2:	2b04      	cmp	r3, #4
 800acf4:	dd73      	ble.n	800adde <_dtoa_r+0x8fe>
 800acf6:	9b00      	ldr	r3, [sp, #0]
 800acf8:	f1c0 001c 	rsb	r0, r0, #28
 800acfc:	4403      	add	r3, r0
 800acfe:	9300      	str	r3, [sp, #0]
 800ad00:	9b06      	ldr	r3, [sp, #24]
 800ad02:	4403      	add	r3, r0
 800ad04:	4406      	add	r6, r0
 800ad06:	9306      	str	r3, [sp, #24]
 800ad08:	9b00      	ldr	r3, [sp, #0]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	dd05      	ble.n	800ad1a <_dtoa_r+0x83a>
 800ad0e:	9902      	ldr	r1, [sp, #8]
 800ad10:	461a      	mov	r2, r3
 800ad12:	4648      	mov	r0, r9
 800ad14:	f001 f850 	bl	800bdb8 <__lshift>
 800ad18:	9002      	str	r0, [sp, #8]
 800ad1a:	9b06      	ldr	r3, [sp, #24]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	dd05      	ble.n	800ad2c <_dtoa_r+0x84c>
 800ad20:	4621      	mov	r1, r4
 800ad22:	461a      	mov	r2, r3
 800ad24:	4648      	mov	r0, r9
 800ad26:	f001 f847 	bl	800bdb8 <__lshift>
 800ad2a:	4604      	mov	r4, r0
 800ad2c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d061      	beq.n	800adf6 <_dtoa_r+0x916>
 800ad32:	9802      	ldr	r0, [sp, #8]
 800ad34:	4621      	mov	r1, r4
 800ad36:	f001 f8ab 	bl	800be90 <__mcmp>
 800ad3a:	2800      	cmp	r0, #0
 800ad3c:	da5b      	bge.n	800adf6 <_dtoa_r+0x916>
 800ad3e:	2300      	movs	r3, #0
 800ad40:	9902      	ldr	r1, [sp, #8]
 800ad42:	220a      	movs	r2, #10
 800ad44:	4648      	mov	r0, r9
 800ad46:	f000 fe49 	bl	800b9dc <__multadd>
 800ad4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad4c:	9002      	str	r0, [sp, #8]
 800ad4e:	f107 38ff 	add.w	r8, r7, #4294967295
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	f000 8177 	beq.w	800b046 <_dtoa_r+0xb66>
 800ad58:	4629      	mov	r1, r5
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	220a      	movs	r2, #10
 800ad5e:	4648      	mov	r0, r9
 800ad60:	f000 fe3c 	bl	800b9dc <__multadd>
 800ad64:	f1bb 0f00 	cmp.w	fp, #0
 800ad68:	4605      	mov	r5, r0
 800ad6a:	dc6f      	bgt.n	800ae4c <_dtoa_r+0x96c>
 800ad6c:	9b07      	ldr	r3, [sp, #28]
 800ad6e:	2b02      	cmp	r3, #2
 800ad70:	dc49      	bgt.n	800ae06 <_dtoa_r+0x926>
 800ad72:	e06b      	b.n	800ae4c <_dtoa_r+0x96c>
 800ad74:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ad76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ad7a:	e73c      	b.n	800abf6 <_dtoa_r+0x716>
 800ad7c:	3fe00000 	.word	0x3fe00000
 800ad80:	40240000 	.word	0x40240000
 800ad84:	9b03      	ldr	r3, [sp, #12]
 800ad86:	1e5c      	subs	r4, r3, #1
 800ad88:	9b08      	ldr	r3, [sp, #32]
 800ad8a:	42a3      	cmp	r3, r4
 800ad8c:	db09      	blt.n	800ada2 <_dtoa_r+0x8c2>
 800ad8e:	1b1c      	subs	r4, r3, r4
 800ad90:	9b03      	ldr	r3, [sp, #12]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	f6bf af30 	bge.w	800abf8 <_dtoa_r+0x718>
 800ad98:	9b00      	ldr	r3, [sp, #0]
 800ad9a:	9a03      	ldr	r2, [sp, #12]
 800ad9c:	1a9e      	subs	r6, r3, r2
 800ad9e:	2300      	movs	r3, #0
 800ada0:	e72b      	b.n	800abfa <_dtoa_r+0x71a>
 800ada2:	9b08      	ldr	r3, [sp, #32]
 800ada4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ada6:	9408      	str	r4, [sp, #32]
 800ada8:	1ae3      	subs	r3, r4, r3
 800adaa:	441a      	add	r2, r3
 800adac:	9e00      	ldr	r6, [sp, #0]
 800adae:	9b03      	ldr	r3, [sp, #12]
 800adb0:	920d      	str	r2, [sp, #52]	@ 0x34
 800adb2:	2400      	movs	r4, #0
 800adb4:	e721      	b.n	800abfa <_dtoa_r+0x71a>
 800adb6:	9c08      	ldr	r4, [sp, #32]
 800adb8:	9e00      	ldr	r6, [sp, #0]
 800adba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800adbc:	e728      	b.n	800ac10 <_dtoa_r+0x730>
 800adbe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800adc2:	e751      	b.n	800ac68 <_dtoa_r+0x788>
 800adc4:	9a08      	ldr	r2, [sp, #32]
 800adc6:	9902      	ldr	r1, [sp, #8]
 800adc8:	e750      	b.n	800ac6c <_dtoa_r+0x78c>
 800adca:	f8cd 8008 	str.w	r8, [sp, #8]
 800adce:	e751      	b.n	800ac74 <_dtoa_r+0x794>
 800add0:	2300      	movs	r3, #0
 800add2:	e779      	b.n	800acc8 <_dtoa_r+0x7e8>
 800add4:	9b04      	ldr	r3, [sp, #16]
 800add6:	e777      	b.n	800acc8 <_dtoa_r+0x7e8>
 800add8:	2300      	movs	r3, #0
 800adda:	9308      	str	r3, [sp, #32]
 800addc:	e779      	b.n	800acd2 <_dtoa_r+0x7f2>
 800adde:	d093      	beq.n	800ad08 <_dtoa_r+0x828>
 800ade0:	9a00      	ldr	r2, [sp, #0]
 800ade2:	331c      	adds	r3, #28
 800ade4:	441a      	add	r2, r3
 800ade6:	9200      	str	r2, [sp, #0]
 800ade8:	9a06      	ldr	r2, [sp, #24]
 800adea:	441a      	add	r2, r3
 800adec:	441e      	add	r6, r3
 800adee:	9206      	str	r2, [sp, #24]
 800adf0:	e78a      	b.n	800ad08 <_dtoa_r+0x828>
 800adf2:	4603      	mov	r3, r0
 800adf4:	e7f4      	b.n	800ade0 <_dtoa_r+0x900>
 800adf6:	9b03      	ldr	r3, [sp, #12]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	46b8      	mov	r8, r7
 800adfc:	dc20      	bgt.n	800ae40 <_dtoa_r+0x960>
 800adfe:	469b      	mov	fp, r3
 800ae00:	9b07      	ldr	r3, [sp, #28]
 800ae02:	2b02      	cmp	r3, #2
 800ae04:	dd1e      	ble.n	800ae44 <_dtoa_r+0x964>
 800ae06:	f1bb 0f00 	cmp.w	fp, #0
 800ae0a:	f47f adb1 	bne.w	800a970 <_dtoa_r+0x490>
 800ae0e:	4621      	mov	r1, r4
 800ae10:	465b      	mov	r3, fp
 800ae12:	2205      	movs	r2, #5
 800ae14:	4648      	mov	r0, r9
 800ae16:	f000 fde1 	bl	800b9dc <__multadd>
 800ae1a:	4601      	mov	r1, r0
 800ae1c:	4604      	mov	r4, r0
 800ae1e:	9802      	ldr	r0, [sp, #8]
 800ae20:	f001 f836 	bl	800be90 <__mcmp>
 800ae24:	2800      	cmp	r0, #0
 800ae26:	f77f ada3 	ble.w	800a970 <_dtoa_r+0x490>
 800ae2a:	4656      	mov	r6, sl
 800ae2c:	2331      	movs	r3, #49	@ 0x31
 800ae2e:	f806 3b01 	strb.w	r3, [r6], #1
 800ae32:	f108 0801 	add.w	r8, r8, #1
 800ae36:	e59f      	b.n	800a978 <_dtoa_r+0x498>
 800ae38:	9c03      	ldr	r4, [sp, #12]
 800ae3a:	46b8      	mov	r8, r7
 800ae3c:	4625      	mov	r5, r4
 800ae3e:	e7f4      	b.n	800ae2a <_dtoa_r+0x94a>
 800ae40:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ae44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	f000 8101 	beq.w	800b04e <_dtoa_r+0xb6e>
 800ae4c:	2e00      	cmp	r6, #0
 800ae4e:	dd05      	ble.n	800ae5c <_dtoa_r+0x97c>
 800ae50:	4629      	mov	r1, r5
 800ae52:	4632      	mov	r2, r6
 800ae54:	4648      	mov	r0, r9
 800ae56:	f000 ffaf 	bl	800bdb8 <__lshift>
 800ae5a:	4605      	mov	r5, r0
 800ae5c:	9b08      	ldr	r3, [sp, #32]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d05c      	beq.n	800af1c <_dtoa_r+0xa3c>
 800ae62:	6869      	ldr	r1, [r5, #4]
 800ae64:	4648      	mov	r0, r9
 800ae66:	f000 fd57 	bl	800b918 <_Balloc>
 800ae6a:	4606      	mov	r6, r0
 800ae6c:	b928      	cbnz	r0, 800ae7a <_dtoa_r+0x99a>
 800ae6e:	4b82      	ldr	r3, [pc, #520]	@ (800b078 <_dtoa_r+0xb98>)
 800ae70:	4602      	mov	r2, r0
 800ae72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ae76:	f7ff bb4a 	b.w	800a50e <_dtoa_r+0x2e>
 800ae7a:	692a      	ldr	r2, [r5, #16]
 800ae7c:	3202      	adds	r2, #2
 800ae7e:	0092      	lsls	r2, r2, #2
 800ae80:	f105 010c 	add.w	r1, r5, #12
 800ae84:	300c      	adds	r0, #12
 800ae86:	f7ff fa82 	bl	800a38e <memcpy>
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	4631      	mov	r1, r6
 800ae8e:	4648      	mov	r0, r9
 800ae90:	f000 ff92 	bl	800bdb8 <__lshift>
 800ae94:	f10a 0301 	add.w	r3, sl, #1
 800ae98:	9300      	str	r3, [sp, #0]
 800ae9a:	eb0a 030b 	add.w	r3, sl, fp
 800ae9e:	9308      	str	r3, [sp, #32]
 800aea0:	9b04      	ldr	r3, [sp, #16]
 800aea2:	f003 0301 	and.w	r3, r3, #1
 800aea6:	462f      	mov	r7, r5
 800aea8:	9306      	str	r3, [sp, #24]
 800aeaa:	4605      	mov	r5, r0
 800aeac:	9b00      	ldr	r3, [sp, #0]
 800aeae:	9802      	ldr	r0, [sp, #8]
 800aeb0:	4621      	mov	r1, r4
 800aeb2:	f103 3bff 	add.w	fp, r3, #4294967295
 800aeb6:	f7ff fa89 	bl	800a3cc <quorem>
 800aeba:	4603      	mov	r3, r0
 800aebc:	3330      	adds	r3, #48	@ 0x30
 800aebe:	9003      	str	r0, [sp, #12]
 800aec0:	4639      	mov	r1, r7
 800aec2:	9802      	ldr	r0, [sp, #8]
 800aec4:	9309      	str	r3, [sp, #36]	@ 0x24
 800aec6:	f000 ffe3 	bl	800be90 <__mcmp>
 800aeca:	462a      	mov	r2, r5
 800aecc:	9004      	str	r0, [sp, #16]
 800aece:	4621      	mov	r1, r4
 800aed0:	4648      	mov	r0, r9
 800aed2:	f000 fff9 	bl	800bec8 <__mdiff>
 800aed6:	68c2      	ldr	r2, [r0, #12]
 800aed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeda:	4606      	mov	r6, r0
 800aedc:	bb02      	cbnz	r2, 800af20 <_dtoa_r+0xa40>
 800aede:	4601      	mov	r1, r0
 800aee0:	9802      	ldr	r0, [sp, #8]
 800aee2:	f000 ffd5 	bl	800be90 <__mcmp>
 800aee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aee8:	4602      	mov	r2, r0
 800aeea:	4631      	mov	r1, r6
 800aeec:	4648      	mov	r0, r9
 800aeee:	920c      	str	r2, [sp, #48]	@ 0x30
 800aef0:	9309      	str	r3, [sp, #36]	@ 0x24
 800aef2:	f000 fd51 	bl	800b998 <_Bfree>
 800aef6:	9b07      	ldr	r3, [sp, #28]
 800aef8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aefa:	9e00      	ldr	r6, [sp, #0]
 800aefc:	ea42 0103 	orr.w	r1, r2, r3
 800af00:	9b06      	ldr	r3, [sp, #24]
 800af02:	4319      	orrs	r1, r3
 800af04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af06:	d10d      	bne.n	800af24 <_dtoa_r+0xa44>
 800af08:	2b39      	cmp	r3, #57	@ 0x39
 800af0a:	d027      	beq.n	800af5c <_dtoa_r+0xa7c>
 800af0c:	9a04      	ldr	r2, [sp, #16]
 800af0e:	2a00      	cmp	r2, #0
 800af10:	dd01      	ble.n	800af16 <_dtoa_r+0xa36>
 800af12:	9b03      	ldr	r3, [sp, #12]
 800af14:	3331      	adds	r3, #49	@ 0x31
 800af16:	f88b 3000 	strb.w	r3, [fp]
 800af1a:	e52e      	b.n	800a97a <_dtoa_r+0x49a>
 800af1c:	4628      	mov	r0, r5
 800af1e:	e7b9      	b.n	800ae94 <_dtoa_r+0x9b4>
 800af20:	2201      	movs	r2, #1
 800af22:	e7e2      	b.n	800aeea <_dtoa_r+0xa0a>
 800af24:	9904      	ldr	r1, [sp, #16]
 800af26:	2900      	cmp	r1, #0
 800af28:	db04      	blt.n	800af34 <_dtoa_r+0xa54>
 800af2a:	9807      	ldr	r0, [sp, #28]
 800af2c:	4301      	orrs	r1, r0
 800af2e:	9806      	ldr	r0, [sp, #24]
 800af30:	4301      	orrs	r1, r0
 800af32:	d120      	bne.n	800af76 <_dtoa_r+0xa96>
 800af34:	2a00      	cmp	r2, #0
 800af36:	ddee      	ble.n	800af16 <_dtoa_r+0xa36>
 800af38:	9902      	ldr	r1, [sp, #8]
 800af3a:	9300      	str	r3, [sp, #0]
 800af3c:	2201      	movs	r2, #1
 800af3e:	4648      	mov	r0, r9
 800af40:	f000 ff3a 	bl	800bdb8 <__lshift>
 800af44:	4621      	mov	r1, r4
 800af46:	9002      	str	r0, [sp, #8]
 800af48:	f000 ffa2 	bl	800be90 <__mcmp>
 800af4c:	2800      	cmp	r0, #0
 800af4e:	9b00      	ldr	r3, [sp, #0]
 800af50:	dc02      	bgt.n	800af58 <_dtoa_r+0xa78>
 800af52:	d1e0      	bne.n	800af16 <_dtoa_r+0xa36>
 800af54:	07da      	lsls	r2, r3, #31
 800af56:	d5de      	bpl.n	800af16 <_dtoa_r+0xa36>
 800af58:	2b39      	cmp	r3, #57	@ 0x39
 800af5a:	d1da      	bne.n	800af12 <_dtoa_r+0xa32>
 800af5c:	2339      	movs	r3, #57	@ 0x39
 800af5e:	f88b 3000 	strb.w	r3, [fp]
 800af62:	4633      	mov	r3, r6
 800af64:	461e      	mov	r6, r3
 800af66:	3b01      	subs	r3, #1
 800af68:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800af6c:	2a39      	cmp	r2, #57	@ 0x39
 800af6e:	d04e      	beq.n	800b00e <_dtoa_r+0xb2e>
 800af70:	3201      	adds	r2, #1
 800af72:	701a      	strb	r2, [r3, #0]
 800af74:	e501      	b.n	800a97a <_dtoa_r+0x49a>
 800af76:	2a00      	cmp	r2, #0
 800af78:	dd03      	ble.n	800af82 <_dtoa_r+0xaa2>
 800af7a:	2b39      	cmp	r3, #57	@ 0x39
 800af7c:	d0ee      	beq.n	800af5c <_dtoa_r+0xa7c>
 800af7e:	3301      	adds	r3, #1
 800af80:	e7c9      	b.n	800af16 <_dtoa_r+0xa36>
 800af82:	9a00      	ldr	r2, [sp, #0]
 800af84:	9908      	ldr	r1, [sp, #32]
 800af86:	f802 3c01 	strb.w	r3, [r2, #-1]
 800af8a:	428a      	cmp	r2, r1
 800af8c:	d028      	beq.n	800afe0 <_dtoa_r+0xb00>
 800af8e:	9902      	ldr	r1, [sp, #8]
 800af90:	2300      	movs	r3, #0
 800af92:	220a      	movs	r2, #10
 800af94:	4648      	mov	r0, r9
 800af96:	f000 fd21 	bl	800b9dc <__multadd>
 800af9a:	42af      	cmp	r7, r5
 800af9c:	9002      	str	r0, [sp, #8]
 800af9e:	f04f 0300 	mov.w	r3, #0
 800afa2:	f04f 020a 	mov.w	r2, #10
 800afa6:	4639      	mov	r1, r7
 800afa8:	4648      	mov	r0, r9
 800afaa:	d107      	bne.n	800afbc <_dtoa_r+0xadc>
 800afac:	f000 fd16 	bl	800b9dc <__multadd>
 800afb0:	4607      	mov	r7, r0
 800afb2:	4605      	mov	r5, r0
 800afb4:	9b00      	ldr	r3, [sp, #0]
 800afb6:	3301      	adds	r3, #1
 800afb8:	9300      	str	r3, [sp, #0]
 800afba:	e777      	b.n	800aeac <_dtoa_r+0x9cc>
 800afbc:	f000 fd0e 	bl	800b9dc <__multadd>
 800afc0:	4629      	mov	r1, r5
 800afc2:	4607      	mov	r7, r0
 800afc4:	2300      	movs	r3, #0
 800afc6:	220a      	movs	r2, #10
 800afc8:	4648      	mov	r0, r9
 800afca:	f000 fd07 	bl	800b9dc <__multadd>
 800afce:	4605      	mov	r5, r0
 800afd0:	e7f0      	b.n	800afb4 <_dtoa_r+0xad4>
 800afd2:	f1bb 0f00 	cmp.w	fp, #0
 800afd6:	bfcc      	ite	gt
 800afd8:	465e      	movgt	r6, fp
 800afda:	2601      	movle	r6, #1
 800afdc:	4456      	add	r6, sl
 800afde:	2700      	movs	r7, #0
 800afe0:	9902      	ldr	r1, [sp, #8]
 800afe2:	9300      	str	r3, [sp, #0]
 800afe4:	2201      	movs	r2, #1
 800afe6:	4648      	mov	r0, r9
 800afe8:	f000 fee6 	bl	800bdb8 <__lshift>
 800afec:	4621      	mov	r1, r4
 800afee:	9002      	str	r0, [sp, #8]
 800aff0:	f000 ff4e 	bl	800be90 <__mcmp>
 800aff4:	2800      	cmp	r0, #0
 800aff6:	dcb4      	bgt.n	800af62 <_dtoa_r+0xa82>
 800aff8:	d102      	bne.n	800b000 <_dtoa_r+0xb20>
 800affa:	9b00      	ldr	r3, [sp, #0]
 800affc:	07db      	lsls	r3, r3, #31
 800affe:	d4b0      	bmi.n	800af62 <_dtoa_r+0xa82>
 800b000:	4633      	mov	r3, r6
 800b002:	461e      	mov	r6, r3
 800b004:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b008:	2a30      	cmp	r2, #48	@ 0x30
 800b00a:	d0fa      	beq.n	800b002 <_dtoa_r+0xb22>
 800b00c:	e4b5      	b.n	800a97a <_dtoa_r+0x49a>
 800b00e:	459a      	cmp	sl, r3
 800b010:	d1a8      	bne.n	800af64 <_dtoa_r+0xa84>
 800b012:	2331      	movs	r3, #49	@ 0x31
 800b014:	f108 0801 	add.w	r8, r8, #1
 800b018:	f88a 3000 	strb.w	r3, [sl]
 800b01c:	e4ad      	b.n	800a97a <_dtoa_r+0x49a>
 800b01e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b020:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b07c <_dtoa_r+0xb9c>
 800b024:	b11b      	cbz	r3, 800b02e <_dtoa_r+0xb4e>
 800b026:	f10a 0308 	add.w	r3, sl, #8
 800b02a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b02c:	6013      	str	r3, [r2, #0]
 800b02e:	4650      	mov	r0, sl
 800b030:	b017      	add	sp, #92	@ 0x5c
 800b032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b036:	9b07      	ldr	r3, [sp, #28]
 800b038:	2b01      	cmp	r3, #1
 800b03a:	f77f ae2e 	ble.w	800ac9a <_dtoa_r+0x7ba>
 800b03e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b040:	9308      	str	r3, [sp, #32]
 800b042:	2001      	movs	r0, #1
 800b044:	e64d      	b.n	800ace2 <_dtoa_r+0x802>
 800b046:	f1bb 0f00 	cmp.w	fp, #0
 800b04a:	f77f aed9 	ble.w	800ae00 <_dtoa_r+0x920>
 800b04e:	4656      	mov	r6, sl
 800b050:	9802      	ldr	r0, [sp, #8]
 800b052:	4621      	mov	r1, r4
 800b054:	f7ff f9ba 	bl	800a3cc <quorem>
 800b058:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b05c:	f806 3b01 	strb.w	r3, [r6], #1
 800b060:	eba6 020a 	sub.w	r2, r6, sl
 800b064:	4593      	cmp	fp, r2
 800b066:	ddb4      	ble.n	800afd2 <_dtoa_r+0xaf2>
 800b068:	9902      	ldr	r1, [sp, #8]
 800b06a:	2300      	movs	r3, #0
 800b06c:	220a      	movs	r2, #10
 800b06e:	4648      	mov	r0, r9
 800b070:	f000 fcb4 	bl	800b9dc <__multadd>
 800b074:	9002      	str	r0, [sp, #8]
 800b076:	e7eb      	b.n	800b050 <_dtoa_r+0xb70>
 800b078:	0800d0da 	.word	0x0800d0da
 800b07c:	0800d05e 	.word	0x0800d05e

0800b080 <_free_r>:
 800b080:	b538      	push	{r3, r4, r5, lr}
 800b082:	4605      	mov	r5, r0
 800b084:	2900      	cmp	r1, #0
 800b086:	d041      	beq.n	800b10c <_free_r+0x8c>
 800b088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b08c:	1f0c      	subs	r4, r1, #4
 800b08e:	2b00      	cmp	r3, #0
 800b090:	bfb8      	it	lt
 800b092:	18e4      	addlt	r4, r4, r3
 800b094:	f000 fc34 	bl	800b900 <__malloc_lock>
 800b098:	4a1d      	ldr	r2, [pc, #116]	@ (800b110 <_free_r+0x90>)
 800b09a:	6813      	ldr	r3, [r2, #0]
 800b09c:	b933      	cbnz	r3, 800b0ac <_free_r+0x2c>
 800b09e:	6063      	str	r3, [r4, #4]
 800b0a0:	6014      	str	r4, [r2, #0]
 800b0a2:	4628      	mov	r0, r5
 800b0a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b0a8:	f000 bc30 	b.w	800b90c <__malloc_unlock>
 800b0ac:	42a3      	cmp	r3, r4
 800b0ae:	d908      	bls.n	800b0c2 <_free_r+0x42>
 800b0b0:	6820      	ldr	r0, [r4, #0]
 800b0b2:	1821      	adds	r1, r4, r0
 800b0b4:	428b      	cmp	r3, r1
 800b0b6:	bf01      	itttt	eq
 800b0b8:	6819      	ldreq	r1, [r3, #0]
 800b0ba:	685b      	ldreq	r3, [r3, #4]
 800b0bc:	1809      	addeq	r1, r1, r0
 800b0be:	6021      	streq	r1, [r4, #0]
 800b0c0:	e7ed      	b.n	800b09e <_free_r+0x1e>
 800b0c2:	461a      	mov	r2, r3
 800b0c4:	685b      	ldr	r3, [r3, #4]
 800b0c6:	b10b      	cbz	r3, 800b0cc <_free_r+0x4c>
 800b0c8:	42a3      	cmp	r3, r4
 800b0ca:	d9fa      	bls.n	800b0c2 <_free_r+0x42>
 800b0cc:	6811      	ldr	r1, [r2, #0]
 800b0ce:	1850      	adds	r0, r2, r1
 800b0d0:	42a0      	cmp	r0, r4
 800b0d2:	d10b      	bne.n	800b0ec <_free_r+0x6c>
 800b0d4:	6820      	ldr	r0, [r4, #0]
 800b0d6:	4401      	add	r1, r0
 800b0d8:	1850      	adds	r0, r2, r1
 800b0da:	4283      	cmp	r3, r0
 800b0dc:	6011      	str	r1, [r2, #0]
 800b0de:	d1e0      	bne.n	800b0a2 <_free_r+0x22>
 800b0e0:	6818      	ldr	r0, [r3, #0]
 800b0e2:	685b      	ldr	r3, [r3, #4]
 800b0e4:	6053      	str	r3, [r2, #4]
 800b0e6:	4408      	add	r0, r1
 800b0e8:	6010      	str	r0, [r2, #0]
 800b0ea:	e7da      	b.n	800b0a2 <_free_r+0x22>
 800b0ec:	d902      	bls.n	800b0f4 <_free_r+0x74>
 800b0ee:	230c      	movs	r3, #12
 800b0f0:	602b      	str	r3, [r5, #0]
 800b0f2:	e7d6      	b.n	800b0a2 <_free_r+0x22>
 800b0f4:	6820      	ldr	r0, [r4, #0]
 800b0f6:	1821      	adds	r1, r4, r0
 800b0f8:	428b      	cmp	r3, r1
 800b0fa:	bf04      	itt	eq
 800b0fc:	6819      	ldreq	r1, [r3, #0]
 800b0fe:	685b      	ldreq	r3, [r3, #4]
 800b100:	6063      	str	r3, [r4, #4]
 800b102:	bf04      	itt	eq
 800b104:	1809      	addeq	r1, r1, r0
 800b106:	6021      	streq	r1, [r4, #0]
 800b108:	6054      	str	r4, [r2, #4]
 800b10a:	e7ca      	b.n	800b0a2 <_free_r+0x22>
 800b10c:	bd38      	pop	{r3, r4, r5, pc}
 800b10e:	bf00      	nop
 800b110:	200006ec 	.word	0x200006ec

0800b114 <rshift>:
 800b114:	6903      	ldr	r3, [r0, #16]
 800b116:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b11a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b11e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b122:	f100 0414 	add.w	r4, r0, #20
 800b126:	dd45      	ble.n	800b1b4 <rshift+0xa0>
 800b128:	f011 011f 	ands.w	r1, r1, #31
 800b12c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b130:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b134:	d10c      	bne.n	800b150 <rshift+0x3c>
 800b136:	f100 0710 	add.w	r7, r0, #16
 800b13a:	4629      	mov	r1, r5
 800b13c:	42b1      	cmp	r1, r6
 800b13e:	d334      	bcc.n	800b1aa <rshift+0x96>
 800b140:	1a9b      	subs	r3, r3, r2
 800b142:	009b      	lsls	r3, r3, #2
 800b144:	1eea      	subs	r2, r5, #3
 800b146:	4296      	cmp	r6, r2
 800b148:	bf38      	it	cc
 800b14a:	2300      	movcc	r3, #0
 800b14c:	4423      	add	r3, r4
 800b14e:	e015      	b.n	800b17c <rshift+0x68>
 800b150:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b154:	f1c1 0820 	rsb	r8, r1, #32
 800b158:	40cf      	lsrs	r7, r1
 800b15a:	f105 0e04 	add.w	lr, r5, #4
 800b15e:	46a1      	mov	r9, r4
 800b160:	4576      	cmp	r6, lr
 800b162:	46f4      	mov	ip, lr
 800b164:	d815      	bhi.n	800b192 <rshift+0x7e>
 800b166:	1a9a      	subs	r2, r3, r2
 800b168:	0092      	lsls	r2, r2, #2
 800b16a:	3a04      	subs	r2, #4
 800b16c:	3501      	adds	r5, #1
 800b16e:	42ae      	cmp	r6, r5
 800b170:	bf38      	it	cc
 800b172:	2200      	movcc	r2, #0
 800b174:	18a3      	adds	r3, r4, r2
 800b176:	50a7      	str	r7, [r4, r2]
 800b178:	b107      	cbz	r7, 800b17c <rshift+0x68>
 800b17a:	3304      	adds	r3, #4
 800b17c:	1b1a      	subs	r2, r3, r4
 800b17e:	42a3      	cmp	r3, r4
 800b180:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b184:	bf08      	it	eq
 800b186:	2300      	moveq	r3, #0
 800b188:	6102      	str	r2, [r0, #16]
 800b18a:	bf08      	it	eq
 800b18c:	6143      	streq	r3, [r0, #20]
 800b18e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b192:	f8dc c000 	ldr.w	ip, [ip]
 800b196:	fa0c fc08 	lsl.w	ip, ip, r8
 800b19a:	ea4c 0707 	orr.w	r7, ip, r7
 800b19e:	f849 7b04 	str.w	r7, [r9], #4
 800b1a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b1a6:	40cf      	lsrs	r7, r1
 800b1a8:	e7da      	b.n	800b160 <rshift+0x4c>
 800b1aa:	f851 cb04 	ldr.w	ip, [r1], #4
 800b1ae:	f847 cf04 	str.w	ip, [r7, #4]!
 800b1b2:	e7c3      	b.n	800b13c <rshift+0x28>
 800b1b4:	4623      	mov	r3, r4
 800b1b6:	e7e1      	b.n	800b17c <rshift+0x68>

0800b1b8 <__hexdig_fun>:
 800b1b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b1bc:	2b09      	cmp	r3, #9
 800b1be:	d802      	bhi.n	800b1c6 <__hexdig_fun+0xe>
 800b1c0:	3820      	subs	r0, #32
 800b1c2:	b2c0      	uxtb	r0, r0
 800b1c4:	4770      	bx	lr
 800b1c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b1ca:	2b05      	cmp	r3, #5
 800b1cc:	d801      	bhi.n	800b1d2 <__hexdig_fun+0x1a>
 800b1ce:	3847      	subs	r0, #71	@ 0x47
 800b1d0:	e7f7      	b.n	800b1c2 <__hexdig_fun+0xa>
 800b1d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b1d6:	2b05      	cmp	r3, #5
 800b1d8:	d801      	bhi.n	800b1de <__hexdig_fun+0x26>
 800b1da:	3827      	subs	r0, #39	@ 0x27
 800b1dc:	e7f1      	b.n	800b1c2 <__hexdig_fun+0xa>
 800b1de:	2000      	movs	r0, #0
 800b1e0:	4770      	bx	lr
	...

0800b1e4 <__gethex>:
 800b1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1e8:	b085      	sub	sp, #20
 800b1ea:	468a      	mov	sl, r1
 800b1ec:	9302      	str	r3, [sp, #8]
 800b1ee:	680b      	ldr	r3, [r1, #0]
 800b1f0:	9001      	str	r0, [sp, #4]
 800b1f2:	4690      	mov	r8, r2
 800b1f4:	1c9c      	adds	r4, r3, #2
 800b1f6:	46a1      	mov	r9, r4
 800b1f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b1fc:	2830      	cmp	r0, #48	@ 0x30
 800b1fe:	d0fa      	beq.n	800b1f6 <__gethex+0x12>
 800b200:	eba9 0303 	sub.w	r3, r9, r3
 800b204:	f1a3 0b02 	sub.w	fp, r3, #2
 800b208:	f7ff ffd6 	bl	800b1b8 <__hexdig_fun>
 800b20c:	4605      	mov	r5, r0
 800b20e:	2800      	cmp	r0, #0
 800b210:	d168      	bne.n	800b2e4 <__gethex+0x100>
 800b212:	49a0      	ldr	r1, [pc, #640]	@ (800b494 <__gethex+0x2b0>)
 800b214:	2201      	movs	r2, #1
 800b216:	4648      	mov	r0, r9
 800b218:	f7ff f81a 	bl	800a250 <strncmp>
 800b21c:	4607      	mov	r7, r0
 800b21e:	2800      	cmp	r0, #0
 800b220:	d167      	bne.n	800b2f2 <__gethex+0x10e>
 800b222:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b226:	4626      	mov	r6, r4
 800b228:	f7ff ffc6 	bl	800b1b8 <__hexdig_fun>
 800b22c:	2800      	cmp	r0, #0
 800b22e:	d062      	beq.n	800b2f6 <__gethex+0x112>
 800b230:	4623      	mov	r3, r4
 800b232:	7818      	ldrb	r0, [r3, #0]
 800b234:	2830      	cmp	r0, #48	@ 0x30
 800b236:	4699      	mov	r9, r3
 800b238:	f103 0301 	add.w	r3, r3, #1
 800b23c:	d0f9      	beq.n	800b232 <__gethex+0x4e>
 800b23e:	f7ff ffbb 	bl	800b1b8 <__hexdig_fun>
 800b242:	fab0 f580 	clz	r5, r0
 800b246:	096d      	lsrs	r5, r5, #5
 800b248:	f04f 0b01 	mov.w	fp, #1
 800b24c:	464a      	mov	r2, r9
 800b24e:	4616      	mov	r6, r2
 800b250:	3201      	adds	r2, #1
 800b252:	7830      	ldrb	r0, [r6, #0]
 800b254:	f7ff ffb0 	bl	800b1b8 <__hexdig_fun>
 800b258:	2800      	cmp	r0, #0
 800b25a:	d1f8      	bne.n	800b24e <__gethex+0x6a>
 800b25c:	498d      	ldr	r1, [pc, #564]	@ (800b494 <__gethex+0x2b0>)
 800b25e:	2201      	movs	r2, #1
 800b260:	4630      	mov	r0, r6
 800b262:	f7fe fff5 	bl	800a250 <strncmp>
 800b266:	2800      	cmp	r0, #0
 800b268:	d13f      	bne.n	800b2ea <__gethex+0x106>
 800b26a:	b944      	cbnz	r4, 800b27e <__gethex+0x9a>
 800b26c:	1c74      	adds	r4, r6, #1
 800b26e:	4622      	mov	r2, r4
 800b270:	4616      	mov	r6, r2
 800b272:	3201      	adds	r2, #1
 800b274:	7830      	ldrb	r0, [r6, #0]
 800b276:	f7ff ff9f 	bl	800b1b8 <__hexdig_fun>
 800b27a:	2800      	cmp	r0, #0
 800b27c:	d1f8      	bne.n	800b270 <__gethex+0x8c>
 800b27e:	1ba4      	subs	r4, r4, r6
 800b280:	00a7      	lsls	r7, r4, #2
 800b282:	7833      	ldrb	r3, [r6, #0]
 800b284:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b288:	2b50      	cmp	r3, #80	@ 0x50
 800b28a:	d13e      	bne.n	800b30a <__gethex+0x126>
 800b28c:	7873      	ldrb	r3, [r6, #1]
 800b28e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b290:	d033      	beq.n	800b2fa <__gethex+0x116>
 800b292:	2b2d      	cmp	r3, #45	@ 0x2d
 800b294:	d034      	beq.n	800b300 <__gethex+0x11c>
 800b296:	1c71      	adds	r1, r6, #1
 800b298:	2400      	movs	r4, #0
 800b29a:	7808      	ldrb	r0, [r1, #0]
 800b29c:	f7ff ff8c 	bl	800b1b8 <__hexdig_fun>
 800b2a0:	1e43      	subs	r3, r0, #1
 800b2a2:	b2db      	uxtb	r3, r3
 800b2a4:	2b18      	cmp	r3, #24
 800b2a6:	d830      	bhi.n	800b30a <__gethex+0x126>
 800b2a8:	f1a0 0210 	sub.w	r2, r0, #16
 800b2ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b2b0:	f7ff ff82 	bl	800b1b8 <__hexdig_fun>
 800b2b4:	f100 3cff 	add.w	ip, r0, #4294967295
 800b2b8:	fa5f fc8c 	uxtb.w	ip, ip
 800b2bc:	f1bc 0f18 	cmp.w	ip, #24
 800b2c0:	f04f 030a 	mov.w	r3, #10
 800b2c4:	d91e      	bls.n	800b304 <__gethex+0x120>
 800b2c6:	b104      	cbz	r4, 800b2ca <__gethex+0xe6>
 800b2c8:	4252      	negs	r2, r2
 800b2ca:	4417      	add	r7, r2
 800b2cc:	f8ca 1000 	str.w	r1, [sl]
 800b2d0:	b1ed      	cbz	r5, 800b30e <__gethex+0x12a>
 800b2d2:	f1bb 0f00 	cmp.w	fp, #0
 800b2d6:	bf0c      	ite	eq
 800b2d8:	2506      	moveq	r5, #6
 800b2da:	2500      	movne	r5, #0
 800b2dc:	4628      	mov	r0, r5
 800b2de:	b005      	add	sp, #20
 800b2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2e4:	2500      	movs	r5, #0
 800b2e6:	462c      	mov	r4, r5
 800b2e8:	e7b0      	b.n	800b24c <__gethex+0x68>
 800b2ea:	2c00      	cmp	r4, #0
 800b2ec:	d1c7      	bne.n	800b27e <__gethex+0x9a>
 800b2ee:	4627      	mov	r7, r4
 800b2f0:	e7c7      	b.n	800b282 <__gethex+0x9e>
 800b2f2:	464e      	mov	r6, r9
 800b2f4:	462f      	mov	r7, r5
 800b2f6:	2501      	movs	r5, #1
 800b2f8:	e7c3      	b.n	800b282 <__gethex+0x9e>
 800b2fa:	2400      	movs	r4, #0
 800b2fc:	1cb1      	adds	r1, r6, #2
 800b2fe:	e7cc      	b.n	800b29a <__gethex+0xb6>
 800b300:	2401      	movs	r4, #1
 800b302:	e7fb      	b.n	800b2fc <__gethex+0x118>
 800b304:	fb03 0002 	mla	r0, r3, r2, r0
 800b308:	e7ce      	b.n	800b2a8 <__gethex+0xc4>
 800b30a:	4631      	mov	r1, r6
 800b30c:	e7de      	b.n	800b2cc <__gethex+0xe8>
 800b30e:	eba6 0309 	sub.w	r3, r6, r9
 800b312:	3b01      	subs	r3, #1
 800b314:	4629      	mov	r1, r5
 800b316:	2b07      	cmp	r3, #7
 800b318:	dc0a      	bgt.n	800b330 <__gethex+0x14c>
 800b31a:	9801      	ldr	r0, [sp, #4]
 800b31c:	f000 fafc 	bl	800b918 <_Balloc>
 800b320:	4604      	mov	r4, r0
 800b322:	b940      	cbnz	r0, 800b336 <__gethex+0x152>
 800b324:	4b5c      	ldr	r3, [pc, #368]	@ (800b498 <__gethex+0x2b4>)
 800b326:	4602      	mov	r2, r0
 800b328:	21e4      	movs	r1, #228	@ 0xe4
 800b32a:	485c      	ldr	r0, [pc, #368]	@ (800b49c <__gethex+0x2b8>)
 800b32c:	f001 f9d8 	bl	800c6e0 <__assert_func>
 800b330:	3101      	adds	r1, #1
 800b332:	105b      	asrs	r3, r3, #1
 800b334:	e7ef      	b.n	800b316 <__gethex+0x132>
 800b336:	f100 0a14 	add.w	sl, r0, #20
 800b33a:	2300      	movs	r3, #0
 800b33c:	4655      	mov	r5, sl
 800b33e:	469b      	mov	fp, r3
 800b340:	45b1      	cmp	r9, r6
 800b342:	d337      	bcc.n	800b3b4 <__gethex+0x1d0>
 800b344:	f845 bb04 	str.w	fp, [r5], #4
 800b348:	eba5 050a 	sub.w	r5, r5, sl
 800b34c:	10ad      	asrs	r5, r5, #2
 800b34e:	6125      	str	r5, [r4, #16]
 800b350:	4658      	mov	r0, fp
 800b352:	f000 fbd3 	bl	800bafc <__hi0bits>
 800b356:	016d      	lsls	r5, r5, #5
 800b358:	f8d8 6000 	ldr.w	r6, [r8]
 800b35c:	1a2d      	subs	r5, r5, r0
 800b35e:	42b5      	cmp	r5, r6
 800b360:	dd54      	ble.n	800b40c <__gethex+0x228>
 800b362:	1bad      	subs	r5, r5, r6
 800b364:	4629      	mov	r1, r5
 800b366:	4620      	mov	r0, r4
 800b368:	f000 ff5f 	bl	800c22a <__any_on>
 800b36c:	4681      	mov	r9, r0
 800b36e:	b178      	cbz	r0, 800b390 <__gethex+0x1ac>
 800b370:	1e6b      	subs	r3, r5, #1
 800b372:	1159      	asrs	r1, r3, #5
 800b374:	f003 021f 	and.w	r2, r3, #31
 800b378:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b37c:	f04f 0901 	mov.w	r9, #1
 800b380:	fa09 f202 	lsl.w	r2, r9, r2
 800b384:	420a      	tst	r2, r1
 800b386:	d003      	beq.n	800b390 <__gethex+0x1ac>
 800b388:	454b      	cmp	r3, r9
 800b38a:	dc36      	bgt.n	800b3fa <__gethex+0x216>
 800b38c:	f04f 0902 	mov.w	r9, #2
 800b390:	4629      	mov	r1, r5
 800b392:	4620      	mov	r0, r4
 800b394:	f7ff febe 	bl	800b114 <rshift>
 800b398:	442f      	add	r7, r5
 800b39a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b39e:	42bb      	cmp	r3, r7
 800b3a0:	da42      	bge.n	800b428 <__gethex+0x244>
 800b3a2:	9801      	ldr	r0, [sp, #4]
 800b3a4:	4621      	mov	r1, r4
 800b3a6:	f000 faf7 	bl	800b998 <_Bfree>
 800b3aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	6013      	str	r3, [r2, #0]
 800b3b0:	25a3      	movs	r5, #163	@ 0xa3
 800b3b2:	e793      	b.n	800b2dc <__gethex+0xf8>
 800b3b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b3b8:	2a2e      	cmp	r2, #46	@ 0x2e
 800b3ba:	d012      	beq.n	800b3e2 <__gethex+0x1fe>
 800b3bc:	2b20      	cmp	r3, #32
 800b3be:	d104      	bne.n	800b3ca <__gethex+0x1e6>
 800b3c0:	f845 bb04 	str.w	fp, [r5], #4
 800b3c4:	f04f 0b00 	mov.w	fp, #0
 800b3c8:	465b      	mov	r3, fp
 800b3ca:	7830      	ldrb	r0, [r6, #0]
 800b3cc:	9303      	str	r3, [sp, #12]
 800b3ce:	f7ff fef3 	bl	800b1b8 <__hexdig_fun>
 800b3d2:	9b03      	ldr	r3, [sp, #12]
 800b3d4:	f000 000f 	and.w	r0, r0, #15
 800b3d8:	4098      	lsls	r0, r3
 800b3da:	ea4b 0b00 	orr.w	fp, fp, r0
 800b3de:	3304      	adds	r3, #4
 800b3e0:	e7ae      	b.n	800b340 <__gethex+0x15c>
 800b3e2:	45b1      	cmp	r9, r6
 800b3e4:	d8ea      	bhi.n	800b3bc <__gethex+0x1d8>
 800b3e6:	492b      	ldr	r1, [pc, #172]	@ (800b494 <__gethex+0x2b0>)
 800b3e8:	9303      	str	r3, [sp, #12]
 800b3ea:	2201      	movs	r2, #1
 800b3ec:	4630      	mov	r0, r6
 800b3ee:	f7fe ff2f 	bl	800a250 <strncmp>
 800b3f2:	9b03      	ldr	r3, [sp, #12]
 800b3f4:	2800      	cmp	r0, #0
 800b3f6:	d1e1      	bne.n	800b3bc <__gethex+0x1d8>
 800b3f8:	e7a2      	b.n	800b340 <__gethex+0x15c>
 800b3fa:	1ea9      	subs	r1, r5, #2
 800b3fc:	4620      	mov	r0, r4
 800b3fe:	f000 ff14 	bl	800c22a <__any_on>
 800b402:	2800      	cmp	r0, #0
 800b404:	d0c2      	beq.n	800b38c <__gethex+0x1a8>
 800b406:	f04f 0903 	mov.w	r9, #3
 800b40a:	e7c1      	b.n	800b390 <__gethex+0x1ac>
 800b40c:	da09      	bge.n	800b422 <__gethex+0x23e>
 800b40e:	1b75      	subs	r5, r6, r5
 800b410:	4621      	mov	r1, r4
 800b412:	9801      	ldr	r0, [sp, #4]
 800b414:	462a      	mov	r2, r5
 800b416:	f000 fccf 	bl	800bdb8 <__lshift>
 800b41a:	1b7f      	subs	r7, r7, r5
 800b41c:	4604      	mov	r4, r0
 800b41e:	f100 0a14 	add.w	sl, r0, #20
 800b422:	f04f 0900 	mov.w	r9, #0
 800b426:	e7b8      	b.n	800b39a <__gethex+0x1b6>
 800b428:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b42c:	42bd      	cmp	r5, r7
 800b42e:	dd6f      	ble.n	800b510 <__gethex+0x32c>
 800b430:	1bed      	subs	r5, r5, r7
 800b432:	42ae      	cmp	r6, r5
 800b434:	dc34      	bgt.n	800b4a0 <__gethex+0x2bc>
 800b436:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b43a:	2b02      	cmp	r3, #2
 800b43c:	d022      	beq.n	800b484 <__gethex+0x2a0>
 800b43e:	2b03      	cmp	r3, #3
 800b440:	d024      	beq.n	800b48c <__gethex+0x2a8>
 800b442:	2b01      	cmp	r3, #1
 800b444:	d115      	bne.n	800b472 <__gethex+0x28e>
 800b446:	42ae      	cmp	r6, r5
 800b448:	d113      	bne.n	800b472 <__gethex+0x28e>
 800b44a:	2e01      	cmp	r6, #1
 800b44c:	d10b      	bne.n	800b466 <__gethex+0x282>
 800b44e:	9a02      	ldr	r2, [sp, #8]
 800b450:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b454:	6013      	str	r3, [r2, #0]
 800b456:	2301      	movs	r3, #1
 800b458:	6123      	str	r3, [r4, #16]
 800b45a:	f8ca 3000 	str.w	r3, [sl]
 800b45e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b460:	2562      	movs	r5, #98	@ 0x62
 800b462:	601c      	str	r4, [r3, #0]
 800b464:	e73a      	b.n	800b2dc <__gethex+0xf8>
 800b466:	1e71      	subs	r1, r6, #1
 800b468:	4620      	mov	r0, r4
 800b46a:	f000 fede 	bl	800c22a <__any_on>
 800b46e:	2800      	cmp	r0, #0
 800b470:	d1ed      	bne.n	800b44e <__gethex+0x26a>
 800b472:	9801      	ldr	r0, [sp, #4]
 800b474:	4621      	mov	r1, r4
 800b476:	f000 fa8f 	bl	800b998 <_Bfree>
 800b47a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b47c:	2300      	movs	r3, #0
 800b47e:	6013      	str	r3, [r2, #0]
 800b480:	2550      	movs	r5, #80	@ 0x50
 800b482:	e72b      	b.n	800b2dc <__gethex+0xf8>
 800b484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b486:	2b00      	cmp	r3, #0
 800b488:	d1f3      	bne.n	800b472 <__gethex+0x28e>
 800b48a:	e7e0      	b.n	800b44e <__gethex+0x26a>
 800b48c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d1dd      	bne.n	800b44e <__gethex+0x26a>
 800b492:	e7ee      	b.n	800b472 <__gethex+0x28e>
 800b494:	0800d020 	.word	0x0800d020
 800b498:	0800d0da 	.word	0x0800d0da
 800b49c:	0800d0eb 	.word	0x0800d0eb
 800b4a0:	1e6f      	subs	r7, r5, #1
 800b4a2:	f1b9 0f00 	cmp.w	r9, #0
 800b4a6:	d130      	bne.n	800b50a <__gethex+0x326>
 800b4a8:	b127      	cbz	r7, 800b4b4 <__gethex+0x2d0>
 800b4aa:	4639      	mov	r1, r7
 800b4ac:	4620      	mov	r0, r4
 800b4ae:	f000 febc 	bl	800c22a <__any_on>
 800b4b2:	4681      	mov	r9, r0
 800b4b4:	117a      	asrs	r2, r7, #5
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b4bc:	f007 071f 	and.w	r7, r7, #31
 800b4c0:	40bb      	lsls	r3, r7
 800b4c2:	4213      	tst	r3, r2
 800b4c4:	4629      	mov	r1, r5
 800b4c6:	4620      	mov	r0, r4
 800b4c8:	bf18      	it	ne
 800b4ca:	f049 0902 	orrne.w	r9, r9, #2
 800b4ce:	f7ff fe21 	bl	800b114 <rshift>
 800b4d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b4d6:	1b76      	subs	r6, r6, r5
 800b4d8:	2502      	movs	r5, #2
 800b4da:	f1b9 0f00 	cmp.w	r9, #0
 800b4de:	d047      	beq.n	800b570 <__gethex+0x38c>
 800b4e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b4e4:	2b02      	cmp	r3, #2
 800b4e6:	d015      	beq.n	800b514 <__gethex+0x330>
 800b4e8:	2b03      	cmp	r3, #3
 800b4ea:	d017      	beq.n	800b51c <__gethex+0x338>
 800b4ec:	2b01      	cmp	r3, #1
 800b4ee:	d109      	bne.n	800b504 <__gethex+0x320>
 800b4f0:	f019 0f02 	tst.w	r9, #2
 800b4f4:	d006      	beq.n	800b504 <__gethex+0x320>
 800b4f6:	f8da 3000 	ldr.w	r3, [sl]
 800b4fa:	ea49 0903 	orr.w	r9, r9, r3
 800b4fe:	f019 0f01 	tst.w	r9, #1
 800b502:	d10e      	bne.n	800b522 <__gethex+0x33e>
 800b504:	f045 0510 	orr.w	r5, r5, #16
 800b508:	e032      	b.n	800b570 <__gethex+0x38c>
 800b50a:	f04f 0901 	mov.w	r9, #1
 800b50e:	e7d1      	b.n	800b4b4 <__gethex+0x2d0>
 800b510:	2501      	movs	r5, #1
 800b512:	e7e2      	b.n	800b4da <__gethex+0x2f6>
 800b514:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b516:	f1c3 0301 	rsb	r3, r3, #1
 800b51a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b51c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d0f0      	beq.n	800b504 <__gethex+0x320>
 800b522:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b526:	f104 0314 	add.w	r3, r4, #20
 800b52a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b52e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b532:	f04f 0c00 	mov.w	ip, #0
 800b536:	4618      	mov	r0, r3
 800b538:	f853 2b04 	ldr.w	r2, [r3], #4
 800b53c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b540:	d01b      	beq.n	800b57a <__gethex+0x396>
 800b542:	3201      	adds	r2, #1
 800b544:	6002      	str	r2, [r0, #0]
 800b546:	2d02      	cmp	r5, #2
 800b548:	f104 0314 	add.w	r3, r4, #20
 800b54c:	d13c      	bne.n	800b5c8 <__gethex+0x3e4>
 800b54e:	f8d8 2000 	ldr.w	r2, [r8]
 800b552:	3a01      	subs	r2, #1
 800b554:	42b2      	cmp	r2, r6
 800b556:	d109      	bne.n	800b56c <__gethex+0x388>
 800b558:	1171      	asrs	r1, r6, #5
 800b55a:	2201      	movs	r2, #1
 800b55c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b560:	f006 061f 	and.w	r6, r6, #31
 800b564:	fa02 f606 	lsl.w	r6, r2, r6
 800b568:	421e      	tst	r6, r3
 800b56a:	d13a      	bne.n	800b5e2 <__gethex+0x3fe>
 800b56c:	f045 0520 	orr.w	r5, r5, #32
 800b570:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b572:	601c      	str	r4, [r3, #0]
 800b574:	9b02      	ldr	r3, [sp, #8]
 800b576:	601f      	str	r7, [r3, #0]
 800b578:	e6b0      	b.n	800b2dc <__gethex+0xf8>
 800b57a:	4299      	cmp	r1, r3
 800b57c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b580:	d8d9      	bhi.n	800b536 <__gethex+0x352>
 800b582:	68a3      	ldr	r3, [r4, #8]
 800b584:	459b      	cmp	fp, r3
 800b586:	db17      	blt.n	800b5b8 <__gethex+0x3d4>
 800b588:	6861      	ldr	r1, [r4, #4]
 800b58a:	9801      	ldr	r0, [sp, #4]
 800b58c:	3101      	adds	r1, #1
 800b58e:	f000 f9c3 	bl	800b918 <_Balloc>
 800b592:	4681      	mov	r9, r0
 800b594:	b918      	cbnz	r0, 800b59e <__gethex+0x3ba>
 800b596:	4b1a      	ldr	r3, [pc, #104]	@ (800b600 <__gethex+0x41c>)
 800b598:	4602      	mov	r2, r0
 800b59a:	2184      	movs	r1, #132	@ 0x84
 800b59c:	e6c5      	b.n	800b32a <__gethex+0x146>
 800b59e:	6922      	ldr	r2, [r4, #16]
 800b5a0:	3202      	adds	r2, #2
 800b5a2:	f104 010c 	add.w	r1, r4, #12
 800b5a6:	0092      	lsls	r2, r2, #2
 800b5a8:	300c      	adds	r0, #12
 800b5aa:	f7fe fef0 	bl	800a38e <memcpy>
 800b5ae:	4621      	mov	r1, r4
 800b5b0:	9801      	ldr	r0, [sp, #4]
 800b5b2:	f000 f9f1 	bl	800b998 <_Bfree>
 800b5b6:	464c      	mov	r4, r9
 800b5b8:	6923      	ldr	r3, [r4, #16]
 800b5ba:	1c5a      	adds	r2, r3, #1
 800b5bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b5c0:	6122      	str	r2, [r4, #16]
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	615a      	str	r2, [r3, #20]
 800b5c6:	e7be      	b.n	800b546 <__gethex+0x362>
 800b5c8:	6922      	ldr	r2, [r4, #16]
 800b5ca:	455a      	cmp	r2, fp
 800b5cc:	dd0b      	ble.n	800b5e6 <__gethex+0x402>
 800b5ce:	2101      	movs	r1, #1
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	f7ff fd9f 	bl	800b114 <rshift>
 800b5d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b5da:	3701      	adds	r7, #1
 800b5dc:	42bb      	cmp	r3, r7
 800b5de:	f6ff aee0 	blt.w	800b3a2 <__gethex+0x1be>
 800b5e2:	2501      	movs	r5, #1
 800b5e4:	e7c2      	b.n	800b56c <__gethex+0x388>
 800b5e6:	f016 061f 	ands.w	r6, r6, #31
 800b5ea:	d0fa      	beq.n	800b5e2 <__gethex+0x3fe>
 800b5ec:	4453      	add	r3, sl
 800b5ee:	f1c6 0620 	rsb	r6, r6, #32
 800b5f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b5f6:	f000 fa81 	bl	800bafc <__hi0bits>
 800b5fa:	42b0      	cmp	r0, r6
 800b5fc:	dbe7      	blt.n	800b5ce <__gethex+0x3ea>
 800b5fe:	e7f0      	b.n	800b5e2 <__gethex+0x3fe>
 800b600:	0800d0da 	.word	0x0800d0da

0800b604 <L_shift>:
 800b604:	f1c2 0208 	rsb	r2, r2, #8
 800b608:	0092      	lsls	r2, r2, #2
 800b60a:	b570      	push	{r4, r5, r6, lr}
 800b60c:	f1c2 0620 	rsb	r6, r2, #32
 800b610:	6843      	ldr	r3, [r0, #4]
 800b612:	6804      	ldr	r4, [r0, #0]
 800b614:	fa03 f506 	lsl.w	r5, r3, r6
 800b618:	432c      	orrs	r4, r5
 800b61a:	40d3      	lsrs	r3, r2
 800b61c:	6004      	str	r4, [r0, #0]
 800b61e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b622:	4288      	cmp	r0, r1
 800b624:	d3f4      	bcc.n	800b610 <L_shift+0xc>
 800b626:	bd70      	pop	{r4, r5, r6, pc}

0800b628 <__match>:
 800b628:	b530      	push	{r4, r5, lr}
 800b62a:	6803      	ldr	r3, [r0, #0]
 800b62c:	3301      	adds	r3, #1
 800b62e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b632:	b914      	cbnz	r4, 800b63a <__match+0x12>
 800b634:	6003      	str	r3, [r0, #0]
 800b636:	2001      	movs	r0, #1
 800b638:	bd30      	pop	{r4, r5, pc}
 800b63a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b63e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b642:	2d19      	cmp	r5, #25
 800b644:	bf98      	it	ls
 800b646:	3220      	addls	r2, #32
 800b648:	42a2      	cmp	r2, r4
 800b64a:	d0f0      	beq.n	800b62e <__match+0x6>
 800b64c:	2000      	movs	r0, #0
 800b64e:	e7f3      	b.n	800b638 <__match+0x10>

0800b650 <__hexnan>:
 800b650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b654:	680b      	ldr	r3, [r1, #0]
 800b656:	6801      	ldr	r1, [r0, #0]
 800b658:	115e      	asrs	r6, r3, #5
 800b65a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b65e:	f013 031f 	ands.w	r3, r3, #31
 800b662:	b087      	sub	sp, #28
 800b664:	bf18      	it	ne
 800b666:	3604      	addne	r6, #4
 800b668:	2500      	movs	r5, #0
 800b66a:	1f37      	subs	r7, r6, #4
 800b66c:	4682      	mov	sl, r0
 800b66e:	4690      	mov	r8, r2
 800b670:	9301      	str	r3, [sp, #4]
 800b672:	f846 5c04 	str.w	r5, [r6, #-4]
 800b676:	46b9      	mov	r9, r7
 800b678:	463c      	mov	r4, r7
 800b67a:	9502      	str	r5, [sp, #8]
 800b67c:	46ab      	mov	fp, r5
 800b67e:	784a      	ldrb	r2, [r1, #1]
 800b680:	1c4b      	adds	r3, r1, #1
 800b682:	9303      	str	r3, [sp, #12]
 800b684:	b342      	cbz	r2, 800b6d8 <__hexnan+0x88>
 800b686:	4610      	mov	r0, r2
 800b688:	9105      	str	r1, [sp, #20]
 800b68a:	9204      	str	r2, [sp, #16]
 800b68c:	f7ff fd94 	bl	800b1b8 <__hexdig_fun>
 800b690:	2800      	cmp	r0, #0
 800b692:	d151      	bne.n	800b738 <__hexnan+0xe8>
 800b694:	9a04      	ldr	r2, [sp, #16]
 800b696:	9905      	ldr	r1, [sp, #20]
 800b698:	2a20      	cmp	r2, #32
 800b69a:	d818      	bhi.n	800b6ce <__hexnan+0x7e>
 800b69c:	9b02      	ldr	r3, [sp, #8]
 800b69e:	459b      	cmp	fp, r3
 800b6a0:	dd13      	ble.n	800b6ca <__hexnan+0x7a>
 800b6a2:	454c      	cmp	r4, r9
 800b6a4:	d206      	bcs.n	800b6b4 <__hexnan+0x64>
 800b6a6:	2d07      	cmp	r5, #7
 800b6a8:	dc04      	bgt.n	800b6b4 <__hexnan+0x64>
 800b6aa:	462a      	mov	r2, r5
 800b6ac:	4649      	mov	r1, r9
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	f7ff ffa8 	bl	800b604 <L_shift>
 800b6b4:	4544      	cmp	r4, r8
 800b6b6:	d952      	bls.n	800b75e <__hexnan+0x10e>
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	f1a4 0904 	sub.w	r9, r4, #4
 800b6be:	f844 3c04 	str.w	r3, [r4, #-4]
 800b6c2:	f8cd b008 	str.w	fp, [sp, #8]
 800b6c6:	464c      	mov	r4, r9
 800b6c8:	461d      	mov	r5, r3
 800b6ca:	9903      	ldr	r1, [sp, #12]
 800b6cc:	e7d7      	b.n	800b67e <__hexnan+0x2e>
 800b6ce:	2a29      	cmp	r2, #41	@ 0x29
 800b6d0:	d157      	bne.n	800b782 <__hexnan+0x132>
 800b6d2:	3102      	adds	r1, #2
 800b6d4:	f8ca 1000 	str.w	r1, [sl]
 800b6d8:	f1bb 0f00 	cmp.w	fp, #0
 800b6dc:	d051      	beq.n	800b782 <__hexnan+0x132>
 800b6de:	454c      	cmp	r4, r9
 800b6e0:	d206      	bcs.n	800b6f0 <__hexnan+0xa0>
 800b6e2:	2d07      	cmp	r5, #7
 800b6e4:	dc04      	bgt.n	800b6f0 <__hexnan+0xa0>
 800b6e6:	462a      	mov	r2, r5
 800b6e8:	4649      	mov	r1, r9
 800b6ea:	4620      	mov	r0, r4
 800b6ec:	f7ff ff8a 	bl	800b604 <L_shift>
 800b6f0:	4544      	cmp	r4, r8
 800b6f2:	d936      	bls.n	800b762 <__hexnan+0x112>
 800b6f4:	f1a8 0204 	sub.w	r2, r8, #4
 800b6f8:	4623      	mov	r3, r4
 800b6fa:	f853 1b04 	ldr.w	r1, [r3], #4
 800b6fe:	f842 1f04 	str.w	r1, [r2, #4]!
 800b702:	429f      	cmp	r7, r3
 800b704:	d2f9      	bcs.n	800b6fa <__hexnan+0xaa>
 800b706:	1b3b      	subs	r3, r7, r4
 800b708:	f023 0303 	bic.w	r3, r3, #3
 800b70c:	3304      	adds	r3, #4
 800b70e:	3401      	adds	r4, #1
 800b710:	3e03      	subs	r6, #3
 800b712:	42b4      	cmp	r4, r6
 800b714:	bf88      	it	hi
 800b716:	2304      	movhi	r3, #4
 800b718:	4443      	add	r3, r8
 800b71a:	2200      	movs	r2, #0
 800b71c:	f843 2b04 	str.w	r2, [r3], #4
 800b720:	429f      	cmp	r7, r3
 800b722:	d2fb      	bcs.n	800b71c <__hexnan+0xcc>
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	b91b      	cbnz	r3, 800b730 <__hexnan+0xe0>
 800b728:	4547      	cmp	r7, r8
 800b72a:	d128      	bne.n	800b77e <__hexnan+0x12e>
 800b72c:	2301      	movs	r3, #1
 800b72e:	603b      	str	r3, [r7, #0]
 800b730:	2005      	movs	r0, #5
 800b732:	b007      	add	sp, #28
 800b734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b738:	3501      	adds	r5, #1
 800b73a:	2d08      	cmp	r5, #8
 800b73c:	f10b 0b01 	add.w	fp, fp, #1
 800b740:	dd06      	ble.n	800b750 <__hexnan+0x100>
 800b742:	4544      	cmp	r4, r8
 800b744:	d9c1      	bls.n	800b6ca <__hexnan+0x7a>
 800b746:	2300      	movs	r3, #0
 800b748:	f844 3c04 	str.w	r3, [r4, #-4]
 800b74c:	2501      	movs	r5, #1
 800b74e:	3c04      	subs	r4, #4
 800b750:	6822      	ldr	r2, [r4, #0]
 800b752:	f000 000f 	and.w	r0, r0, #15
 800b756:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b75a:	6020      	str	r0, [r4, #0]
 800b75c:	e7b5      	b.n	800b6ca <__hexnan+0x7a>
 800b75e:	2508      	movs	r5, #8
 800b760:	e7b3      	b.n	800b6ca <__hexnan+0x7a>
 800b762:	9b01      	ldr	r3, [sp, #4]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d0dd      	beq.n	800b724 <__hexnan+0xd4>
 800b768:	f1c3 0320 	rsb	r3, r3, #32
 800b76c:	f04f 32ff 	mov.w	r2, #4294967295
 800b770:	40da      	lsrs	r2, r3
 800b772:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b776:	4013      	ands	r3, r2
 800b778:	f846 3c04 	str.w	r3, [r6, #-4]
 800b77c:	e7d2      	b.n	800b724 <__hexnan+0xd4>
 800b77e:	3f04      	subs	r7, #4
 800b780:	e7d0      	b.n	800b724 <__hexnan+0xd4>
 800b782:	2004      	movs	r0, #4
 800b784:	e7d5      	b.n	800b732 <__hexnan+0xe2>
	...

0800b788 <malloc>:
 800b788:	4b02      	ldr	r3, [pc, #8]	@ (800b794 <malloc+0xc>)
 800b78a:	4601      	mov	r1, r0
 800b78c:	6818      	ldr	r0, [r3, #0]
 800b78e:	f000 b825 	b.w	800b7dc <_malloc_r>
 800b792:	bf00      	nop
 800b794:	200001bc 	.word	0x200001bc

0800b798 <sbrk_aligned>:
 800b798:	b570      	push	{r4, r5, r6, lr}
 800b79a:	4e0f      	ldr	r6, [pc, #60]	@ (800b7d8 <sbrk_aligned+0x40>)
 800b79c:	460c      	mov	r4, r1
 800b79e:	6831      	ldr	r1, [r6, #0]
 800b7a0:	4605      	mov	r5, r0
 800b7a2:	b911      	cbnz	r1, 800b7aa <sbrk_aligned+0x12>
 800b7a4:	f000 ff8c 	bl	800c6c0 <_sbrk_r>
 800b7a8:	6030      	str	r0, [r6, #0]
 800b7aa:	4621      	mov	r1, r4
 800b7ac:	4628      	mov	r0, r5
 800b7ae:	f000 ff87 	bl	800c6c0 <_sbrk_r>
 800b7b2:	1c43      	adds	r3, r0, #1
 800b7b4:	d103      	bne.n	800b7be <sbrk_aligned+0x26>
 800b7b6:	f04f 34ff 	mov.w	r4, #4294967295
 800b7ba:	4620      	mov	r0, r4
 800b7bc:	bd70      	pop	{r4, r5, r6, pc}
 800b7be:	1cc4      	adds	r4, r0, #3
 800b7c0:	f024 0403 	bic.w	r4, r4, #3
 800b7c4:	42a0      	cmp	r0, r4
 800b7c6:	d0f8      	beq.n	800b7ba <sbrk_aligned+0x22>
 800b7c8:	1a21      	subs	r1, r4, r0
 800b7ca:	4628      	mov	r0, r5
 800b7cc:	f000 ff78 	bl	800c6c0 <_sbrk_r>
 800b7d0:	3001      	adds	r0, #1
 800b7d2:	d1f2      	bne.n	800b7ba <sbrk_aligned+0x22>
 800b7d4:	e7ef      	b.n	800b7b6 <sbrk_aligned+0x1e>
 800b7d6:	bf00      	nop
 800b7d8:	200006e8 	.word	0x200006e8

0800b7dc <_malloc_r>:
 800b7dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7e0:	1ccd      	adds	r5, r1, #3
 800b7e2:	f025 0503 	bic.w	r5, r5, #3
 800b7e6:	3508      	adds	r5, #8
 800b7e8:	2d0c      	cmp	r5, #12
 800b7ea:	bf38      	it	cc
 800b7ec:	250c      	movcc	r5, #12
 800b7ee:	2d00      	cmp	r5, #0
 800b7f0:	4606      	mov	r6, r0
 800b7f2:	db01      	blt.n	800b7f8 <_malloc_r+0x1c>
 800b7f4:	42a9      	cmp	r1, r5
 800b7f6:	d904      	bls.n	800b802 <_malloc_r+0x26>
 800b7f8:	230c      	movs	r3, #12
 800b7fa:	6033      	str	r3, [r6, #0]
 800b7fc:	2000      	movs	r0, #0
 800b7fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b802:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b8d8 <_malloc_r+0xfc>
 800b806:	f000 f87b 	bl	800b900 <__malloc_lock>
 800b80a:	f8d8 3000 	ldr.w	r3, [r8]
 800b80e:	461c      	mov	r4, r3
 800b810:	bb44      	cbnz	r4, 800b864 <_malloc_r+0x88>
 800b812:	4629      	mov	r1, r5
 800b814:	4630      	mov	r0, r6
 800b816:	f7ff ffbf 	bl	800b798 <sbrk_aligned>
 800b81a:	1c43      	adds	r3, r0, #1
 800b81c:	4604      	mov	r4, r0
 800b81e:	d158      	bne.n	800b8d2 <_malloc_r+0xf6>
 800b820:	f8d8 4000 	ldr.w	r4, [r8]
 800b824:	4627      	mov	r7, r4
 800b826:	2f00      	cmp	r7, #0
 800b828:	d143      	bne.n	800b8b2 <_malloc_r+0xd6>
 800b82a:	2c00      	cmp	r4, #0
 800b82c:	d04b      	beq.n	800b8c6 <_malloc_r+0xea>
 800b82e:	6823      	ldr	r3, [r4, #0]
 800b830:	4639      	mov	r1, r7
 800b832:	4630      	mov	r0, r6
 800b834:	eb04 0903 	add.w	r9, r4, r3
 800b838:	f000 ff42 	bl	800c6c0 <_sbrk_r>
 800b83c:	4581      	cmp	r9, r0
 800b83e:	d142      	bne.n	800b8c6 <_malloc_r+0xea>
 800b840:	6821      	ldr	r1, [r4, #0]
 800b842:	1a6d      	subs	r5, r5, r1
 800b844:	4629      	mov	r1, r5
 800b846:	4630      	mov	r0, r6
 800b848:	f7ff ffa6 	bl	800b798 <sbrk_aligned>
 800b84c:	3001      	adds	r0, #1
 800b84e:	d03a      	beq.n	800b8c6 <_malloc_r+0xea>
 800b850:	6823      	ldr	r3, [r4, #0]
 800b852:	442b      	add	r3, r5
 800b854:	6023      	str	r3, [r4, #0]
 800b856:	f8d8 3000 	ldr.w	r3, [r8]
 800b85a:	685a      	ldr	r2, [r3, #4]
 800b85c:	bb62      	cbnz	r2, 800b8b8 <_malloc_r+0xdc>
 800b85e:	f8c8 7000 	str.w	r7, [r8]
 800b862:	e00f      	b.n	800b884 <_malloc_r+0xa8>
 800b864:	6822      	ldr	r2, [r4, #0]
 800b866:	1b52      	subs	r2, r2, r5
 800b868:	d420      	bmi.n	800b8ac <_malloc_r+0xd0>
 800b86a:	2a0b      	cmp	r2, #11
 800b86c:	d917      	bls.n	800b89e <_malloc_r+0xc2>
 800b86e:	1961      	adds	r1, r4, r5
 800b870:	42a3      	cmp	r3, r4
 800b872:	6025      	str	r5, [r4, #0]
 800b874:	bf18      	it	ne
 800b876:	6059      	strne	r1, [r3, #4]
 800b878:	6863      	ldr	r3, [r4, #4]
 800b87a:	bf08      	it	eq
 800b87c:	f8c8 1000 	streq.w	r1, [r8]
 800b880:	5162      	str	r2, [r4, r5]
 800b882:	604b      	str	r3, [r1, #4]
 800b884:	4630      	mov	r0, r6
 800b886:	f000 f841 	bl	800b90c <__malloc_unlock>
 800b88a:	f104 000b 	add.w	r0, r4, #11
 800b88e:	1d23      	adds	r3, r4, #4
 800b890:	f020 0007 	bic.w	r0, r0, #7
 800b894:	1ac2      	subs	r2, r0, r3
 800b896:	bf1c      	itt	ne
 800b898:	1a1b      	subne	r3, r3, r0
 800b89a:	50a3      	strne	r3, [r4, r2]
 800b89c:	e7af      	b.n	800b7fe <_malloc_r+0x22>
 800b89e:	6862      	ldr	r2, [r4, #4]
 800b8a0:	42a3      	cmp	r3, r4
 800b8a2:	bf0c      	ite	eq
 800b8a4:	f8c8 2000 	streq.w	r2, [r8]
 800b8a8:	605a      	strne	r2, [r3, #4]
 800b8aa:	e7eb      	b.n	800b884 <_malloc_r+0xa8>
 800b8ac:	4623      	mov	r3, r4
 800b8ae:	6864      	ldr	r4, [r4, #4]
 800b8b0:	e7ae      	b.n	800b810 <_malloc_r+0x34>
 800b8b2:	463c      	mov	r4, r7
 800b8b4:	687f      	ldr	r7, [r7, #4]
 800b8b6:	e7b6      	b.n	800b826 <_malloc_r+0x4a>
 800b8b8:	461a      	mov	r2, r3
 800b8ba:	685b      	ldr	r3, [r3, #4]
 800b8bc:	42a3      	cmp	r3, r4
 800b8be:	d1fb      	bne.n	800b8b8 <_malloc_r+0xdc>
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	6053      	str	r3, [r2, #4]
 800b8c4:	e7de      	b.n	800b884 <_malloc_r+0xa8>
 800b8c6:	230c      	movs	r3, #12
 800b8c8:	6033      	str	r3, [r6, #0]
 800b8ca:	4630      	mov	r0, r6
 800b8cc:	f000 f81e 	bl	800b90c <__malloc_unlock>
 800b8d0:	e794      	b.n	800b7fc <_malloc_r+0x20>
 800b8d2:	6005      	str	r5, [r0, #0]
 800b8d4:	e7d6      	b.n	800b884 <_malloc_r+0xa8>
 800b8d6:	bf00      	nop
 800b8d8:	200006ec 	.word	0x200006ec

0800b8dc <__ascii_mbtowc>:
 800b8dc:	b082      	sub	sp, #8
 800b8de:	b901      	cbnz	r1, 800b8e2 <__ascii_mbtowc+0x6>
 800b8e0:	a901      	add	r1, sp, #4
 800b8e2:	b142      	cbz	r2, 800b8f6 <__ascii_mbtowc+0x1a>
 800b8e4:	b14b      	cbz	r3, 800b8fa <__ascii_mbtowc+0x1e>
 800b8e6:	7813      	ldrb	r3, [r2, #0]
 800b8e8:	600b      	str	r3, [r1, #0]
 800b8ea:	7812      	ldrb	r2, [r2, #0]
 800b8ec:	1e10      	subs	r0, r2, #0
 800b8ee:	bf18      	it	ne
 800b8f0:	2001      	movne	r0, #1
 800b8f2:	b002      	add	sp, #8
 800b8f4:	4770      	bx	lr
 800b8f6:	4610      	mov	r0, r2
 800b8f8:	e7fb      	b.n	800b8f2 <__ascii_mbtowc+0x16>
 800b8fa:	f06f 0001 	mvn.w	r0, #1
 800b8fe:	e7f8      	b.n	800b8f2 <__ascii_mbtowc+0x16>

0800b900 <__malloc_lock>:
 800b900:	4801      	ldr	r0, [pc, #4]	@ (800b908 <__malloc_lock+0x8>)
 800b902:	f7fe bd42 	b.w	800a38a <__retarget_lock_acquire_recursive>
 800b906:	bf00      	nop
 800b908:	200006e4 	.word	0x200006e4

0800b90c <__malloc_unlock>:
 800b90c:	4801      	ldr	r0, [pc, #4]	@ (800b914 <__malloc_unlock+0x8>)
 800b90e:	f7fe bd3d 	b.w	800a38c <__retarget_lock_release_recursive>
 800b912:	bf00      	nop
 800b914:	200006e4 	.word	0x200006e4

0800b918 <_Balloc>:
 800b918:	b570      	push	{r4, r5, r6, lr}
 800b91a:	69c6      	ldr	r6, [r0, #28]
 800b91c:	4604      	mov	r4, r0
 800b91e:	460d      	mov	r5, r1
 800b920:	b976      	cbnz	r6, 800b940 <_Balloc+0x28>
 800b922:	2010      	movs	r0, #16
 800b924:	f7ff ff30 	bl	800b788 <malloc>
 800b928:	4602      	mov	r2, r0
 800b92a:	61e0      	str	r0, [r4, #28]
 800b92c:	b920      	cbnz	r0, 800b938 <_Balloc+0x20>
 800b92e:	4b18      	ldr	r3, [pc, #96]	@ (800b990 <_Balloc+0x78>)
 800b930:	4818      	ldr	r0, [pc, #96]	@ (800b994 <_Balloc+0x7c>)
 800b932:	216b      	movs	r1, #107	@ 0x6b
 800b934:	f000 fed4 	bl	800c6e0 <__assert_func>
 800b938:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b93c:	6006      	str	r6, [r0, #0]
 800b93e:	60c6      	str	r6, [r0, #12]
 800b940:	69e6      	ldr	r6, [r4, #28]
 800b942:	68f3      	ldr	r3, [r6, #12]
 800b944:	b183      	cbz	r3, 800b968 <_Balloc+0x50>
 800b946:	69e3      	ldr	r3, [r4, #28]
 800b948:	68db      	ldr	r3, [r3, #12]
 800b94a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b94e:	b9b8      	cbnz	r0, 800b980 <_Balloc+0x68>
 800b950:	2101      	movs	r1, #1
 800b952:	fa01 f605 	lsl.w	r6, r1, r5
 800b956:	1d72      	adds	r2, r6, #5
 800b958:	0092      	lsls	r2, r2, #2
 800b95a:	4620      	mov	r0, r4
 800b95c:	f000 fede 	bl	800c71c <_calloc_r>
 800b960:	b160      	cbz	r0, 800b97c <_Balloc+0x64>
 800b962:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b966:	e00e      	b.n	800b986 <_Balloc+0x6e>
 800b968:	2221      	movs	r2, #33	@ 0x21
 800b96a:	2104      	movs	r1, #4
 800b96c:	4620      	mov	r0, r4
 800b96e:	f000 fed5 	bl	800c71c <_calloc_r>
 800b972:	69e3      	ldr	r3, [r4, #28]
 800b974:	60f0      	str	r0, [r6, #12]
 800b976:	68db      	ldr	r3, [r3, #12]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d1e4      	bne.n	800b946 <_Balloc+0x2e>
 800b97c:	2000      	movs	r0, #0
 800b97e:	bd70      	pop	{r4, r5, r6, pc}
 800b980:	6802      	ldr	r2, [r0, #0]
 800b982:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b986:	2300      	movs	r3, #0
 800b988:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b98c:	e7f7      	b.n	800b97e <_Balloc+0x66>
 800b98e:	bf00      	nop
 800b990:	0800d06b 	.word	0x0800d06b
 800b994:	0800d14b 	.word	0x0800d14b

0800b998 <_Bfree>:
 800b998:	b570      	push	{r4, r5, r6, lr}
 800b99a:	69c6      	ldr	r6, [r0, #28]
 800b99c:	4605      	mov	r5, r0
 800b99e:	460c      	mov	r4, r1
 800b9a0:	b976      	cbnz	r6, 800b9c0 <_Bfree+0x28>
 800b9a2:	2010      	movs	r0, #16
 800b9a4:	f7ff fef0 	bl	800b788 <malloc>
 800b9a8:	4602      	mov	r2, r0
 800b9aa:	61e8      	str	r0, [r5, #28]
 800b9ac:	b920      	cbnz	r0, 800b9b8 <_Bfree+0x20>
 800b9ae:	4b09      	ldr	r3, [pc, #36]	@ (800b9d4 <_Bfree+0x3c>)
 800b9b0:	4809      	ldr	r0, [pc, #36]	@ (800b9d8 <_Bfree+0x40>)
 800b9b2:	218f      	movs	r1, #143	@ 0x8f
 800b9b4:	f000 fe94 	bl	800c6e0 <__assert_func>
 800b9b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9bc:	6006      	str	r6, [r0, #0]
 800b9be:	60c6      	str	r6, [r0, #12]
 800b9c0:	b13c      	cbz	r4, 800b9d2 <_Bfree+0x3a>
 800b9c2:	69eb      	ldr	r3, [r5, #28]
 800b9c4:	6862      	ldr	r2, [r4, #4]
 800b9c6:	68db      	ldr	r3, [r3, #12]
 800b9c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b9cc:	6021      	str	r1, [r4, #0]
 800b9ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b9d2:	bd70      	pop	{r4, r5, r6, pc}
 800b9d4:	0800d06b 	.word	0x0800d06b
 800b9d8:	0800d14b 	.word	0x0800d14b

0800b9dc <__multadd>:
 800b9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9e0:	690d      	ldr	r5, [r1, #16]
 800b9e2:	4607      	mov	r7, r0
 800b9e4:	460c      	mov	r4, r1
 800b9e6:	461e      	mov	r6, r3
 800b9e8:	f101 0c14 	add.w	ip, r1, #20
 800b9ec:	2000      	movs	r0, #0
 800b9ee:	f8dc 3000 	ldr.w	r3, [ip]
 800b9f2:	b299      	uxth	r1, r3
 800b9f4:	fb02 6101 	mla	r1, r2, r1, r6
 800b9f8:	0c1e      	lsrs	r6, r3, #16
 800b9fa:	0c0b      	lsrs	r3, r1, #16
 800b9fc:	fb02 3306 	mla	r3, r2, r6, r3
 800ba00:	b289      	uxth	r1, r1
 800ba02:	3001      	adds	r0, #1
 800ba04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ba08:	4285      	cmp	r5, r0
 800ba0a:	f84c 1b04 	str.w	r1, [ip], #4
 800ba0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ba12:	dcec      	bgt.n	800b9ee <__multadd+0x12>
 800ba14:	b30e      	cbz	r6, 800ba5a <__multadd+0x7e>
 800ba16:	68a3      	ldr	r3, [r4, #8]
 800ba18:	42ab      	cmp	r3, r5
 800ba1a:	dc19      	bgt.n	800ba50 <__multadd+0x74>
 800ba1c:	6861      	ldr	r1, [r4, #4]
 800ba1e:	4638      	mov	r0, r7
 800ba20:	3101      	adds	r1, #1
 800ba22:	f7ff ff79 	bl	800b918 <_Balloc>
 800ba26:	4680      	mov	r8, r0
 800ba28:	b928      	cbnz	r0, 800ba36 <__multadd+0x5a>
 800ba2a:	4602      	mov	r2, r0
 800ba2c:	4b0c      	ldr	r3, [pc, #48]	@ (800ba60 <__multadd+0x84>)
 800ba2e:	480d      	ldr	r0, [pc, #52]	@ (800ba64 <__multadd+0x88>)
 800ba30:	21ba      	movs	r1, #186	@ 0xba
 800ba32:	f000 fe55 	bl	800c6e0 <__assert_func>
 800ba36:	6922      	ldr	r2, [r4, #16]
 800ba38:	3202      	adds	r2, #2
 800ba3a:	f104 010c 	add.w	r1, r4, #12
 800ba3e:	0092      	lsls	r2, r2, #2
 800ba40:	300c      	adds	r0, #12
 800ba42:	f7fe fca4 	bl	800a38e <memcpy>
 800ba46:	4621      	mov	r1, r4
 800ba48:	4638      	mov	r0, r7
 800ba4a:	f7ff ffa5 	bl	800b998 <_Bfree>
 800ba4e:	4644      	mov	r4, r8
 800ba50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba54:	3501      	adds	r5, #1
 800ba56:	615e      	str	r6, [r3, #20]
 800ba58:	6125      	str	r5, [r4, #16]
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba60:	0800d0da 	.word	0x0800d0da
 800ba64:	0800d14b 	.word	0x0800d14b

0800ba68 <__s2b>:
 800ba68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba6c:	460c      	mov	r4, r1
 800ba6e:	4615      	mov	r5, r2
 800ba70:	461f      	mov	r7, r3
 800ba72:	2209      	movs	r2, #9
 800ba74:	3308      	adds	r3, #8
 800ba76:	4606      	mov	r6, r0
 800ba78:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba7c:	2100      	movs	r1, #0
 800ba7e:	2201      	movs	r2, #1
 800ba80:	429a      	cmp	r2, r3
 800ba82:	db09      	blt.n	800ba98 <__s2b+0x30>
 800ba84:	4630      	mov	r0, r6
 800ba86:	f7ff ff47 	bl	800b918 <_Balloc>
 800ba8a:	b940      	cbnz	r0, 800ba9e <__s2b+0x36>
 800ba8c:	4602      	mov	r2, r0
 800ba8e:	4b19      	ldr	r3, [pc, #100]	@ (800baf4 <__s2b+0x8c>)
 800ba90:	4819      	ldr	r0, [pc, #100]	@ (800baf8 <__s2b+0x90>)
 800ba92:	21d3      	movs	r1, #211	@ 0xd3
 800ba94:	f000 fe24 	bl	800c6e0 <__assert_func>
 800ba98:	0052      	lsls	r2, r2, #1
 800ba9a:	3101      	adds	r1, #1
 800ba9c:	e7f0      	b.n	800ba80 <__s2b+0x18>
 800ba9e:	9b08      	ldr	r3, [sp, #32]
 800baa0:	6143      	str	r3, [r0, #20]
 800baa2:	2d09      	cmp	r5, #9
 800baa4:	f04f 0301 	mov.w	r3, #1
 800baa8:	6103      	str	r3, [r0, #16]
 800baaa:	dd16      	ble.n	800bada <__s2b+0x72>
 800baac:	f104 0909 	add.w	r9, r4, #9
 800bab0:	46c8      	mov	r8, r9
 800bab2:	442c      	add	r4, r5
 800bab4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bab8:	4601      	mov	r1, r0
 800baba:	3b30      	subs	r3, #48	@ 0x30
 800babc:	220a      	movs	r2, #10
 800babe:	4630      	mov	r0, r6
 800bac0:	f7ff ff8c 	bl	800b9dc <__multadd>
 800bac4:	45a0      	cmp	r8, r4
 800bac6:	d1f5      	bne.n	800bab4 <__s2b+0x4c>
 800bac8:	f1a5 0408 	sub.w	r4, r5, #8
 800bacc:	444c      	add	r4, r9
 800bace:	1b2d      	subs	r5, r5, r4
 800bad0:	1963      	adds	r3, r4, r5
 800bad2:	42bb      	cmp	r3, r7
 800bad4:	db04      	blt.n	800bae0 <__s2b+0x78>
 800bad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bada:	340a      	adds	r4, #10
 800badc:	2509      	movs	r5, #9
 800bade:	e7f6      	b.n	800bace <__s2b+0x66>
 800bae0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bae4:	4601      	mov	r1, r0
 800bae6:	3b30      	subs	r3, #48	@ 0x30
 800bae8:	220a      	movs	r2, #10
 800baea:	4630      	mov	r0, r6
 800baec:	f7ff ff76 	bl	800b9dc <__multadd>
 800baf0:	e7ee      	b.n	800bad0 <__s2b+0x68>
 800baf2:	bf00      	nop
 800baf4:	0800d0da 	.word	0x0800d0da
 800baf8:	0800d14b 	.word	0x0800d14b

0800bafc <__hi0bits>:
 800bafc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bb00:	4603      	mov	r3, r0
 800bb02:	bf36      	itet	cc
 800bb04:	0403      	lslcc	r3, r0, #16
 800bb06:	2000      	movcs	r0, #0
 800bb08:	2010      	movcc	r0, #16
 800bb0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bb0e:	bf3c      	itt	cc
 800bb10:	021b      	lslcc	r3, r3, #8
 800bb12:	3008      	addcc	r0, #8
 800bb14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb18:	bf3c      	itt	cc
 800bb1a:	011b      	lslcc	r3, r3, #4
 800bb1c:	3004      	addcc	r0, #4
 800bb1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb22:	bf3c      	itt	cc
 800bb24:	009b      	lslcc	r3, r3, #2
 800bb26:	3002      	addcc	r0, #2
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	db05      	blt.n	800bb38 <__hi0bits+0x3c>
 800bb2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bb30:	f100 0001 	add.w	r0, r0, #1
 800bb34:	bf08      	it	eq
 800bb36:	2020      	moveq	r0, #32
 800bb38:	4770      	bx	lr

0800bb3a <__lo0bits>:
 800bb3a:	6803      	ldr	r3, [r0, #0]
 800bb3c:	4602      	mov	r2, r0
 800bb3e:	f013 0007 	ands.w	r0, r3, #7
 800bb42:	d00b      	beq.n	800bb5c <__lo0bits+0x22>
 800bb44:	07d9      	lsls	r1, r3, #31
 800bb46:	d421      	bmi.n	800bb8c <__lo0bits+0x52>
 800bb48:	0798      	lsls	r0, r3, #30
 800bb4a:	bf49      	itett	mi
 800bb4c:	085b      	lsrmi	r3, r3, #1
 800bb4e:	089b      	lsrpl	r3, r3, #2
 800bb50:	2001      	movmi	r0, #1
 800bb52:	6013      	strmi	r3, [r2, #0]
 800bb54:	bf5c      	itt	pl
 800bb56:	6013      	strpl	r3, [r2, #0]
 800bb58:	2002      	movpl	r0, #2
 800bb5a:	4770      	bx	lr
 800bb5c:	b299      	uxth	r1, r3
 800bb5e:	b909      	cbnz	r1, 800bb64 <__lo0bits+0x2a>
 800bb60:	0c1b      	lsrs	r3, r3, #16
 800bb62:	2010      	movs	r0, #16
 800bb64:	b2d9      	uxtb	r1, r3
 800bb66:	b909      	cbnz	r1, 800bb6c <__lo0bits+0x32>
 800bb68:	3008      	adds	r0, #8
 800bb6a:	0a1b      	lsrs	r3, r3, #8
 800bb6c:	0719      	lsls	r1, r3, #28
 800bb6e:	bf04      	itt	eq
 800bb70:	091b      	lsreq	r3, r3, #4
 800bb72:	3004      	addeq	r0, #4
 800bb74:	0799      	lsls	r1, r3, #30
 800bb76:	bf04      	itt	eq
 800bb78:	089b      	lsreq	r3, r3, #2
 800bb7a:	3002      	addeq	r0, #2
 800bb7c:	07d9      	lsls	r1, r3, #31
 800bb7e:	d403      	bmi.n	800bb88 <__lo0bits+0x4e>
 800bb80:	085b      	lsrs	r3, r3, #1
 800bb82:	f100 0001 	add.w	r0, r0, #1
 800bb86:	d003      	beq.n	800bb90 <__lo0bits+0x56>
 800bb88:	6013      	str	r3, [r2, #0]
 800bb8a:	4770      	bx	lr
 800bb8c:	2000      	movs	r0, #0
 800bb8e:	4770      	bx	lr
 800bb90:	2020      	movs	r0, #32
 800bb92:	4770      	bx	lr

0800bb94 <__i2b>:
 800bb94:	b510      	push	{r4, lr}
 800bb96:	460c      	mov	r4, r1
 800bb98:	2101      	movs	r1, #1
 800bb9a:	f7ff febd 	bl	800b918 <_Balloc>
 800bb9e:	4602      	mov	r2, r0
 800bba0:	b928      	cbnz	r0, 800bbae <__i2b+0x1a>
 800bba2:	4b05      	ldr	r3, [pc, #20]	@ (800bbb8 <__i2b+0x24>)
 800bba4:	4805      	ldr	r0, [pc, #20]	@ (800bbbc <__i2b+0x28>)
 800bba6:	f240 1145 	movw	r1, #325	@ 0x145
 800bbaa:	f000 fd99 	bl	800c6e0 <__assert_func>
 800bbae:	2301      	movs	r3, #1
 800bbb0:	6144      	str	r4, [r0, #20]
 800bbb2:	6103      	str	r3, [r0, #16]
 800bbb4:	bd10      	pop	{r4, pc}
 800bbb6:	bf00      	nop
 800bbb8:	0800d0da 	.word	0x0800d0da
 800bbbc:	0800d14b 	.word	0x0800d14b

0800bbc0 <__multiply>:
 800bbc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc4:	4617      	mov	r7, r2
 800bbc6:	690a      	ldr	r2, [r1, #16]
 800bbc8:	693b      	ldr	r3, [r7, #16]
 800bbca:	429a      	cmp	r2, r3
 800bbcc:	bfa8      	it	ge
 800bbce:	463b      	movge	r3, r7
 800bbd0:	4689      	mov	r9, r1
 800bbd2:	bfa4      	itt	ge
 800bbd4:	460f      	movge	r7, r1
 800bbd6:	4699      	movge	r9, r3
 800bbd8:	693d      	ldr	r5, [r7, #16]
 800bbda:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	6879      	ldr	r1, [r7, #4]
 800bbe2:	eb05 060a 	add.w	r6, r5, sl
 800bbe6:	42b3      	cmp	r3, r6
 800bbe8:	b085      	sub	sp, #20
 800bbea:	bfb8      	it	lt
 800bbec:	3101      	addlt	r1, #1
 800bbee:	f7ff fe93 	bl	800b918 <_Balloc>
 800bbf2:	b930      	cbnz	r0, 800bc02 <__multiply+0x42>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	4b41      	ldr	r3, [pc, #260]	@ (800bcfc <__multiply+0x13c>)
 800bbf8:	4841      	ldr	r0, [pc, #260]	@ (800bd00 <__multiply+0x140>)
 800bbfa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bbfe:	f000 fd6f 	bl	800c6e0 <__assert_func>
 800bc02:	f100 0414 	add.w	r4, r0, #20
 800bc06:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bc0a:	4623      	mov	r3, r4
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	4573      	cmp	r3, lr
 800bc10:	d320      	bcc.n	800bc54 <__multiply+0x94>
 800bc12:	f107 0814 	add.w	r8, r7, #20
 800bc16:	f109 0114 	add.w	r1, r9, #20
 800bc1a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bc1e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bc22:	9302      	str	r3, [sp, #8]
 800bc24:	1beb      	subs	r3, r5, r7
 800bc26:	3b15      	subs	r3, #21
 800bc28:	f023 0303 	bic.w	r3, r3, #3
 800bc2c:	3304      	adds	r3, #4
 800bc2e:	3715      	adds	r7, #21
 800bc30:	42bd      	cmp	r5, r7
 800bc32:	bf38      	it	cc
 800bc34:	2304      	movcc	r3, #4
 800bc36:	9301      	str	r3, [sp, #4]
 800bc38:	9b02      	ldr	r3, [sp, #8]
 800bc3a:	9103      	str	r1, [sp, #12]
 800bc3c:	428b      	cmp	r3, r1
 800bc3e:	d80c      	bhi.n	800bc5a <__multiply+0x9a>
 800bc40:	2e00      	cmp	r6, #0
 800bc42:	dd03      	ble.n	800bc4c <__multiply+0x8c>
 800bc44:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d055      	beq.n	800bcf8 <__multiply+0x138>
 800bc4c:	6106      	str	r6, [r0, #16]
 800bc4e:	b005      	add	sp, #20
 800bc50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc54:	f843 2b04 	str.w	r2, [r3], #4
 800bc58:	e7d9      	b.n	800bc0e <__multiply+0x4e>
 800bc5a:	f8b1 a000 	ldrh.w	sl, [r1]
 800bc5e:	f1ba 0f00 	cmp.w	sl, #0
 800bc62:	d01f      	beq.n	800bca4 <__multiply+0xe4>
 800bc64:	46c4      	mov	ip, r8
 800bc66:	46a1      	mov	r9, r4
 800bc68:	2700      	movs	r7, #0
 800bc6a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bc6e:	f8d9 3000 	ldr.w	r3, [r9]
 800bc72:	fa1f fb82 	uxth.w	fp, r2
 800bc76:	b29b      	uxth	r3, r3
 800bc78:	fb0a 330b 	mla	r3, sl, fp, r3
 800bc7c:	443b      	add	r3, r7
 800bc7e:	f8d9 7000 	ldr.w	r7, [r9]
 800bc82:	0c12      	lsrs	r2, r2, #16
 800bc84:	0c3f      	lsrs	r7, r7, #16
 800bc86:	fb0a 7202 	mla	r2, sl, r2, r7
 800bc8a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bc8e:	b29b      	uxth	r3, r3
 800bc90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc94:	4565      	cmp	r5, ip
 800bc96:	f849 3b04 	str.w	r3, [r9], #4
 800bc9a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bc9e:	d8e4      	bhi.n	800bc6a <__multiply+0xaa>
 800bca0:	9b01      	ldr	r3, [sp, #4]
 800bca2:	50e7      	str	r7, [r4, r3]
 800bca4:	9b03      	ldr	r3, [sp, #12]
 800bca6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bcaa:	3104      	adds	r1, #4
 800bcac:	f1b9 0f00 	cmp.w	r9, #0
 800bcb0:	d020      	beq.n	800bcf4 <__multiply+0x134>
 800bcb2:	6823      	ldr	r3, [r4, #0]
 800bcb4:	4647      	mov	r7, r8
 800bcb6:	46a4      	mov	ip, r4
 800bcb8:	f04f 0a00 	mov.w	sl, #0
 800bcbc:	f8b7 b000 	ldrh.w	fp, [r7]
 800bcc0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bcc4:	fb09 220b 	mla	r2, r9, fp, r2
 800bcc8:	4452      	add	r2, sl
 800bcca:	b29b      	uxth	r3, r3
 800bccc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bcd0:	f84c 3b04 	str.w	r3, [ip], #4
 800bcd4:	f857 3b04 	ldr.w	r3, [r7], #4
 800bcd8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bcdc:	f8bc 3000 	ldrh.w	r3, [ip]
 800bce0:	fb09 330a 	mla	r3, r9, sl, r3
 800bce4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bce8:	42bd      	cmp	r5, r7
 800bcea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bcee:	d8e5      	bhi.n	800bcbc <__multiply+0xfc>
 800bcf0:	9a01      	ldr	r2, [sp, #4]
 800bcf2:	50a3      	str	r3, [r4, r2]
 800bcf4:	3404      	adds	r4, #4
 800bcf6:	e79f      	b.n	800bc38 <__multiply+0x78>
 800bcf8:	3e01      	subs	r6, #1
 800bcfa:	e7a1      	b.n	800bc40 <__multiply+0x80>
 800bcfc:	0800d0da 	.word	0x0800d0da
 800bd00:	0800d14b 	.word	0x0800d14b

0800bd04 <__pow5mult>:
 800bd04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd08:	4615      	mov	r5, r2
 800bd0a:	f012 0203 	ands.w	r2, r2, #3
 800bd0e:	4607      	mov	r7, r0
 800bd10:	460e      	mov	r6, r1
 800bd12:	d007      	beq.n	800bd24 <__pow5mult+0x20>
 800bd14:	4c25      	ldr	r4, [pc, #148]	@ (800bdac <__pow5mult+0xa8>)
 800bd16:	3a01      	subs	r2, #1
 800bd18:	2300      	movs	r3, #0
 800bd1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd1e:	f7ff fe5d 	bl	800b9dc <__multadd>
 800bd22:	4606      	mov	r6, r0
 800bd24:	10ad      	asrs	r5, r5, #2
 800bd26:	d03d      	beq.n	800bda4 <__pow5mult+0xa0>
 800bd28:	69fc      	ldr	r4, [r7, #28]
 800bd2a:	b97c      	cbnz	r4, 800bd4c <__pow5mult+0x48>
 800bd2c:	2010      	movs	r0, #16
 800bd2e:	f7ff fd2b 	bl	800b788 <malloc>
 800bd32:	4602      	mov	r2, r0
 800bd34:	61f8      	str	r0, [r7, #28]
 800bd36:	b928      	cbnz	r0, 800bd44 <__pow5mult+0x40>
 800bd38:	4b1d      	ldr	r3, [pc, #116]	@ (800bdb0 <__pow5mult+0xac>)
 800bd3a:	481e      	ldr	r0, [pc, #120]	@ (800bdb4 <__pow5mult+0xb0>)
 800bd3c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bd40:	f000 fcce 	bl	800c6e0 <__assert_func>
 800bd44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd48:	6004      	str	r4, [r0, #0]
 800bd4a:	60c4      	str	r4, [r0, #12]
 800bd4c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bd50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bd54:	b94c      	cbnz	r4, 800bd6a <__pow5mult+0x66>
 800bd56:	f240 2171 	movw	r1, #625	@ 0x271
 800bd5a:	4638      	mov	r0, r7
 800bd5c:	f7ff ff1a 	bl	800bb94 <__i2b>
 800bd60:	2300      	movs	r3, #0
 800bd62:	f8c8 0008 	str.w	r0, [r8, #8]
 800bd66:	4604      	mov	r4, r0
 800bd68:	6003      	str	r3, [r0, #0]
 800bd6a:	f04f 0900 	mov.w	r9, #0
 800bd6e:	07eb      	lsls	r3, r5, #31
 800bd70:	d50a      	bpl.n	800bd88 <__pow5mult+0x84>
 800bd72:	4631      	mov	r1, r6
 800bd74:	4622      	mov	r2, r4
 800bd76:	4638      	mov	r0, r7
 800bd78:	f7ff ff22 	bl	800bbc0 <__multiply>
 800bd7c:	4631      	mov	r1, r6
 800bd7e:	4680      	mov	r8, r0
 800bd80:	4638      	mov	r0, r7
 800bd82:	f7ff fe09 	bl	800b998 <_Bfree>
 800bd86:	4646      	mov	r6, r8
 800bd88:	106d      	asrs	r5, r5, #1
 800bd8a:	d00b      	beq.n	800bda4 <__pow5mult+0xa0>
 800bd8c:	6820      	ldr	r0, [r4, #0]
 800bd8e:	b938      	cbnz	r0, 800bda0 <__pow5mult+0x9c>
 800bd90:	4622      	mov	r2, r4
 800bd92:	4621      	mov	r1, r4
 800bd94:	4638      	mov	r0, r7
 800bd96:	f7ff ff13 	bl	800bbc0 <__multiply>
 800bd9a:	6020      	str	r0, [r4, #0]
 800bd9c:	f8c0 9000 	str.w	r9, [r0]
 800bda0:	4604      	mov	r4, r0
 800bda2:	e7e4      	b.n	800bd6e <__pow5mult+0x6a>
 800bda4:	4630      	mov	r0, r6
 800bda6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdaa:	bf00      	nop
 800bdac:	0800d34c 	.word	0x0800d34c
 800bdb0:	0800d06b 	.word	0x0800d06b
 800bdb4:	0800d14b 	.word	0x0800d14b

0800bdb8 <__lshift>:
 800bdb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdbc:	460c      	mov	r4, r1
 800bdbe:	6849      	ldr	r1, [r1, #4]
 800bdc0:	6923      	ldr	r3, [r4, #16]
 800bdc2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bdc6:	68a3      	ldr	r3, [r4, #8]
 800bdc8:	4607      	mov	r7, r0
 800bdca:	4691      	mov	r9, r2
 800bdcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bdd0:	f108 0601 	add.w	r6, r8, #1
 800bdd4:	42b3      	cmp	r3, r6
 800bdd6:	db0b      	blt.n	800bdf0 <__lshift+0x38>
 800bdd8:	4638      	mov	r0, r7
 800bdda:	f7ff fd9d 	bl	800b918 <_Balloc>
 800bdde:	4605      	mov	r5, r0
 800bde0:	b948      	cbnz	r0, 800bdf6 <__lshift+0x3e>
 800bde2:	4602      	mov	r2, r0
 800bde4:	4b28      	ldr	r3, [pc, #160]	@ (800be88 <__lshift+0xd0>)
 800bde6:	4829      	ldr	r0, [pc, #164]	@ (800be8c <__lshift+0xd4>)
 800bde8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bdec:	f000 fc78 	bl	800c6e0 <__assert_func>
 800bdf0:	3101      	adds	r1, #1
 800bdf2:	005b      	lsls	r3, r3, #1
 800bdf4:	e7ee      	b.n	800bdd4 <__lshift+0x1c>
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	f100 0114 	add.w	r1, r0, #20
 800bdfc:	f100 0210 	add.w	r2, r0, #16
 800be00:	4618      	mov	r0, r3
 800be02:	4553      	cmp	r3, sl
 800be04:	db33      	blt.n	800be6e <__lshift+0xb6>
 800be06:	6920      	ldr	r0, [r4, #16]
 800be08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be0c:	f104 0314 	add.w	r3, r4, #20
 800be10:	f019 091f 	ands.w	r9, r9, #31
 800be14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800be1c:	d02b      	beq.n	800be76 <__lshift+0xbe>
 800be1e:	f1c9 0e20 	rsb	lr, r9, #32
 800be22:	468a      	mov	sl, r1
 800be24:	2200      	movs	r2, #0
 800be26:	6818      	ldr	r0, [r3, #0]
 800be28:	fa00 f009 	lsl.w	r0, r0, r9
 800be2c:	4310      	orrs	r0, r2
 800be2e:	f84a 0b04 	str.w	r0, [sl], #4
 800be32:	f853 2b04 	ldr.w	r2, [r3], #4
 800be36:	459c      	cmp	ip, r3
 800be38:	fa22 f20e 	lsr.w	r2, r2, lr
 800be3c:	d8f3      	bhi.n	800be26 <__lshift+0x6e>
 800be3e:	ebac 0304 	sub.w	r3, ip, r4
 800be42:	3b15      	subs	r3, #21
 800be44:	f023 0303 	bic.w	r3, r3, #3
 800be48:	3304      	adds	r3, #4
 800be4a:	f104 0015 	add.w	r0, r4, #21
 800be4e:	4560      	cmp	r0, ip
 800be50:	bf88      	it	hi
 800be52:	2304      	movhi	r3, #4
 800be54:	50ca      	str	r2, [r1, r3]
 800be56:	b10a      	cbz	r2, 800be5c <__lshift+0xa4>
 800be58:	f108 0602 	add.w	r6, r8, #2
 800be5c:	3e01      	subs	r6, #1
 800be5e:	4638      	mov	r0, r7
 800be60:	612e      	str	r6, [r5, #16]
 800be62:	4621      	mov	r1, r4
 800be64:	f7ff fd98 	bl	800b998 <_Bfree>
 800be68:	4628      	mov	r0, r5
 800be6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be6e:	f842 0f04 	str.w	r0, [r2, #4]!
 800be72:	3301      	adds	r3, #1
 800be74:	e7c5      	b.n	800be02 <__lshift+0x4a>
 800be76:	3904      	subs	r1, #4
 800be78:	f853 2b04 	ldr.w	r2, [r3], #4
 800be7c:	f841 2f04 	str.w	r2, [r1, #4]!
 800be80:	459c      	cmp	ip, r3
 800be82:	d8f9      	bhi.n	800be78 <__lshift+0xc0>
 800be84:	e7ea      	b.n	800be5c <__lshift+0xa4>
 800be86:	bf00      	nop
 800be88:	0800d0da 	.word	0x0800d0da
 800be8c:	0800d14b 	.word	0x0800d14b

0800be90 <__mcmp>:
 800be90:	690a      	ldr	r2, [r1, #16]
 800be92:	4603      	mov	r3, r0
 800be94:	6900      	ldr	r0, [r0, #16]
 800be96:	1a80      	subs	r0, r0, r2
 800be98:	b530      	push	{r4, r5, lr}
 800be9a:	d10e      	bne.n	800beba <__mcmp+0x2a>
 800be9c:	3314      	adds	r3, #20
 800be9e:	3114      	adds	r1, #20
 800bea0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bea4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bea8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800beac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800beb0:	4295      	cmp	r5, r2
 800beb2:	d003      	beq.n	800bebc <__mcmp+0x2c>
 800beb4:	d205      	bcs.n	800bec2 <__mcmp+0x32>
 800beb6:	f04f 30ff 	mov.w	r0, #4294967295
 800beba:	bd30      	pop	{r4, r5, pc}
 800bebc:	42a3      	cmp	r3, r4
 800bebe:	d3f3      	bcc.n	800bea8 <__mcmp+0x18>
 800bec0:	e7fb      	b.n	800beba <__mcmp+0x2a>
 800bec2:	2001      	movs	r0, #1
 800bec4:	e7f9      	b.n	800beba <__mcmp+0x2a>
	...

0800bec8 <__mdiff>:
 800bec8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800becc:	4689      	mov	r9, r1
 800bece:	4606      	mov	r6, r0
 800bed0:	4611      	mov	r1, r2
 800bed2:	4648      	mov	r0, r9
 800bed4:	4614      	mov	r4, r2
 800bed6:	f7ff ffdb 	bl	800be90 <__mcmp>
 800beda:	1e05      	subs	r5, r0, #0
 800bedc:	d112      	bne.n	800bf04 <__mdiff+0x3c>
 800bede:	4629      	mov	r1, r5
 800bee0:	4630      	mov	r0, r6
 800bee2:	f7ff fd19 	bl	800b918 <_Balloc>
 800bee6:	4602      	mov	r2, r0
 800bee8:	b928      	cbnz	r0, 800bef6 <__mdiff+0x2e>
 800beea:	4b3f      	ldr	r3, [pc, #252]	@ (800bfe8 <__mdiff+0x120>)
 800beec:	f240 2137 	movw	r1, #567	@ 0x237
 800bef0:	483e      	ldr	r0, [pc, #248]	@ (800bfec <__mdiff+0x124>)
 800bef2:	f000 fbf5 	bl	800c6e0 <__assert_func>
 800bef6:	2301      	movs	r3, #1
 800bef8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800befc:	4610      	mov	r0, r2
 800befe:	b003      	add	sp, #12
 800bf00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf04:	bfbc      	itt	lt
 800bf06:	464b      	movlt	r3, r9
 800bf08:	46a1      	movlt	r9, r4
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bf10:	bfba      	itte	lt
 800bf12:	461c      	movlt	r4, r3
 800bf14:	2501      	movlt	r5, #1
 800bf16:	2500      	movge	r5, #0
 800bf18:	f7ff fcfe 	bl	800b918 <_Balloc>
 800bf1c:	4602      	mov	r2, r0
 800bf1e:	b918      	cbnz	r0, 800bf28 <__mdiff+0x60>
 800bf20:	4b31      	ldr	r3, [pc, #196]	@ (800bfe8 <__mdiff+0x120>)
 800bf22:	f240 2145 	movw	r1, #581	@ 0x245
 800bf26:	e7e3      	b.n	800bef0 <__mdiff+0x28>
 800bf28:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bf2c:	6926      	ldr	r6, [r4, #16]
 800bf2e:	60c5      	str	r5, [r0, #12]
 800bf30:	f109 0310 	add.w	r3, r9, #16
 800bf34:	f109 0514 	add.w	r5, r9, #20
 800bf38:	f104 0e14 	add.w	lr, r4, #20
 800bf3c:	f100 0b14 	add.w	fp, r0, #20
 800bf40:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bf44:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bf48:	9301      	str	r3, [sp, #4]
 800bf4a:	46d9      	mov	r9, fp
 800bf4c:	f04f 0c00 	mov.w	ip, #0
 800bf50:	9b01      	ldr	r3, [sp, #4]
 800bf52:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bf56:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bf5a:	9301      	str	r3, [sp, #4]
 800bf5c:	fa1f f38a 	uxth.w	r3, sl
 800bf60:	4619      	mov	r1, r3
 800bf62:	b283      	uxth	r3, r0
 800bf64:	1acb      	subs	r3, r1, r3
 800bf66:	0c00      	lsrs	r0, r0, #16
 800bf68:	4463      	add	r3, ip
 800bf6a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bf6e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bf72:	b29b      	uxth	r3, r3
 800bf74:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bf78:	4576      	cmp	r6, lr
 800bf7a:	f849 3b04 	str.w	r3, [r9], #4
 800bf7e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bf82:	d8e5      	bhi.n	800bf50 <__mdiff+0x88>
 800bf84:	1b33      	subs	r3, r6, r4
 800bf86:	3b15      	subs	r3, #21
 800bf88:	f023 0303 	bic.w	r3, r3, #3
 800bf8c:	3415      	adds	r4, #21
 800bf8e:	3304      	adds	r3, #4
 800bf90:	42a6      	cmp	r6, r4
 800bf92:	bf38      	it	cc
 800bf94:	2304      	movcc	r3, #4
 800bf96:	441d      	add	r5, r3
 800bf98:	445b      	add	r3, fp
 800bf9a:	461e      	mov	r6, r3
 800bf9c:	462c      	mov	r4, r5
 800bf9e:	4544      	cmp	r4, r8
 800bfa0:	d30e      	bcc.n	800bfc0 <__mdiff+0xf8>
 800bfa2:	f108 0103 	add.w	r1, r8, #3
 800bfa6:	1b49      	subs	r1, r1, r5
 800bfa8:	f021 0103 	bic.w	r1, r1, #3
 800bfac:	3d03      	subs	r5, #3
 800bfae:	45a8      	cmp	r8, r5
 800bfb0:	bf38      	it	cc
 800bfb2:	2100      	movcc	r1, #0
 800bfb4:	440b      	add	r3, r1
 800bfb6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bfba:	b191      	cbz	r1, 800bfe2 <__mdiff+0x11a>
 800bfbc:	6117      	str	r7, [r2, #16]
 800bfbe:	e79d      	b.n	800befc <__mdiff+0x34>
 800bfc0:	f854 1b04 	ldr.w	r1, [r4], #4
 800bfc4:	46e6      	mov	lr, ip
 800bfc6:	0c08      	lsrs	r0, r1, #16
 800bfc8:	fa1c fc81 	uxtah	ip, ip, r1
 800bfcc:	4471      	add	r1, lr
 800bfce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bfd2:	b289      	uxth	r1, r1
 800bfd4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bfd8:	f846 1b04 	str.w	r1, [r6], #4
 800bfdc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bfe0:	e7dd      	b.n	800bf9e <__mdiff+0xd6>
 800bfe2:	3f01      	subs	r7, #1
 800bfe4:	e7e7      	b.n	800bfb6 <__mdiff+0xee>
 800bfe6:	bf00      	nop
 800bfe8:	0800d0da 	.word	0x0800d0da
 800bfec:	0800d14b 	.word	0x0800d14b

0800bff0 <__ulp>:
 800bff0:	b082      	sub	sp, #8
 800bff2:	ed8d 0b00 	vstr	d0, [sp]
 800bff6:	9a01      	ldr	r2, [sp, #4]
 800bff8:	4b0f      	ldr	r3, [pc, #60]	@ (800c038 <__ulp+0x48>)
 800bffa:	4013      	ands	r3, r2
 800bffc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c000:	2b00      	cmp	r3, #0
 800c002:	dc08      	bgt.n	800c016 <__ulp+0x26>
 800c004:	425b      	negs	r3, r3
 800c006:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c00a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c00e:	da04      	bge.n	800c01a <__ulp+0x2a>
 800c010:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c014:	4113      	asrs	r3, r2
 800c016:	2200      	movs	r2, #0
 800c018:	e008      	b.n	800c02c <__ulp+0x3c>
 800c01a:	f1a2 0314 	sub.w	r3, r2, #20
 800c01e:	2b1e      	cmp	r3, #30
 800c020:	bfda      	itte	le
 800c022:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c026:	40da      	lsrle	r2, r3
 800c028:	2201      	movgt	r2, #1
 800c02a:	2300      	movs	r3, #0
 800c02c:	4619      	mov	r1, r3
 800c02e:	4610      	mov	r0, r2
 800c030:	ec41 0b10 	vmov	d0, r0, r1
 800c034:	b002      	add	sp, #8
 800c036:	4770      	bx	lr
 800c038:	7ff00000 	.word	0x7ff00000

0800c03c <__b2d>:
 800c03c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c040:	6906      	ldr	r6, [r0, #16]
 800c042:	f100 0814 	add.w	r8, r0, #20
 800c046:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c04a:	1f37      	subs	r7, r6, #4
 800c04c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c050:	4610      	mov	r0, r2
 800c052:	f7ff fd53 	bl	800bafc <__hi0bits>
 800c056:	f1c0 0320 	rsb	r3, r0, #32
 800c05a:	280a      	cmp	r0, #10
 800c05c:	600b      	str	r3, [r1, #0]
 800c05e:	491b      	ldr	r1, [pc, #108]	@ (800c0cc <__b2d+0x90>)
 800c060:	dc15      	bgt.n	800c08e <__b2d+0x52>
 800c062:	f1c0 0c0b 	rsb	ip, r0, #11
 800c066:	fa22 f30c 	lsr.w	r3, r2, ip
 800c06a:	45b8      	cmp	r8, r7
 800c06c:	ea43 0501 	orr.w	r5, r3, r1
 800c070:	bf34      	ite	cc
 800c072:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c076:	2300      	movcs	r3, #0
 800c078:	3015      	adds	r0, #21
 800c07a:	fa02 f000 	lsl.w	r0, r2, r0
 800c07e:	fa23 f30c 	lsr.w	r3, r3, ip
 800c082:	4303      	orrs	r3, r0
 800c084:	461c      	mov	r4, r3
 800c086:	ec45 4b10 	vmov	d0, r4, r5
 800c08a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c08e:	45b8      	cmp	r8, r7
 800c090:	bf3a      	itte	cc
 800c092:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c096:	f1a6 0708 	subcc.w	r7, r6, #8
 800c09a:	2300      	movcs	r3, #0
 800c09c:	380b      	subs	r0, #11
 800c09e:	d012      	beq.n	800c0c6 <__b2d+0x8a>
 800c0a0:	f1c0 0120 	rsb	r1, r0, #32
 800c0a4:	fa23 f401 	lsr.w	r4, r3, r1
 800c0a8:	4082      	lsls	r2, r0
 800c0aa:	4322      	orrs	r2, r4
 800c0ac:	4547      	cmp	r7, r8
 800c0ae:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c0b2:	bf8c      	ite	hi
 800c0b4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c0b8:	2200      	movls	r2, #0
 800c0ba:	4083      	lsls	r3, r0
 800c0bc:	40ca      	lsrs	r2, r1
 800c0be:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c0c2:	4313      	orrs	r3, r2
 800c0c4:	e7de      	b.n	800c084 <__b2d+0x48>
 800c0c6:	ea42 0501 	orr.w	r5, r2, r1
 800c0ca:	e7db      	b.n	800c084 <__b2d+0x48>
 800c0cc:	3ff00000 	.word	0x3ff00000

0800c0d0 <__d2b>:
 800c0d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c0d4:	460f      	mov	r7, r1
 800c0d6:	2101      	movs	r1, #1
 800c0d8:	ec59 8b10 	vmov	r8, r9, d0
 800c0dc:	4616      	mov	r6, r2
 800c0de:	f7ff fc1b 	bl	800b918 <_Balloc>
 800c0e2:	4604      	mov	r4, r0
 800c0e4:	b930      	cbnz	r0, 800c0f4 <__d2b+0x24>
 800c0e6:	4602      	mov	r2, r0
 800c0e8:	4b23      	ldr	r3, [pc, #140]	@ (800c178 <__d2b+0xa8>)
 800c0ea:	4824      	ldr	r0, [pc, #144]	@ (800c17c <__d2b+0xac>)
 800c0ec:	f240 310f 	movw	r1, #783	@ 0x30f
 800c0f0:	f000 faf6 	bl	800c6e0 <__assert_func>
 800c0f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c0f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c0fc:	b10d      	cbz	r5, 800c102 <__d2b+0x32>
 800c0fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c102:	9301      	str	r3, [sp, #4]
 800c104:	f1b8 0300 	subs.w	r3, r8, #0
 800c108:	d023      	beq.n	800c152 <__d2b+0x82>
 800c10a:	4668      	mov	r0, sp
 800c10c:	9300      	str	r3, [sp, #0]
 800c10e:	f7ff fd14 	bl	800bb3a <__lo0bits>
 800c112:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c116:	b1d0      	cbz	r0, 800c14e <__d2b+0x7e>
 800c118:	f1c0 0320 	rsb	r3, r0, #32
 800c11c:	fa02 f303 	lsl.w	r3, r2, r3
 800c120:	430b      	orrs	r3, r1
 800c122:	40c2      	lsrs	r2, r0
 800c124:	6163      	str	r3, [r4, #20]
 800c126:	9201      	str	r2, [sp, #4]
 800c128:	9b01      	ldr	r3, [sp, #4]
 800c12a:	61a3      	str	r3, [r4, #24]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	bf0c      	ite	eq
 800c130:	2201      	moveq	r2, #1
 800c132:	2202      	movne	r2, #2
 800c134:	6122      	str	r2, [r4, #16]
 800c136:	b1a5      	cbz	r5, 800c162 <__d2b+0x92>
 800c138:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c13c:	4405      	add	r5, r0
 800c13e:	603d      	str	r5, [r7, #0]
 800c140:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c144:	6030      	str	r0, [r6, #0]
 800c146:	4620      	mov	r0, r4
 800c148:	b003      	add	sp, #12
 800c14a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c14e:	6161      	str	r1, [r4, #20]
 800c150:	e7ea      	b.n	800c128 <__d2b+0x58>
 800c152:	a801      	add	r0, sp, #4
 800c154:	f7ff fcf1 	bl	800bb3a <__lo0bits>
 800c158:	9b01      	ldr	r3, [sp, #4]
 800c15a:	6163      	str	r3, [r4, #20]
 800c15c:	3020      	adds	r0, #32
 800c15e:	2201      	movs	r2, #1
 800c160:	e7e8      	b.n	800c134 <__d2b+0x64>
 800c162:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c166:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c16a:	6038      	str	r0, [r7, #0]
 800c16c:	6918      	ldr	r0, [r3, #16]
 800c16e:	f7ff fcc5 	bl	800bafc <__hi0bits>
 800c172:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c176:	e7e5      	b.n	800c144 <__d2b+0x74>
 800c178:	0800d0da 	.word	0x0800d0da
 800c17c:	0800d14b 	.word	0x0800d14b

0800c180 <__ratio>:
 800c180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c184:	b085      	sub	sp, #20
 800c186:	e9cd 1000 	strd	r1, r0, [sp]
 800c18a:	a902      	add	r1, sp, #8
 800c18c:	f7ff ff56 	bl	800c03c <__b2d>
 800c190:	9800      	ldr	r0, [sp, #0]
 800c192:	a903      	add	r1, sp, #12
 800c194:	ec55 4b10 	vmov	r4, r5, d0
 800c198:	f7ff ff50 	bl	800c03c <__b2d>
 800c19c:	9b01      	ldr	r3, [sp, #4]
 800c19e:	6919      	ldr	r1, [r3, #16]
 800c1a0:	9b00      	ldr	r3, [sp, #0]
 800c1a2:	691b      	ldr	r3, [r3, #16]
 800c1a4:	1ac9      	subs	r1, r1, r3
 800c1a6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c1aa:	1a9b      	subs	r3, r3, r2
 800c1ac:	ec5b ab10 	vmov	sl, fp, d0
 800c1b0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	bfce      	itee	gt
 800c1b8:	462a      	movgt	r2, r5
 800c1ba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c1be:	465a      	movle	r2, fp
 800c1c0:	462f      	mov	r7, r5
 800c1c2:	46d9      	mov	r9, fp
 800c1c4:	bfcc      	ite	gt
 800c1c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c1ca:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c1ce:	464b      	mov	r3, r9
 800c1d0:	4652      	mov	r2, sl
 800c1d2:	4620      	mov	r0, r4
 800c1d4:	4639      	mov	r1, r7
 800c1d6:	f7f4 fb39 	bl	800084c <__aeabi_ddiv>
 800c1da:	ec41 0b10 	vmov	d0, r0, r1
 800c1de:	b005      	add	sp, #20
 800c1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c1e4 <__copybits>:
 800c1e4:	3901      	subs	r1, #1
 800c1e6:	b570      	push	{r4, r5, r6, lr}
 800c1e8:	1149      	asrs	r1, r1, #5
 800c1ea:	6914      	ldr	r4, [r2, #16]
 800c1ec:	3101      	adds	r1, #1
 800c1ee:	f102 0314 	add.w	r3, r2, #20
 800c1f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c1f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c1fa:	1f05      	subs	r5, r0, #4
 800c1fc:	42a3      	cmp	r3, r4
 800c1fe:	d30c      	bcc.n	800c21a <__copybits+0x36>
 800c200:	1aa3      	subs	r3, r4, r2
 800c202:	3b11      	subs	r3, #17
 800c204:	f023 0303 	bic.w	r3, r3, #3
 800c208:	3211      	adds	r2, #17
 800c20a:	42a2      	cmp	r2, r4
 800c20c:	bf88      	it	hi
 800c20e:	2300      	movhi	r3, #0
 800c210:	4418      	add	r0, r3
 800c212:	2300      	movs	r3, #0
 800c214:	4288      	cmp	r0, r1
 800c216:	d305      	bcc.n	800c224 <__copybits+0x40>
 800c218:	bd70      	pop	{r4, r5, r6, pc}
 800c21a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c21e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c222:	e7eb      	b.n	800c1fc <__copybits+0x18>
 800c224:	f840 3b04 	str.w	r3, [r0], #4
 800c228:	e7f4      	b.n	800c214 <__copybits+0x30>

0800c22a <__any_on>:
 800c22a:	f100 0214 	add.w	r2, r0, #20
 800c22e:	6900      	ldr	r0, [r0, #16]
 800c230:	114b      	asrs	r3, r1, #5
 800c232:	4298      	cmp	r0, r3
 800c234:	b510      	push	{r4, lr}
 800c236:	db11      	blt.n	800c25c <__any_on+0x32>
 800c238:	dd0a      	ble.n	800c250 <__any_on+0x26>
 800c23a:	f011 011f 	ands.w	r1, r1, #31
 800c23e:	d007      	beq.n	800c250 <__any_on+0x26>
 800c240:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c244:	fa24 f001 	lsr.w	r0, r4, r1
 800c248:	fa00 f101 	lsl.w	r1, r0, r1
 800c24c:	428c      	cmp	r4, r1
 800c24e:	d10b      	bne.n	800c268 <__any_on+0x3e>
 800c250:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c254:	4293      	cmp	r3, r2
 800c256:	d803      	bhi.n	800c260 <__any_on+0x36>
 800c258:	2000      	movs	r0, #0
 800c25a:	bd10      	pop	{r4, pc}
 800c25c:	4603      	mov	r3, r0
 800c25e:	e7f7      	b.n	800c250 <__any_on+0x26>
 800c260:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c264:	2900      	cmp	r1, #0
 800c266:	d0f5      	beq.n	800c254 <__any_on+0x2a>
 800c268:	2001      	movs	r0, #1
 800c26a:	e7f6      	b.n	800c25a <__any_on+0x30>

0800c26c <__ascii_wctomb>:
 800c26c:	4603      	mov	r3, r0
 800c26e:	4608      	mov	r0, r1
 800c270:	b141      	cbz	r1, 800c284 <__ascii_wctomb+0x18>
 800c272:	2aff      	cmp	r2, #255	@ 0xff
 800c274:	d904      	bls.n	800c280 <__ascii_wctomb+0x14>
 800c276:	228a      	movs	r2, #138	@ 0x8a
 800c278:	601a      	str	r2, [r3, #0]
 800c27a:	f04f 30ff 	mov.w	r0, #4294967295
 800c27e:	4770      	bx	lr
 800c280:	700a      	strb	r2, [r1, #0]
 800c282:	2001      	movs	r0, #1
 800c284:	4770      	bx	lr

0800c286 <__ssputs_r>:
 800c286:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c28a:	688e      	ldr	r6, [r1, #8]
 800c28c:	461f      	mov	r7, r3
 800c28e:	42be      	cmp	r6, r7
 800c290:	680b      	ldr	r3, [r1, #0]
 800c292:	4682      	mov	sl, r0
 800c294:	460c      	mov	r4, r1
 800c296:	4690      	mov	r8, r2
 800c298:	d82d      	bhi.n	800c2f6 <__ssputs_r+0x70>
 800c29a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c29e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c2a2:	d026      	beq.n	800c2f2 <__ssputs_r+0x6c>
 800c2a4:	6965      	ldr	r5, [r4, #20]
 800c2a6:	6909      	ldr	r1, [r1, #16]
 800c2a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c2ac:	eba3 0901 	sub.w	r9, r3, r1
 800c2b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c2b4:	1c7b      	adds	r3, r7, #1
 800c2b6:	444b      	add	r3, r9
 800c2b8:	106d      	asrs	r5, r5, #1
 800c2ba:	429d      	cmp	r5, r3
 800c2bc:	bf38      	it	cc
 800c2be:	461d      	movcc	r5, r3
 800c2c0:	0553      	lsls	r3, r2, #21
 800c2c2:	d527      	bpl.n	800c314 <__ssputs_r+0x8e>
 800c2c4:	4629      	mov	r1, r5
 800c2c6:	f7ff fa89 	bl	800b7dc <_malloc_r>
 800c2ca:	4606      	mov	r6, r0
 800c2cc:	b360      	cbz	r0, 800c328 <__ssputs_r+0xa2>
 800c2ce:	6921      	ldr	r1, [r4, #16]
 800c2d0:	464a      	mov	r2, r9
 800c2d2:	f7fe f85c 	bl	800a38e <memcpy>
 800c2d6:	89a3      	ldrh	r3, [r4, #12]
 800c2d8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c2dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2e0:	81a3      	strh	r3, [r4, #12]
 800c2e2:	6126      	str	r6, [r4, #16]
 800c2e4:	6165      	str	r5, [r4, #20]
 800c2e6:	444e      	add	r6, r9
 800c2e8:	eba5 0509 	sub.w	r5, r5, r9
 800c2ec:	6026      	str	r6, [r4, #0]
 800c2ee:	60a5      	str	r5, [r4, #8]
 800c2f0:	463e      	mov	r6, r7
 800c2f2:	42be      	cmp	r6, r7
 800c2f4:	d900      	bls.n	800c2f8 <__ssputs_r+0x72>
 800c2f6:	463e      	mov	r6, r7
 800c2f8:	6820      	ldr	r0, [r4, #0]
 800c2fa:	4632      	mov	r2, r6
 800c2fc:	4641      	mov	r1, r8
 800c2fe:	f000 f9c5 	bl	800c68c <memmove>
 800c302:	68a3      	ldr	r3, [r4, #8]
 800c304:	1b9b      	subs	r3, r3, r6
 800c306:	60a3      	str	r3, [r4, #8]
 800c308:	6823      	ldr	r3, [r4, #0]
 800c30a:	4433      	add	r3, r6
 800c30c:	6023      	str	r3, [r4, #0]
 800c30e:	2000      	movs	r0, #0
 800c310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c314:	462a      	mov	r2, r5
 800c316:	f000 fa15 	bl	800c744 <_realloc_r>
 800c31a:	4606      	mov	r6, r0
 800c31c:	2800      	cmp	r0, #0
 800c31e:	d1e0      	bne.n	800c2e2 <__ssputs_r+0x5c>
 800c320:	6921      	ldr	r1, [r4, #16]
 800c322:	4650      	mov	r0, sl
 800c324:	f7fe feac 	bl	800b080 <_free_r>
 800c328:	230c      	movs	r3, #12
 800c32a:	f8ca 3000 	str.w	r3, [sl]
 800c32e:	89a3      	ldrh	r3, [r4, #12]
 800c330:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c334:	81a3      	strh	r3, [r4, #12]
 800c336:	f04f 30ff 	mov.w	r0, #4294967295
 800c33a:	e7e9      	b.n	800c310 <__ssputs_r+0x8a>

0800c33c <_svfiprintf_r>:
 800c33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c340:	4698      	mov	r8, r3
 800c342:	898b      	ldrh	r3, [r1, #12]
 800c344:	061b      	lsls	r3, r3, #24
 800c346:	b09d      	sub	sp, #116	@ 0x74
 800c348:	4607      	mov	r7, r0
 800c34a:	460d      	mov	r5, r1
 800c34c:	4614      	mov	r4, r2
 800c34e:	d510      	bpl.n	800c372 <_svfiprintf_r+0x36>
 800c350:	690b      	ldr	r3, [r1, #16]
 800c352:	b973      	cbnz	r3, 800c372 <_svfiprintf_r+0x36>
 800c354:	2140      	movs	r1, #64	@ 0x40
 800c356:	f7ff fa41 	bl	800b7dc <_malloc_r>
 800c35a:	6028      	str	r0, [r5, #0]
 800c35c:	6128      	str	r0, [r5, #16]
 800c35e:	b930      	cbnz	r0, 800c36e <_svfiprintf_r+0x32>
 800c360:	230c      	movs	r3, #12
 800c362:	603b      	str	r3, [r7, #0]
 800c364:	f04f 30ff 	mov.w	r0, #4294967295
 800c368:	b01d      	add	sp, #116	@ 0x74
 800c36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c36e:	2340      	movs	r3, #64	@ 0x40
 800c370:	616b      	str	r3, [r5, #20]
 800c372:	2300      	movs	r3, #0
 800c374:	9309      	str	r3, [sp, #36]	@ 0x24
 800c376:	2320      	movs	r3, #32
 800c378:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c37c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c380:	2330      	movs	r3, #48	@ 0x30
 800c382:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c520 <_svfiprintf_r+0x1e4>
 800c386:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c38a:	f04f 0901 	mov.w	r9, #1
 800c38e:	4623      	mov	r3, r4
 800c390:	469a      	mov	sl, r3
 800c392:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c396:	b10a      	cbz	r2, 800c39c <_svfiprintf_r+0x60>
 800c398:	2a25      	cmp	r2, #37	@ 0x25
 800c39a:	d1f9      	bne.n	800c390 <_svfiprintf_r+0x54>
 800c39c:	ebba 0b04 	subs.w	fp, sl, r4
 800c3a0:	d00b      	beq.n	800c3ba <_svfiprintf_r+0x7e>
 800c3a2:	465b      	mov	r3, fp
 800c3a4:	4622      	mov	r2, r4
 800c3a6:	4629      	mov	r1, r5
 800c3a8:	4638      	mov	r0, r7
 800c3aa:	f7ff ff6c 	bl	800c286 <__ssputs_r>
 800c3ae:	3001      	adds	r0, #1
 800c3b0:	f000 80a7 	beq.w	800c502 <_svfiprintf_r+0x1c6>
 800c3b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c3b6:	445a      	add	r2, fp
 800c3b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c3ba:	f89a 3000 	ldrb.w	r3, [sl]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	f000 809f 	beq.w	800c502 <_svfiprintf_r+0x1c6>
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c3ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3ce:	f10a 0a01 	add.w	sl, sl, #1
 800c3d2:	9304      	str	r3, [sp, #16]
 800c3d4:	9307      	str	r3, [sp, #28]
 800c3d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3da:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3dc:	4654      	mov	r4, sl
 800c3de:	2205      	movs	r2, #5
 800c3e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3e4:	484e      	ldr	r0, [pc, #312]	@ (800c520 <_svfiprintf_r+0x1e4>)
 800c3e6:	f7f3 fef3 	bl	80001d0 <memchr>
 800c3ea:	9a04      	ldr	r2, [sp, #16]
 800c3ec:	b9d8      	cbnz	r0, 800c426 <_svfiprintf_r+0xea>
 800c3ee:	06d0      	lsls	r0, r2, #27
 800c3f0:	bf44      	itt	mi
 800c3f2:	2320      	movmi	r3, #32
 800c3f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3f8:	0711      	lsls	r1, r2, #28
 800c3fa:	bf44      	itt	mi
 800c3fc:	232b      	movmi	r3, #43	@ 0x2b
 800c3fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c402:	f89a 3000 	ldrb.w	r3, [sl]
 800c406:	2b2a      	cmp	r3, #42	@ 0x2a
 800c408:	d015      	beq.n	800c436 <_svfiprintf_r+0xfa>
 800c40a:	9a07      	ldr	r2, [sp, #28]
 800c40c:	4654      	mov	r4, sl
 800c40e:	2000      	movs	r0, #0
 800c410:	f04f 0c0a 	mov.w	ip, #10
 800c414:	4621      	mov	r1, r4
 800c416:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c41a:	3b30      	subs	r3, #48	@ 0x30
 800c41c:	2b09      	cmp	r3, #9
 800c41e:	d94b      	bls.n	800c4b8 <_svfiprintf_r+0x17c>
 800c420:	b1b0      	cbz	r0, 800c450 <_svfiprintf_r+0x114>
 800c422:	9207      	str	r2, [sp, #28]
 800c424:	e014      	b.n	800c450 <_svfiprintf_r+0x114>
 800c426:	eba0 0308 	sub.w	r3, r0, r8
 800c42a:	fa09 f303 	lsl.w	r3, r9, r3
 800c42e:	4313      	orrs	r3, r2
 800c430:	9304      	str	r3, [sp, #16]
 800c432:	46a2      	mov	sl, r4
 800c434:	e7d2      	b.n	800c3dc <_svfiprintf_r+0xa0>
 800c436:	9b03      	ldr	r3, [sp, #12]
 800c438:	1d19      	adds	r1, r3, #4
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	9103      	str	r1, [sp, #12]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	bfbb      	ittet	lt
 800c442:	425b      	neglt	r3, r3
 800c444:	f042 0202 	orrlt.w	r2, r2, #2
 800c448:	9307      	strge	r3, [sp, #28]
 800c44a:	9307      	strlt	r3, [sp, #28]
 800c44c:	bfb8      	it	lt
 800c44e:	9204      	strlt	r2, [sp, #16]
 800c450:	7823      	ldrb	r3, [r4, #0]
 800c452:	2b2e      	cmp	r3, #46	@ 0x2e
 800c454:	d10a      	bne.n	800c46c <_svfiprintf_r+0x130>
 800c456:	7863      	ldrb	r3, [r4, #1]
 800c458:	2b2a      	cmp	r3, #42	@ 0x2a
 800c45a:	d132      	bne.n	800c4c2 <_svfiprintf_r+0x186>
 800c45c:	9b03      	ldr	r3, [sp, #12]
 800c45e:	1d1a      	adds	r2, r3, #4
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	9203      	str	r2, [sp, #12]
 800c464:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c468:	3402      	adds	r4, #2
 800c46a:	9305      	str	r3, [sp, #20]
 800c46c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c530 <_svfiprintf_r+0x1f4>
 800c470:	7821      	ldrb	r1, [r4, #0]
 800c472:	2203      	movs	r2, #3
 800c474:	4650      	mov	r0, sl
 800c476:	f7f3 feab 	bl	80001d0 <memchr>
 800c47a:	b138      	cbz	r0, 800c48c <_svfiprintf_r+0x150>
 800c47c:	9b04      	ldr	r3, [sp, #16]
 800c47e:	eba0 000a 	sub.w	r0, r0, sl
 800c482:	2240      	movs	r2, #64	@ 0x40
 800c484:	4082      	lsls	r2, r0
 800c486:	4313      	orrs	r3, r2
 800c488:	3401      	adds	r4, #1
 800c48a:	9304      	str	r3, [sp, #16]
 800c48c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c490:	4824      	ldr	r0, [pc, #144]	@ (800c524 <_svfiprintf_r+0x1e8>)
 800c492:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c496:	2206      	movs	r2, #6
 800c498:	f7f3 fe9a 	bl	80001d0 <memchr>
 800c49c:	2800      	cmp	r0, #0
 800c49e:	d036      	beq.n	800c50e <_svfiprintf_r+0x1d2>
 800c4a0:	4b21      	ldr	r3, [pc, #132]	@ (800c528 <_svfiprintf_r+0x1ec>)
 800c4a2:	bb1b      	cbnz	r3, 800c4ec <_svfiprintf_r+0x1b0>
 800c4a4:	9b03      	ldr	r3, [sp, #12]
 800c4a6:	3307      	adds	r3, #7
 800c4a8:	f023 0307 	bic.w	r3, r3, #7
 800c4ac:	3308      	adds	r3, #8
 800c4ae:	9303      	str	r3, [sp, #12]
 800c4b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4b2:	4433      	add	r3, r6
 800c4b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4b6:	e76a      	b.n	800c38e <_svfiprintf_r+0x52>
 800c4b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4bc:	460c      	mov	r4, r1
 800c4be:	2001      	movs	r0, #1
 800c4c0:	e7a8      	b.n	800c414 <_svfiprintf_r+0xd8>
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	3401      	adds	r4, #1
 800c4c6:	9305      	str	r3, [sp, #20]
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	f04f 0c0a 	mov.w	ip, #10
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4d4:	3a30      	subs	r2, #48	@ 0x30
 800c4d6:	2a09      	cmp	r2, #9
 800c4d8:	d903      	bls.n	800c4e2 <_svfiprintf_r+0x1a6>
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d0c6      	beq.n	800c46c <_svfiprintf_r+0x130>
 800c4de:	9105      	str	r1, [sp, #20]
 800c4e0:	e7c4      	b.n	800c46c <_svfiprintf_r+0x130>
 800c4e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4e6:	4604      	mov	r4, r0
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	e7f0      	b.n	800c4ce <_svfiprintf_r+0x192>
 800c4ec:	ab03      	add	r3, sp, #12
 800c4ee:	9300      	str	r3, [sp, #0]
 800c4f0:	462a      	mov	r2, r5
 800c4f2:	4b0e      	ldr	r3, [pc, #56]	@ (800c52c <_svfiprintf_r+0x1f0>)
 800c4f4:	a904      	add	r1, sp, #16
 800c4f6:	4638      	mov	r0, r7
 800c4f8:	f7fd f982 	bl	8009800 <_printf_float>
 800c4fc:	1c42      	adds	r2, r0, #1
 800c4fe:	4606      	mov	r6, r0
 800c500:	d1d6      	bne.n	800c4b0 <_svfiprintf_r+0x174>
 800c502:	89ab      	ldrh	r3, [r5, #12]
 800c504:	065b      	lsls	r3, r3, #25
 800c506:	f53f af2d 	bmi.w	800c364 <_svfiprintf_r+0x28>
 800c50a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c50c:	e72c      	b.n	800c368 <_svfiprintf_r+0x2c>
 800c50e:	ab03      	add	r3, sp, #12
 800c510:	9300      	str	r3, [sp, #0]
 800c512:	462a      	mov	r2, r5
 800c514:	4b05      	ldr	r3, [pc, #20]	@ (800c52c <_svfiprintf_r+0x1f0>)
 800c516:	a904      	add	r1, sp, #16
 800c518:	4638      	mov	r0, r7
 800c51a:	f7fd fc09 	bl	8009d30 <_printf_i>
 800c51e:	e7ed      	b.n	800c4fc <_svfiprintf_r+0x1c0>
 800c520:	0800d1a4 	.word	0x0800d1a4
 800c524:	0800d1ae 	.word	0x0800d1ae
 800c528:	08009801 	.word	0x08009801
 800c52c:	0800c287 	.word	0x0800c287
 800c530:	0800d1aa 	.word	0x0800d1aa

0800c534 <__sflush_r>:
 800c534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c53c:	0716      	lsls	r6, r2, #28
 800c53e:	4605      	mov	r5, r0
 800c540:	460c      	mov	r4, r1
 800c542:	d454      	bmi.n	800c5ee <__sflush_r+0xba>
 800c544:	684b      	ldr	r3, [r1, #4]
 800c546:	2b00      	cmp	r3, #0
 800c548:	dc02      	bgt.n	800c550 <__sflush_r+0x1c>
 800c54a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	dd48      	ble.n	800c5e2 <__sflush_r+0xae>
 800c550:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c552:	2e00      	cmp	r6, #0
 800c554:	d045      	beq.n	800c5e2 <__sflush_r+0xae>
 800c556:	2300      	movs	r3, #0
 800c558:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c55c:	682f      	ldr	r7, [r5, #0]
 800c55e:	6a21      	ldr	r1, [r4, #32]
 800c560:	602b      	str	r3, [r5, #0]
 800c562:	d030      	beq.n	800c5c6 <__sflush_r+0x92>
 800c564:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c566:	89a3      	ldrh	r3, [r4, #12]
 800c568:	0759      	lsls	r1, r3, #29
 800c56a:	d505      	bpl.n	800c578 <__sflush_r+0x44>
 800c56c:	6863      	ldr	r3, [r4, #4]
 800c56e:	1ad2      	subs	r2, r2, r3
 800c570:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c572:	b10b      	cbz	r3, 800c578 <__sflush_r+0x44>
 800c574:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c576:	1ad2      	subs	r2, r2, r3
 800c578:	2300      	movs	r3, #0
 800c57a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c57c:	6a21      	ldr	r1, [r4, #32]
 800c57e:	4628      	mov	r0, r5
 800c580:	47b0      	blx	r6
 800c582:	1c43      	adds	r3, r0, #1
 800c584:	89a3      	ldrh	r3, [r4, #12]
 800c586:	d106      	bne.n	800c596 <__sflush_r+0x62>
 800c588:	6829      	ldr	r1, [r5, #0]
 800c58a:	291d      	cmp	r1, #29
 800c58c:	d82b      	bhi.n	800c5e6 <__sflush_r+0xb2>
 800c58e:	4a2a      	ldr	r2, [pc, #168]	@ (800c638 <__sflush_r+0x104>)
 800c590:	40ca      	lsrs	r2, r1
 800c592:	07d6      	lsls	r6, r2, #31
 800c594:	d527      	bpl.n	800c5e6 <__sflush_r+0xb2>
 800c596:	2200      	movs	r2, #0
 800c598:	6062      	str	r2, [r4, #4]
 800c59a:	04d9      	lsls	r1, r3, #19
 800c59c:	6922      	ldr	r2, [r4, #16]
 800c59e:	6022      	str	r2, [r4, #0]
 800c5a0:	d504      	bpl.n	800c5ac <__sflush_r+0x78>
 800c5a2:	1c42      	adds	r2, r0, #1
 800c5a4:	d101      	bne.n	800c5aa <__sflush_r+0x76>
 800c5a6:	682b      	ldr	r3, [r5, #0]
 800c5a8:	b903      	cbnz	r3, 800c5ac <__sflush_r+0x78>
 800c5aa:	6560      	str	r0, [r4, #84]	@ 0x54
 800c5ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c5ae:	602f      	str	r7, [r5, #0]
 800c5b0:	b1b9      	cbz	r1, 800c5e2 <__sflush_r+0xae>
 800c5b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c5b6:	4299      	cmp	r1, r3
 800c5b8:	d002      	beq.n	800c5c0 <__sflush_r+0x8c>
 800c5ba:	4628      	mov	r0, r5
 800c5bc:	f7fe fd60 	bl	800b080 <_free_r>
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c5c4:	e00d      	b.n	800c5e2 <__sflush_r+0xae>
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	4628      	mov	r0, r5
 800c5ca:	47b0      	blx	r6
 800c5cc:	4602      	mov	r2, r0
 800c5ce:	1c50      	adds	r0, r2, #1
 800c5d0:	d1c9      	bne.n	800c566 <__sflush_r+0x32>
 800c5d2:	682b      	ldr	r3, [r5, #0]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d0c6      	beq.n	800c566 <__sflush_r+0x32>
 800c5d8:	2b1d      	cmp	r3, #29
 800c5da:	d001      	beq.n	800c5e0 <__sflush_r+0xac>
 800c5dc:	2b16      	cmp	r3, #22
 800c5de:	d11e      	bne.n	800c61e <__sflush_r+0xea>
 800c5e0:	602f      	str	r7, [r5, #0]
 800c5e2:	2000      	movs	r0, #0
 800c5e4:	e022      	b.n	800c62c <__sflush_r+0xf8>
 800c5e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5ea:	b21b      	sxth	r3, r3
 800c5ec:	e01b      	b.n	800c626 <__sflush_r+0xf2>
 800c5ee:	690f      	ldr	r7, [r1, #16]
 800c5f0:	2f00      	cmp	r7, #0
 800c5f2:	d0f6      	beq.n	800c5e2 <__sflush_r+0xae>
 800c5f4:	0793      	lsls	r3, r2, #30
 800c5f6:	680e      	ldr	r6, [r1, #0]
 800c5f8:	bf08      	it	eq
 800c5fa:	694b      	ldreq	r3, [r1, #20]
 800c5fc:	600f      	str	r7, [r1, #0]
 800c5fe:	bf18      	it	ne
 800c600:	2300      	movne	r3, #0
 800c602:	eba6 0807 	sub.w	r8, r6, r7
 800c606:	608b      	str	r3, [r1, #8]
 800c608:	f1b8 0f00 	cmp.w	r8, #0
 800c60c:	dde9      	ble.n	800c5e2 <__sflush_r+0xae>
 800c60e:	6a21      	ldr	r1, [r4, #32]
 800c610:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c612:	4643      	mov	r3, r8
 800c614:	463a      	mov	r2, r7
 800c616:	4628      	mov	r0, r5
 800c618:	47b0      	blx	r6
 800c61a:	2800      	cmp	r0, #0
 800c61c:	dc08      	bgt.n	800c630 <__sflush_r+0xfc>
 800c61e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c626:	81a3      	strh	r3, [r4, #12]
 800c628:	f04f 30ff 	mov.w	r0, #4294967295
 800c62c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c630:	4407      	add	r7, r0
 800c632:	eba8 0800 	sub.w	r8, r8, r0
 800c636:	e7e7      	b.n	800c608 <__sflush_r+0xd4>
 800c638:	20400001 	.word	0x20400001

0800c63c <_fflush_r>:
 800c63c:	b538      	push	{r3, r4, r5, lr}
 800c63e:	690b      	ldr	r3, [r1, #16]
 800c640:	4605      	mov	r5, r0
 800c642:	460c      	mov	r4, r1
 800c644:	b913      	cbnz	r3, 800c64c <_fflush_r+0x10>
 800c646:	2500      	movs	r5, #0
 800c648:	4628      	mov	r0, r5
 800c64a:	bd38      	pop	{r3, r4, r5, pc}
 800c64c:	b118      	cbz	r0, 800c656 <_fflush_r+0x1a>
 800c64e:	6a03      	ldr	r3, [r0, #32]
 800c650:	b90b      	cbnz	r3, 800c656 <_fflush_r+0x1a>
 800c652:	f7fd fd17 	bl	800a084 <__sinit>
 800c656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d0f3      	beq.n	800c646 <_fflush_r+0xa>
 800c65e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c660:	07d0      	lsls	r0, r2, #31
 800c662:	d404      	bmi.n	800c66e <_fflush_r+0x32>
 800c664:	0599      	lsls	r1, r3, #22
 800c666:	d402      	bmi.n	800c66e <_fflush_r+0x32>
 800c668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c66a:	f7fd fe8e 	bl	800a38a <__retarget_lock_acquire_recursive>
 800c66e:	4628      	mov	r0, r5
 800c670:	4621      	mov	r1, r4
 800c672:	f7ff ff5f 	bl	800c534 <__sflush_r>
 800c676:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c678:	07da      	lsls	r2, r3, #31
 800c67a:	4605      	mov	r5, r0
 800c67c:	d4e4      	bmi.n	800c648 <_fflush_r+0xc>
 800c67e:	89a3      	ldrh	r3, [r4, #12]
 800c680:	059b      	lsls	r3, r3, #22
 800c682:	d4e1      	bmi.n	800c648 <_fflush_r+0xc>
 800c684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c686:	f7fd fe81 	bl	800a38c <__retarget_lock_release_recursive>
 800c68a:	e7dd      	b.n	800c648 <_fflush_r+0xc>

0800c68c <memmove>:
 800c68c:	4288      	cmp	r0, r1
 800c68e:	b510      	push	{r4, lr}
 800c690:	eb01 0402 	add.w	r4, r1, r2
 800c694:	d902      	bls.n	800c69c <memmove+0x10>
 800c696:	4284      	cmp	r4, r0
 800c698:	4623      	mov	r3, r4
 800c69a:	d807      	bhi.n	800c6ac <memmove+0x20>
 800c69c:	1e43      	subs	r3, r0, #1
 800c69e:	42a1      	cmp	r1, r4
 800c6a0:	d008      	beq.n	800c6b4 <memmove+0x28>
 800c6a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c6a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c6aa:	e7f8      	b.n	800c69e <memmove+0x12>
 800c6ac:	4402      	add	r2, r0
 800c6ae:	4601      	mov	r1, r0
 800c6b0:	428a      	cmp	r2, r1
 800c6b2:	d100      	bne.n	800c6b6 <memmove+0x2a>
 800c6b4:	bd10      	pop	{r4, pc}
 800c6b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c6ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c6be:	e7f7      	b.n	800c6b0 <memmove+0x24>

0800c6c0 <_sbrk_r>:
 800c6c0:	b538      	push	{r3, r4, r5, lr}
 800c6c2:	4d06      	ldr	r5, [pc, #24]	@ (800c6dc <_sbrk_r+0x1c>)
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	4604      	mov	r4, r0
 800c6c8:	4608      	mov	r0, r1
 800c6ca:	602b      	str	r3, [r5, #0]
 800c6cc:	f7f6 f852 	bl	8002774 <_sbrk>
 800c6d0:	1c43      	adds	r3, r0, #1
 800c6d2:	d102      	bne.n	800c6da <_sbrk_r+0x1a>
 800c6d4:	682b      	ldr	r3, [r5, #0]
 800c6d6:	b103      	cbz	r3, 800c6da <_sbrk_r+0x1a>
 800c6d8:	6023      	str	r3, [r4, #0]
 800c6da:	bd38      	pop	{r3, r4, r5, pc}
 800c6dc:	200006e0 	.word	0x200006e0

0800c6e0 <__assert_func>:
 800c6e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c6e2:	4614      	mov	r4, r2
 800c6e4:	461a      	mov	r2, r3
 800c6e6:	4b09      	ldr	r3, [pc, #36]	@ (800c70c <__assert_func+0x2c>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	4605      	mov	r5, r0
 800c6ec:	68d8      	ldr	r0, [r3, #12]
 800c6ee:	b14c      	cbz	r4, 800c704 <__assert_func+0x24>
 800c6f0:	4b07      	ldr	r3, [pc, #28]	@ (800c710 <__assert_func+0x30>)
 800c6f2:	9100      	str	r1, [sp, #0]
 800c6f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c6f8:	4906      	ldr	r1, [pc, #24]	@ (800c714 <__assert_func+0x34>)
 800c6fa:	462b      	mov	r3, r5
 800c6fc:	f000 f850 	bl	800c7a0 <fiprintf>
 800c700:	f000 f860 	bl	800c7c4 <abort>
 800c704:	4b04      	ldr	r3, [pc, #16]	@ (800c718 <__assert_func+0x38>)
 800c706:	461c      	mov	r4, r3
 800c708:	e7f3      	b.n	800c6f2 <__assert_func+0x12>
 800c70a:	bf00      	nop
 800c70c:	200001bc 	.word	0x200001bc
 800c710:	0800d1b5 	.word	0x0800d1b5
 800c714:	0800d1c2 	.word	0x0800d1c2
 800c718:	0800d1f0 	.word	0x0800d1f0

0800c71c <_calloc_r>:
 800c71c:	b570      	push	{r4, r5, r6, lr}
 800c71e:	fba1 5402 	umull	r5, r4, r1, r2
 800c722:	b934      	cbnz	r4, 800c732 <_calloc_r+0x16>
 800c724:	4629      	mov	r1, r5
 800c726:	f7ff f859 	bl	800b7dc <_malloc_r>
 800c72a:	4606      	mov	r6, r0
 800c72c:	b928      	cbnz	r0, 800c73a <_calloc_r+0x1e>
 800c72e:	4630      	mov	r0, r6
 800c730:	bd70      	pop	{r4, r5, r6, pc}
 800c732:	220c      	movs	r2, #12
 800c734:	6002      	str	r2, [r0, #0]
 800c736:	2600      	movs	r6, #0
 800c738:	e7f9      	b.n	800c72e <_calloc_r+0x12>
 800c73a:	462a      	mov	r2, r5
 800c73c:	4621      	mov	r1, r4
 800c73e:	f7fd fd72 	bl	800a226 <memset>
 800c742:	e7f4      	b.n	800c72e <_calloc_r+0x12>

0800c744 <_realloc_r>:
 800c744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c748:	4607      	mov	r7, r0
 800c74a:	4614      	mov	r4, r2
 800c74c:	460d      	mov	r5, r1
 800c74e:	b921      	cbnz	r1, 800c75a <_realloc_r+0x16>
 800c750:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c754:	4611      	mov	r1, r2
 800c756:	f7ff b841 	b.w	800b7dc <_malloc_r>
 800c75a:	b92a      	cbnz	r2, 800c768 <_realloc_r+0x24>
 800c75c:	f7fe fc90 	bl	800b080 <_free_r>
 800c760:	4625      	mov	r5, r4
 800c762:	4628      	mov	r0, r5
 800c764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c768:	f000 f833 	bl	800c7d2 <_malloc_usable_size_r>
 800c76c:	4284      	cmp	r4, r0
 800c76e:	4606      	mov	r6, r0
 800c770:	d802      	bhi.n	800c778 <_realloc_r+0x34>
 800c772:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c776:	d8f4      	bhi.n	800c762 <_realloc_r+0x1e>
 800c778:	4621      	mov	r1, r4
 800c77a:	4638      	mov	r0, r7
 800c77c:	f7ff f82e 	bl	800b7dc <_malloc_r>
 800c780:	4680      	mov	r8, r0
 800c782:	b908      	cbnz	r0, 800c788 <_realloc_r+0x44>
 800c784:	4645      	mov	r5, r8
 800c786:	e7ec      	b.n	800c762 <_realloc_r+0x1e>
 800c788:	42b4      	cmp	r4, r6
 800c78a:	4622      	mov	r2, r4
 800c78c:	4629      	mov	r1, r5
 800c78e:	bf28      	it	cs
 800c790:	4632      	movcs	r2, r6
 800c792:	f7fd fdfc 	bl	800a38e <memcpy>
 800c796:	4629      	mov	r1, r5
 800c798:	4638      	mov	r0, r7
 800c79a:	f7fe fc71 	bl	800b080 <_free_r>
 800c79e:	e7f1      	b.n	800c784 <_realloc_r+0x40>

0800c7a0 <fiprintf>:
 800c7a0:	b40e      	push	{r1, r2, r3}
 800c7a2:	b503      	push	{r0, r1, lr}
 800c7a4:	4601      	mov	r1, r0
 800c7a6:	ab03      	add	r3, sp, #12
 800c7a8:	4805      	ldr	r0, [pc, #20]	@ (800c7c0 <fiprintf+0x20>)
 800c7aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7ae:	6800      	ldr	r0, [r0, #0]
 800c7b0:	9301      	str	r3, [sp, #4]
 800c7b2:	f000 f83f 	bl	800c834 <_vfiprintf_r>
 800c7b6:	b002      	add	sp, #8
 800c7b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7bc:	b003      	add	sp, #12
 800c7be:	4770      	bx	lr
 800c7c0:	200001bc 	.word	0x200001bc

0800c7c4 <abort>:
 800c7c4:	b508      	push	{r3, lr}
 800c7c6:	2006      	movs	r0, #6
 800c7c8:	f000 fa08 	bl	800cbdc <raise>
 800c7cc:	2001      	movs	r0, #1
 800c7ce:	f7f5 ff59 	bl	8002684 <_exit>

0800c7d2 <_malloc_usable_size_r>:
 800c7d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7d6:	1f18      	subs	r0, r3, #4
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	bfbc      	itt	lt
 800c7dc:	580b      	ldrlt	r3, [r1, r0]
 800c7de:	18c0      	addlt	r0, r0, r3
 800c7e0:	4770      	bx	lr

0800c7e2 <__sfputc_r>:
 800c7e2:	6893      	ldr	r3, [r2, #8]
 800c7e4:	3b01      	subs	r3, #1
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	b410      	push	{r4}
 800c7ea:	6093      	str	r3, [r2, #8]
 800c7ec:	da08      	bge.n	800c800 <__sfputc_r+0x1e>
 800c7ee:	6994      	ldr	r4, [r2, #24]
 800c7f0:	42a3      	cmp	r3, r4
 800c7f2:	db01      	blt.n	800c7f8 <__sfputc_r+0x16>
 800c7f4:	290a      	cmp	r1, #10
 800c7f6:	d103      	bne.n	800c800 <__sfputc_r+0x1e>
 800c7f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c7fc:	f000 b932 	b.w	800ca64 <__swbuf_r>
 800c800:	6813      	ldr	r3, [r2, #0]
 800c802:	1c58      	adds	r0, r3, #1
 800c804:	6010      	str	r0, [r2, #0]
 800c806:	7019      	strb	r1, [r3, #0]
 800c808:	4608      	mov	r0, r1
 800c80a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c80e:	4770      	bx	lr

0800c810 <__sfputs_r>:
 800c810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c812:	4606      	mov	r6, r0
 800c814:	460f      	mov	r7, r1
 800c816:	4614      	mov	r4, r2
 800c818:	18d5      	adds	r5, r2, r3
 800c81a:	42ac      	cmp	r4, r5
 800c81c:	d101      	bne.n	800c822 <__sfputs_r+0x12>
 800c81e:	2000      	movs	r0, #0
 800c820:	e007      	b.n	800c832 <__sfputs_r+0x22>
 800c822:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c826:	463a      	mov	r2, r7
 800c828:	4630      	mov	r0, r6
 800c82a:	f7ff ffda 	bl	800c7e2 <__sfputc_r>
 800c82e:	1c43      	adds	r3, r0, #1
 800c830:	d1f3      	bne.n	800c81a <__sfputs_r+0xa>
 800c832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c834 <_vfiprintf_r>:
 800c834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c838:	460d      	mov	r5, r1
 800c83a:	b09d      	sub	sp, #116	@ 0x74
 800c83c:	4614      	mov	r4, r2
 800c83e:	4698      	mov	r8, r3
 800c840:	4606      	mov	r6, r0
 800c842:	b118      	cbz	r0, 800c84c <_vfiprintf_r+0x18>
 800c844:	6a03      	ldr	r3, [r0, #32]
 800c846:	b90b      	cbnz	r3, 800c84c <_vfiprintf_r+0x18>
 800c848:	f7fd fc1c 	bl	800a084 <__sinit>
 800c84c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c84e:	07d9      	lsls	r1, r3, #31
 800c850:	d405      	bmi.n	800c85e <_vfiprintf_r+0x2a>
 800c852:	89ab      	ldrh	r3, [r5, #12]
 800c854:	059a      	lsls	r2, r3, #22
 800c856:	d402      	bmi.n	800c85e <_vfiprintf_r+0x2a>
 800c858:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c85a:	f7fd fd96 	bl	800a38a <__retarget_lock_acquire_recursive>
 800c85e:	89ab      	ldrh	r3, [r5, #12]
 800c860:	071b      	lsls	r3, r3, #28
 800c862:	d501      	bpl.n	800c868 <_vfiprintf_r+0x34>
 800c864:	692b      	ldr	r3, [r5, #16]
 800c866:	b99b      	cbnz	r3, 800c890 <_vfiprintf_r+0x5c>
 800c868:	4629      	mov	r1, r5
 800c86a:	4630      	mov	r0, r6
 800c86c:	f000 f938 	bl	800cae0 <__swsetup_r>
 800c870:	b170      	cbz	r0, 800c890 <_vfiprintf_r+0x5c>
 800c872:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c874:	07dc      	lsls	r4, r3, #31
 800c876:	d504      	bpl.n	800c882 <_vfiprintf_r+0x4e>
 800c878:	f04f 30ff 	mov.w	r0, #4294967295
 800c87c:	b01d      	add	sp, #116	@ 0x74
 800c87e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c882:	89ab      	ldrh	r3, [r5, #12]
 800c884:	0598      	lsls	r0, r3, #22
 800c886:	d4f7      	bmi.n	800c878 <_vfiprintf_r+0x44>
 800c888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c88a:	f7fd fd7f 	bl	800a38c <__retarget_lock_release_recursive>
 800c88e:	e7f3      	b.n	800c878 <_vfiprintf_r+0x44>
 800c890:	2300      	movs	r3, #0
 800c892:	9309      	str	r3, [sp, #36]	@ 0x24
 800c894:	2320      	movs	r3, #32
 800c896:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c89a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c89e:	2330      	movs	r3, #48	@ 0x30
 800c8a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ca50 <_vfiprintf_r+0x21c>
 800c8a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c8a8:	f04f 0901 	mov.w	r9, #1
 800c8ac:	4623      	mov	r3, r4
 800c8ae:	469a      	mov	sl, r3
 800c8b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8b4:	b10a      	cbz	r2, 800c8ba <_vfiprintf_r+0x86>
 800c8b6:	2a25      	cmp	r2, #37	@ 0x25
 800c8b8:	d1f9      	bne.n	800c8ae <_vfiprintf_r+0x7a>
 800c8ba:	ebba 0b04 	subs.w	fp, sl, r4
 800c8be:	d00b      	beq.n	800c8d8 <_vfiprintf_r+0xa4>
 800c8c0:	465b      	mov	r3, fp
 800c8c2:	4622      	mov	r2, r4
 800c8c4:	4629      	mov	r1, r5
 800c8c6:	4630      	mov	r0, r6
 800c8c8:	f7ff ffa2 	bl	800c810 <__sfputs_r>
 800c8cc:	3001      	adds	r0, #1
 800c8ce:	f000 80a7 	beq.w	800ca20 <_vfiprintf_r+0x1ec>
 800c8d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c8d4:	445a      	add	r2, fp
 800c8d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800c8d8:	f89a 3000 	ldrb.w	r3, [sl]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	f000 809f 	beq.w	800ca20 <_vfiprintf_r+0x1ec>
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	f04f 32ff 	mov.w	r2, #4294967295
 800c8e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8ec:	f10a 0a01 	add.w	sl, sl, #1
 800c8f0:	9304      	str	r3, [sp, #16]
 800c8f2:	9307      	str	r3, [sp, #28]
 800c8f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c8f8:	931a      	str	r3, [sp, #104]	@ 0x68
 800c8fa:	4654      	mov	r4, sl
 800c8fc:	2205      	movs	r2, #5
 800c8fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c902:	4853      	ldr	r0, [pc, #332]	@ (800ca50 <_vfiprintf_r+0x21c>)
 800c904:	f7f3 fc64 	bl	80001d0 <memchr>
 800c908:	9a04      	ldr	r2, [sp, #16]
 800c90a:	b9d8      	cbnz	r0, 800c944 <_vfiprintf_r+0x110>
 800c90c:	06d1      	lsls	r1, r2, #27
 800c90e:	bf44      	itt	mi
 800c910:	2320      	movmi	r3, #32
 800c912:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c916:	0713      	lsls	r3, r2, #28
 800c918:	bf44      	itt	mi
 800c91a:	232b      	movmi	r3, #43	@ 0x2b
 800c91c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c920:	f89a 3000 	ldrb.w	r3, [sl]
 800c924:	2b2a      	cmp	r3, #42	@ 0x2a
 800c926:	d015      	beq.n	800c954 <_vfiprintf_r+0x120>
 800c928:	9a07      	ldr	r2, [sp, #28]
 800c92a:	4654      	mov	r4, sl
 800c92c:	2000      	movs	r0, #0
 800c92e:	f04f 0c0a 	mov.w	ip, #10
 800c932:	4621      	mov	r1, r4
 800c934:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c938:	3b30      	subs	r3, #48	@ 0x30
 800c93a:	2b09      	cmp	r3, #9
 800c93c:	d94b      	bls.n	800c9d6 <_vfiprintf_r+0x1a2>
 800c93e:	b1b0      	cbz	r0, 800c96e <_vfiprintf_r+0x13a>
 800c940:	9207      	str	r2, [sp, #28]
 800c942:	e014      	b.n	800c96e <_vfiprintf_r+0x13a>
 800c944:	eba0 0308 	sub.w	r3, r0, r8
 800c948:	fa09 f303 	lsl.w	r3, r9, r3
 800c94c:	4313      	orrs	r3, r2
 800c94e:	9304      	str	r3, [sp, #16]
 800c950:	46a2      	mov	sl, r4
 800c952:	e7d2      	b.n	800c8fa <_vfiprintf_r+0xc6>
 800c954:	9b03      	ldr	r3, [sp, #12]
 800c956:	1d19      	adds	r1, r3, #4
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	9103      	str	r1, [sp, #12]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	bfbb      	ittet	lt
 800c960:	425b      	neglt	r3, r3
 800c962:	f042 0202 	orrlt.w	r2, r2, #2
 800c966:	9307      	strge	r3, [sp, #28]
 800c968:	9307      	strlt	r3, [sp, #28]
 800c96a:	bfb8      	it	lt
 800c96c:	9204      	strlt	r2, [sp, #16]
 800c96e:	7823      	ldrb	r3, [r4, #0]
 800c970:	2b2e      	cmp	r3, #46	@ 0x2e
 800c972:	d10a      	bne.n	800c98a <_vfiprintf_r+0x156>
 800c974:	7863      	ldrb	r3, [r4, #1]
 800c976:	2b2a      	cmp	r3, #42	@ 0x2a
 800c978:	d132      	bne.n	800c9e0 <_vfiprintf_r+0x1ac>
 800c97a:	9b03      	ldr	r3, [sp, #12]
 800c97c:	1d1a      	adds	r2, r3, #4
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	9203      	str	r2, [sp, #12]
 800c982:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c986:	3402      	adds	r4, #2
 800c988:	9305      	str	r3, [sp, #20]
 800c98a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ca60 <_vfiprintf_r+0x22c>
 800c98e:	7821      	ldrb	r1, [r4, #0]
 800c990:	2203      	movs	r2, #3
 800c992:	4650      	mov	r0, sl
 800c994:	f7f3 fc1c 	bl	80001d0 <memchr>
 800c998:	b138      	cbz	r0, 800c9aa <_vfiprintf_r+0x176>
 800c99a:	9b04      	ldr	r3, [sp, #16]
 800c99c:	eba0 000a 	sub.w	r0, r0, sl
 800c9a0:	2240      	movs	r2, #64	@ 0x40
 800c9a2:	4082      	lsls	r2, r0
 800c9a4:	4313      	orrs	r3, r2
 800c9a6:	3401      	adds	r4, #1
 800c9a8:	9304      	str	r3, [sp, #16]
 800c9aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9ae:	4829      	ldr	r0, [pc, #164]	@ (800ca54 <_vfiprintf_r+0x220>)
 800c9b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c9b4:	2206      	movs	r2, #6
 800c9b6:	f7f3 fc0b 	bl	80001d0 <memchr>
 800c9ba:	2800      	cmp	r0, #0
 800c9bc:	d03f      	beq.n	800ca3e <_vfiprintf_r+0x20a>
 800c9be:	4b26      	ldr	r3, [pc, #152]	@ (800ca58 <_vfiprintf_r+0x224>)
 800c9c0:	bb1b      	cbnz	r3, 800ca0a <_vfiprintf_r+0x1d6>
 800c9c2:	9b03      	ldr	r3, [sp, #12]
 800c9c4:	3307      	adds	r3, #7
 800c9c6:	f023 0307 	bic.w	r3, r3, #7
 800c9ca:	3308      	adds	r3, #8
 800c9cc:	9303      	str	r3, [sp, #12]
 800c9ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9d0:	443b      	add	r3, r7
 800c9d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9d4:	e76a      	b.n	800c8ac <_vfiprintf_r+0x78>
 800c9d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800c9da:	460c      	mov	r4, r1
 800c9dc:	2001      	movs	r0, #1
 800c9de:	e7a8      	b.n	800c932 <_vfiprintf_r+0xfe>
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	3401      	adds	r4, #1
 800c9e4:	9305      	str	r3, [sp, #20]
 800c9e6:	4619      	mov	r1, r3
 800c9e8:	f04f 0c0a 	mov.w	ip, #10
 800c9ec:	4620      	mov	r0, r4
 800c9ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c9f2:	3a30      	subs	r2, #48	@ 0x30
 800c9f4:	2a09      	cmp	r2, #9
 800c9f6:	d903      	bls.n	800ca00 <_vfiprintf_r+0x1cc>
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d0c6      	beq.n	800c98a <_vfiprintf_r+0x156>
 800c9fc:	9105      	str	r1, [sp, #20]
 800c9fe:	e7c4      	b.n	800c98a <_vfiprintf_r+0x156>
 800ca00:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca04:	4604      	mov	r4, r0
 800ca06:	2301      	movs	r3, #1
 800ca08:	e7f0      	b.n	800c9ec <_vfiprintf_r+0x1b8>
 800ca0a:	ab03      	add	r3, sp, #12
 800ca0c:	9300      	str	r3, [sp, #0]
 800ca0e:	462a      	mov	r2, r5
 800ca10:	4b12      	ldr	r3, [pc, #72]	@ (800ca5c <_vfiprintf_r+0x228>)
 800ca12:	a904      	add	r1, sp, #16
 800ca14:	4630      	mov	r0, r6
 800ca16:	f7fc fef3 	bl	8009800 <_printf_float>
 800ca1a:	4607      	mov	r7, r0
 800ca1c:	1c78      	adds	r0, r7, #1
 800ca1e:	d1d6      	bne.n	800c9ce <_vfiprintf_r+0x19a>
 800ca20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca22:	07d9      	lsls	r1, r3, #31
 800ca24:	d405      	bmi.n	800ca32 <_vfiprintf_r+0x1fe>
 800ca26:	89ab      	ldrh	r3, [r5, #12]
 800ca28:	059a      	lsls	r2, r3, #22
 800ca2a:	d402      	bmi.n	800ca32 <_vfiprintf_r+0x1fe>
 800ca2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca2e:	f7fd fcad 	bl	800a38c <__retarget_lock_release_recursive>
 800ca32:	89ab      	ldrh	r3, [r5, #12]
 800ca34:	065b      	lsls	r3, r3, #25
 800ca36:	f53f af1f 	bmi.w	800c878 <_vfiprintf_r+0x44>
 800ca3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ca3c:	e71e      	b.n	800c87c <_vfiprintf_r+0x48>
 800ca3e:	ab03      	add	r3, sp, #12
 800ca40:	9300      	str	r3, [sp, #0]
 800ca42:	462a      	mov	r2, r5
 800ca44:	4b05      	ldr	r3, [pc, #20]	@ (800ca5c <_vfiprintf_r+0x228>)
 800ca46:	a904      	add	r1, sp, #16
 800ca48:	4630      	mov	r0, r6
 800ca4a:	f7fd f971 	bl	8009d30 <_printf_i>
 800ca4e:	e7e4      	b.n	800ca1a <_vfiprintf_r+0x1e6>
 800ca50:	0800d1a4 	.word	0x0800d1a4
 800ca54:	0800d1ae 	.word	0x0800d1ae
 800ca58:	08009801 	.word	0x08009801
 800ca5c:	0800c811 	.word	0x0800c811
 800ca60:	0800d1aa 	.word	0x0800d1aa

0800ca64 <__swbuf_r>:
 800ca64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca66:	460e      	mov	r6, r1
 800ca68:	4614      	mov	r4, r2
 800ca6a:	4605      	mov	r5, r0
 800ca6c:	b118      	cbz	r0, 800ca76 <__swbuf_r+0x12>
 800ca6e:	6a03      	ldr	r3, [r0, #32]
 800ca70:	b90b      	cbnz	r3, 800ca76 <__swbuf_r+0x12>
 800ca72:	f7fd fb07 	bl	800a084 <__sinit>
 800ca76:	69a3      	ldr	r3, [r4, #24]
 800ca78:	60a3      	str	r3, [r4, #8]
 800ca7a:	89a3      	ldrh	r3, [r4, #12]
 800ca7c:	071a      	lsls	r2, r3, #28
 800ca7e:	d501      	bpl.n	800ca84 <__swbuf_r+0x20>
 800ca80:	6923      	ldr	r3, [r4, #16]
 800ca82:	b943      	cbnz	r3, 800ca96 <__swbuf_r+0x32>
 800ca84:	4621      	mov	r1, r4
 800ca86:	4628      	mov	r0, r5
 800ca88:	f000 f82a 	bl	800cae0 <__swsetup_r>
 800ca8c:	b118      	cbz	r0, 800ca96 <__swbuf_r+0x32>
 800ca8e:	f04f 37ff 	mov.w	r7, #4294967295
 800ca92:	4638      	mov	r0, r7
 800ca94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca96:	6823      	ldr	r3, [r4, #0]
 800ca98:	6922      	ldr	r2, [r4, #16]
 800ca9a:	1a98      	subs	r0, r3, r2
 800ca9c:	6963      	ldr	r3, [r4, #20]
 800ca9e:	b2f6      	uxtb	r6, r6
 800caa0:	4283      	cmp	r3, r0
 800caa2:	4637      	mov	r7, r6
 800caa4:	dc05      	bgt.n	800cab2 <__swbuf_r+0x4e>
 800caa6:	4621      	mov	r1, r4
 800caa8:	4628      	mov	r0, r5
 800caaa:	f7ff fdc7 	bl	800c63c <_fflush_r>
 800caae:	2800      	cmp	r0, #0
 800cab0:	d1ed      	bne.n	800ca8e <__swbuf_r+0x2a>
 800cab2:	68a3      	ldr	r3, [r4, #8]
 800cab4:	3b01      	subs	r3, #1
 800cab6:	60a3      	str	r3, [r4, #8]
 800cab8:	6823      	ldr	r3, [r4, #0]
 800caba:	1c5a      	adds	r2, r3, #1
 800cabc:	6022      	str	r2, [r4, #0]
 800cabe:	701e      	strb	r6, [r3, #0]
 800cac0:	6962      	ldr	r2, [r4, #20]
 800cac2:	1c43      	adds	r3, r0, #1
 800cac4:	429a      	cmp	r2, r3
 800cac6:	d004      	beq.n	800cad2 <__swbuf_r+0x6e>
 800cac8:	89a3      	ldrh	r3, [r4, #12]
 800caca:	07db      	lsls	r3, r3, #31
 800cacc:	d5e1      	bpl.n	800ca92 <__swbuf_r+0x2e>
 800cace:	2e0a      	cmp	r6, #10
 800cad0:	d1df      	bne.n	800ca92 <__swbuf_r+0x2e>
 800cad2:	4621      	mov	r1, r4
 800cad4:	4628      	mov	r0, r5
 800cad6:	f7ff fdb1 	bl	800c63c <_fflush_r>
 800cada:	2800      	cmp	r0, #0
 800cadc:	d0d9      	beq.n	800ca92 <__swbuf_r+0x2e>
 800cade:	e7d6      	b.n	800ca8e <__swbuf_r+0x2a>

0800cae0 <__swsetup_r>:
 800cae0:	b538      	push	{r3, r4, r5, lr}
 800cae2:	4b29      	ldr	r3, [pc, #164]	@ (800cb88 <__swsetup_r+0xa8>)
 800cae4:	4605      	mov	r5, r0
 800cae6:	6818      	ldr	r0, [r3, #0]
 800cae8:	460c      	mov	r4, r1
 800caea:	b118      	cbz	r0, 800caf4 <__swsetup_r+0x14>
 800caec:	6a03      	ldr	r3, [r0, #32]
 800caee:	b90b      	cbnz	r3, 800caf4 <__swsetup_r+0x14>
 800caf0:	f7fd fac8 	bl	800a084 <__sinit>
 800caf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800caf8:	0719      	lsls	r1, r3, #28
 800cafa:	d422      	bmi.n	800cb42 <__swsetup_r+0x62>
 800cafc:	06da      	lsls	r2, r3, #27
 800cafe:	d407      	bmi.n	800cb10 <__swsetup_r+0x30>
 800cb00:	2209      	movs	r2, #9
 800cb02:	602a      	str	r2, [r5, #0]
 800cb04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb08:	81a3      	strh	r3, [r4, #12]
 800cb0a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb0e:	e033      	b.n	800cb78 <__swsetup_r+0x98>
 800cb10:	0758      	lsls	r0, r3, #29
 800cb12:	d512      	bpl.n	800cb3a <__swsetup_r+0x5a>
 800cb14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cb16:	b141      	cbz	r1, 800cb2a <__swsetup_r+0x4a>
 800cb18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cb1c:	4299      	cmp	r1, r3
 800cb1e:	d002      	beq.n	800cb26 <__swsetup_r+0x46>
 800cb20:	4628      	mov	r0, r5
 800cb22:	f7fe faad 	bl	800b080 <_free_r>
 800cb26:	2300      	movs	r3, #0
 800cb28:	6363      	str	r3, [r4, #52]	@ 0x34
 800cb2a:	89a3      	ldrh	r3, [r4, #12]
 800cb2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cb30:	81a3      	strh	r3, [r4, #12]
 800cb32:	2300      	movs	r3, #0
 800cb34:	6063      	str	r3, [r4, #4]
 800cb36:	6923      	ldr	r3, [r4, #16]
 800cb38:	6023      	str	r3, [r4, #0]
 800cb3a:	89a3      	ldrh	r3, [r4, #12]
 800cb3c:	f043 0308 	orr.w	r3, r3, #8
 800cb40:	81a3      	strh	r3, [r4, #12]
 800cb42:	6923      	ldr	r3, [r4, #16]
 800cb44:	b94b      	cbnz	r3, 800cb5a <__swsetup_r+0x7a>
 800cb46:	89a3      	ldrh	r3, [r4, #12]
 800cb48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cb4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb50:	d003      	beq.n	800cb5a <__swsetup_r+0x7a>
 800cb52:	4621      	mov	r1, r4
 800cb54:	4628      	mov	r0, r5
 800cb56:	f000 f883 	bl	800cc60 <__smakebuf_r>
 800cb5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb5e:	f013 0201 	ands.w	r2, r3, #1
 800cb62:	d00a      	beq.n	800cb7a <__swsetup_r+0x9a>
 800cb64:	2200      	movs	r2, #0
 800cb66:	60a2      	str	r2, [r4, #8]
 800cb68:	6962      	ldr	r2, [r4, #20]
 800cb6a:	4252      	negs	r2, r2
 800cb6c:	61a2      	str	r2, [r4, #24]
 800cb6e:	6922      	ldr	r2, [r4, #16]
 800cb70:	b942      	cbnz	r2, 800cb84 <__swsetup_r+0xa4>
 800cb72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cb76:	d1c5      	bne.n	800cb04 <__swsetup_r+0x24>
 800cb78:	bd38      	pop	{r3, r4, r5, pc}
 800cb7a:	0799      	lsls	r1, r3, #30
 800cb7c:	bf58      	it	pl
 800cb7e:	6962      	ldrpl	r2, [r4, #20]
 800cb80:	60a2      	str	r2, [r4, #8]
 800cb82:	e7f4      	b.n	800cb6e <__swsetup_r+0x8e>
 800cb84:	2000      	movs	r0, #0
 800cb86:	e7f7      	b.n	800cb78 <__swsetup_r+0x98>
 800cb88:	200001bc 	.word	0x200001bc

0800cb8c <_raise_r>:
 800cb8c:	291f      	cmp	r1, #31
 800cb8e:	b538      	push	{r3, r4, r5, lr}
 800cb90:	4605      	mov	r5, r0
 800cb92:	460c      	mov	r4, r1
 800cb94:	d904      	bls.n	800cba0 <_raise_r+0x14>
 800cb96:	2316      	movs	r3, #22
 800cb98:	6003      	str	r3, [r0, #0]
 800cb9a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb9e:	bd38      	pop	{r3, r4, r5, pc}
 800cba0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cba2:	b112      	cbz	r2, 800cbaa <_raise_r+0x1e>
 800cba4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cba8:	b94b      	cbnz	r3, 800cbbe <_raise_r+0x32>
 800cbaa:	4628      	mov	r0, r5
 800cbac:	f000 f830 	bl	800cc10 <_getpid_r>
 800cbb0:	4622      	mov	r2, r4
 800cbb2:	4601      	mov	r1, r0
 800cbb4:	4628      	mov	r0, r5
 800cbb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbba:	f000 b817 	b.w	800cbec <_kill_r>
 800cbbe:	2b01      	cmp	r3, #1
 800cbc0:	d00a      	beq.n	800cbd8 <_raise_r+0x4c>
 800cbc2:	1c59      	adds	r1, r3, #1
 800cbc4:	d103      	bne.n	800cbce <_raise_r+0x42>
 800cbc6:	2316      	movs	r3, #22
 800cbc8:	6003      	str	r3, [r0, #0]
 800cbca:	2001      	movs	r0, #1
 800cbcc:	e7e7      	b.n	800cb9e <_raise_r+0x12>
 800cbce:	2100      	movs	r1, #0
 800cbd0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cbd4:	4620      	mov	r0, r4
 800cbd6:	4798      	blx	r3
 800cbd8:	2000      	movs	r0, #0
 800cbda:	e7e0      	b.n	800cb9e <_raise_r+0x12>

0800cbdc <raise>:
 800cbdc:	4b02      	ldr	r3, [pc, #8]	@ (800cbe8 <raise+0xc>)
 800cbde:	4601      	mov	r1, r0
 800cbe0:	6818      	ldr	r0, [r3, #0]
 800cbe2:	f7ff bfd3 	b.w	800cb8c <_raise_r>
 800cbe6:	bf00      	nop
 800cbe8:	200001bc 	.word	0x200001bc

0800cbec <_kill_r>:
 800cbec:	b538      	push	{r3, r4, r5, lr}
 800cbee:	4d07      	ldr	r5, [pc, #28]	@ (800cc0c <_kill_r+0x20>)
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	4604      	mov	r4, r0
 800cbf4:	4608      	mov	r0, r1
 800cbf6:	4611      	mov	r1, r2
 800cbf8:	602b      	str	r3, [r5, #0]
 800cbfa:	f7f5 fd33 	bl	8002664 <_kill>
 800cbfe:	1c43      	adds	r3, r0, #1
 800cc00:	d102      	bne.n	800cc08 <_kill_r+0x1c>
 800cc02:	682b      	ldr	r3, [r5, #0]
 800cc04:	b103      	cbz	r3, 800cc08 <_kill_r+0x1c>
 800cc06:	6023      	str	r3, [r4, #0]
 800cc08:	bd38      	pop	{r3, r4, r5, pc}
 800cc0a:	bf00      	nop
 800cc0c:	200006e0 	.word	0x200006e0

0800cc10 <_getpid_r>:
 800cc10:	f7f5 bd20 	b.w	8002654 <_getpid>

0800cc14 <__swhatbuf_r>:
 800cc14:	b570      	push	{r4, r5, r6, lr}
 800cc16:	460c      	mov	r4, r1
 800cc18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc1c:	2900      	cmp	r1, #0
 800cc1e:	b096      	sub	sp, #88	@ 0x58
 800cc20:	4615      	mov	r5, r2
 800cc22:	461e      	mov	r6, r3
 800cc24:	da0d      	bge.n	800cc42 <__swhatbuf_r+0x2e>
 800cc26:	89a3      	ldrh	r3, [r4, #12]
 800cc28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cc2c:	f04f 0100 	mov.w	r1, #0
 800cc30:	bf14      	ite	ne
 800cc32:	2340      	movne	r3, #64	@ 0x40
 800cc34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cc38:	2000      	movs	r0, #0
 800cc3a:	6031      	str	r1, [r6, #0]
 800cc3c:	602b      	str	r3, [r5, #0]
 800cc3e:	b016      	add	sp, #88	@ 0x58
 800cc40:	bd70      	pop	{r4, r5, r6, pc}
 800cc42:	466a      	mov	r2, sp
 800cc44:	f000 f848 	bl	800ccd8 <_fstat_r>
 800cc48:	2800      	cmp	r0, #0
 800cc4a:	dbec      	blt.n	800cc26 <__swhatbuf_r+0x12>
 800cc4c:	9901      	ldr	r1, [sp, #4]
 800cc4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cc52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cc56:	4259      	negs	r1, r3
 800cc58:	4159      	adcs	r1, r3
 800cc5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cc5e:	e7eb      	b.n	800cc38 <__swhatbuf_r+0x24>

0800cc60 <__smakebuf_r>:
 800cc60:	898b      	ldrh	r3, [r1, #12]
 800cc62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc64:	079d      	lsls	r5, r3, #30
 800cc66:	4606      	mov	r6, r0
 800cc68:	460c      	mov	r4, r1
 800cc6a:	d507      	bpl.n	800cc7c <__smakebuf_r+0x1c>
 800cc6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cc70:	6023      	str	r3, [r4, #0]
 800cc72:	6123      	str	r3, [r4, #16]
 800cc74:	2301      	movs	r3, #1
 800cc76:	6163      	str	r3, [r4, #20]
 800cc78:	b003      	add	sp, #12
 800cc7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc7c:	ab01      	add	r3, sp, #4
 800cc7e:	466a      	mov	r2, sp
 800cc80:	f7ff ffc8 	bl	800cc14 <__swhatbuf_r>
 800cc84:	9f00      	ldr	r7, [sp, #0]
 800cc86:	4605      	mov	r5, r0
 800cc88:	4639      	mov	r1, r7
 800cc8a:	4630      	mov	r0, r6
 800cc8c:	f7fe fda6 	bl	800b7dc <_malloc_r>
 800cc90:	b948      	cbnz	r0, 800cca6 <__smakebuf_r+0x46>
 800cc92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc96:	059a      	lsls	r2, r3, #22
 800cc98:	d4ee      	bmi.n	800cc78 <__smakebuf_r+0x18>
 800cc9a:	f023 0303 	bic.w	r3, r3, #3
 800cc9e:	f043 0302 	orr.w	r3, r3, #2
 800cca2:	81a3      	strh	r3, [r4, #12]
 800cca4:	e7e2      	b.n	800cc6c <__smakebuf_r+0xc>
 800cca6:	89a3      	ldrh	r3, [r4, #12]
 800cca8:	6020      	str	r0, [r4, #0]
 800ccaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccae:	81a3      	strh	r3, [r4, #12]
 800ccb0:	9b01      	ldr	r3, [sp, #4]
 800ccb2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ccb6:	b15b      	cbz	r3, 800ccd0 <__smakebuf_r+0x70>
 800ccb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccbc:	4630      	mov	r0, r6
 800ccbe:	f000 f81d 	bl	800ccfc <_isatty_r>
 800ccc2:	b128      	cbz	r0, 800ccd0 <__smakebuf_r+0x70>
 800ccc4:	89a3      	ldrh	r3, [r4, #12]
 800ccc6:	f023 0303 	bic.w	r3, r3, #3
 800ccca:	f043 0301 	orr.w	r3, r3, #1
 800ccce:	81a3      	strh	r3, [r4, #12]
 800ccd0:	89a3      	ldrh	r3, [r4, #12]
 800ccd2:	431d      	orrs	r5, r3
 800ccd4:	81a5      	strh	r5, [r4, #12]
 800ccd6:	e7cf      	b.n	800cc78 <__smakebuf_r+0x18>

0800ccd8 <_fstat_r>:
 800ccd8:	b538      	push	{r3, r4, r5, lr}
 800ccda:	4d07      	ldr	r5, [pc, #28]	@ (800ccf8 <_fstat_r+0x20>)
 800ccdc:	2300      	movs	r3, #0
 800ccde:	4604      	mov	r4, r0
 800cce0:	4608      	mov	r0, r1
 800cce2:	4611      	mov	r1, r2
 800cce4:	602b      	str	r3, [r5, #0]
 800cce6:	f7f5 fd1d 	bl	8002724 <_fstat>
 800ccea:	1c43      	adds	r3, r0, #1
 800ccec:	d102      	bne.n	800ccf4 <_fstat_r+0x1c>
 800ccee:	682b      	ldr	r3, [r5, #0]
 800ccf0:	b103      	cbz	r3, 800ccf4 <_fstat_r+0x1c>
 800ccf2:	6023      	str	r3, [r4, #0]
 800ccf4:	bd38      	pop	{r3, r4, r5, pc}
 800ccf6:	bf00      	nop
 800ccf8:	200006e0 	.word	0x200006e0

0800ccfc <_isatty_r>:
 800ccfc:	b538      	push	{r3, r4, r5, lr}
 800ccfe:	4d06      	ldr	r5, [pc, #24]	@ (800cd18 <_isatty_r+0x1c>)
 800cd00:	2300      	movs	r3, #0
 800cd02:	4604      	mov	r4, r0
 800cd04:	4608      	mov	r0, r1
 800cd06:	602b      	str	r3, [r5, #0]
 800cd08:	f7f5 fd1c 	bl	8002744 <_isatty>
 800cd0c:	1c43      	adds	r3, r0, #1
 800cd0e:	d102      	bne.n	800cd16 <_isatty_r+0x1a>
 800cd10:	682b      	ldr	r3, [r5, #0]
 800cd12:	b103      	cbz	r3, 800cd16 <_isatty_r+0x1a>
 800cd14:	6023      	str	r3, [r4, #0]
 800cd16:	bd38      	pop	{r3, r4, r5, pc}
 800cd18:	200006e0 	.word	0x200006e0

0800cd1c <_init>:
 800cd1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd1e:	bf00      	nop
 800cd20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd22:	bc08      	pop	{r3}
 800cd24:	469e      	mov	lr, r3
 800cd26:	4770      	bx	lr

0800cd28 <_fini>:
 800cd28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd2a:	bf00      	nop
 800cd2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd2e:	bc08      	pop	{r3}
 800cd30:	469e      	mov	lr, r3
 800cd32:	4770      	bx	lr
