<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Series-Parallel Split Gate Reduction" />
<meta name="abstract" content="Series-parallel device reduction is a generalization of regular split-gate reduction. It differs from the regular split-gate reduction in that the parallel structures contained in transistor strings are also collapsed." />
<meta name="description" content="Series-parallel device reduction is a generalization of regular split-gate reduction. It differs from the regular split-gate reduction in that the parallel structures contained in transistor strings are also collapsed." />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id2ece789b-8ec2-4337-bf20-4bf16760662e" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Series-Parallel Split Gate Reduction</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Series-Parallel Split Gate Reduction" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id2ece789b-8ec2-4337-bf20-4bf16760662e">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Series-Parallel Split Gate Reduction</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">Series-parallel
device reduction is a generalization of regular split-gate reduction.
It differs from the regular split-gate reduction in that the parallel
structures contained in transistor strings are also collapsed. </span>
</div>
<p class="p"><a class="xref fm:Figure" href="#id2ece789b-8ec2-4337-bf20-4bf16760662e__id30b97203-ebe8-4523-8bfc-74675503f2ff">Figure 1</a> illustrates the series-parallel split-gate
reduction. The reduction applies to the series-parallel structures
of MOS devices where all series structures have the same number
of parallel device structures. In order for the parallel structures
to be collapsed, they must have the following characteristics:</p>
<ul class="ul"><li class="li" id="id2ece789b-8ec2-4337-bf20-4bf16760662e__id3b15c182-86c4-405d-ab4b-9a927b41a494"><p class="p">Gate pins are shared.</p>
</li>
<li class="li" id="id2ece789b-8ec2-4337-bf20-4bf16760662e__id061f95ca-758e-4bcd-9aeb-0f34847c0230"><p class="p">Have the same number of transistors with
the following attributes being identical:</p>
<ul class="ul"><li class="li" id="id2ece789b-8ec2-4337-bf20-4bf16760662e__id8e4b3ecf-0b68-4f89-bddb-c93530796495"><p class="p">component types and subtypes</p>
</li>
<li class="li" id="id2ece789b-8ec2-4337-bf20-4bf16760662e__id4b6c14c0-aa39-4eb7-bb8d-58ccca947678"><p class="p">numbers of pins</p>
</li>
<li class="li" id="id2ece789b-8ec2-4337-bf20-4bf16760662e__id4e3be579-e716-42dd-a9b4-2dca7e5b57f4"><p class="p">pin names</p>
</li>
<li class="li" id="id2ece789b-8ec2-4337-bf20-4bf16760662e__idce00f5a8-6b8b-4fe4-9dc6-050770f12b68"><p class="p">pin swappability</p>
</li>
</ul>
</li>
</ul>
<p class="p">If there are more than three pins, then all
of the optional pins must be connected in parallel across the row.
In <a class="xref fm:Figure" href="#id2ece789b-8ec2-4337-bf20-4bf16760662e__id30b97203-ebe8-4523-8bfc-74675503f2ff">Figure 1</a>, letters A-F indicate nets connected
to the gate pins; all gate pins marked with the same letter are
assumed to be connected to the same net.</p>
<div class="fig fignone" id="id2ece789b-8ec2-4337-bf20-4bf16760662e__id30b97203-ebe8-4523-8bfc-74675503f2ff"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Series-Parallel Split Gate Reduction</span><br /><div class="imagecenter"><img class="image imagecenter" height="224" src="../graphics/lvs_comparison12a.png" width="436" /></div><br /></div>
<p class="p">For comparison, the regular split-gate reduction
operates on similar structures but requires that all gates in each
parallel group to be shorted together, that is pins B and C must
be the same net (same for D, E, and F). </p>
<p class="p">If exactly two parallel device groups are reduced,
as drawn in the figure, then some special conditions apply. In order
for the reduction to proceed, then at least one of the following
must be true for the uppermost net in the diagram:</p>
<ul class="ul"><li class="li" id="id2ece789b-8ec2-4337-bf20-4bf16760662e__ida886c2e9-9b24-4424-8349-5b8301af76b2"><p class="p">The net must be connected to at least
one more device.</p>
</li>
<li class="li" id="id2ece789b-8ec2-4337-bf20-4bf16760662e__idec3ef76b-1341-4be2-a34f-93dcd4a04add"><p class="p">The net must have a user-given name and
be an initial correspondence point.</p>
</li>
<li class="li" id="id2ece789b-8ec2-4337-bf20-4bf16760662e__id68786eb5-0cfc-45a0-b919-9599f061e872"><p class="p">The net must connect to a pin of the
cell.</p>
</li>
</ul>
<p class="p">Otherwise, the selection of the uppermost net
itself is ambiguous and the reduction is not done.</p>
<p class="p">The series-parallel split gate reduction is
enabled with the SP ALSO option of the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce Split Gates', 'svrf_ur'); return false;">LVS Reduce Split Gates</a> specification statement. The other options of
this statement apply to the series-parallel split gate reduction
and have the same effect as they do for regular split gate reduction. The
same is true for property calculations, whether built-in or user-defined,
and the LVS Split Gate Ratio specification statement.</p>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SplitGateReduction_id35e17438.html" title="Split-gate MOS structures are reduced by default during comparison of built-in MOS devices.">Split Gate Reduction</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Series-Parallel Split Gate Reduction"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_SeriesParallelSplitGateReduction_id2ece789b.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>