Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  5 23:54:55 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_methodology -file MCU_methodology_drc_routed.rpt -pb MCU_methodology_drc_routed.pb -rpx MCU_methodology_drc_routed.rpx
| Design       : MCU
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 312
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check     | 98         |
| SYNTH-10  | Warning  | Wide multiplier               | 3          |
| TIMING-16 | Warning  | Large setup violation         | 169        |
| TIMING-18 | Warning  | Missing input or output delay | 34         |
| TIMING-20 | Warning  | Non-clocked latch             | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0 input pin u_GP_calculator/U_calculator/RESULT0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__0 input pin u_GP_calculator/U_calculator/RESULT0__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP u_GP_calculator/U_calculator/RESULT0__1 input pin u_GP_calculator/U_calculator/RESULT0__1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at u_GP_calculator/U_calculator/RESULT0 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at u_GP_calculator/U_calculator/RESULT0__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at u_GP_calculator/U_calculator/RESULT0__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.270 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -2.317 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -2.319 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.407 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.923 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.972 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.996 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.998 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -3.024 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -3.194 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -3.206 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -3.314 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -3.366 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -3.513 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -3.516 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -3.523 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -3.543 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -3.543 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[7]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -3.561 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -3.567 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -3.618 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -3.658 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -3.662 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -3.662 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.676 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -3.678 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.694 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.756 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -3.765 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -3.853 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.864 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.865 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.882 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.896 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.898 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.919 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.928 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.946 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.998 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -4.034 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -4.040 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -4.053 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -4.057 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -4.059 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -4.086 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -4.148 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -4.256 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -4.262 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -4.272 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -4.274 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -4.274 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -4.342 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -4.345 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -4.366 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -4.393 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -4.405 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -4.467 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -4.469 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -4.481 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -4.483 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -4.486 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -4.500 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -4.526 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -4.549 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -4.551 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -4.580 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -4.640 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -4.662 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -4.675 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -4.689 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -4.689 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -4.710 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -4.735 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -4.737 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -4.749 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -4.753 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -4.782 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -4.788 ns between U_Core/U_DataPath/U_PC/q_reg[4]_rep__0/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -4.797 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -4.851 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -4.876 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -4.878 ns between U_Core/U_DataPath/U_PC/q_reg[4]_rep__0/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -4.895 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -4.921 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -4.961 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -4.962 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -5.006 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -5.017 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -5.032 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -5.042 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -5.106 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -5.119 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -5.177 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -5.183 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -5.205 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -5.208 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -5.209 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -5.224 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -5.224 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -5.239 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -5.239 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -5.321 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -5.326 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_Core/U_DataPath/U_ExeReg_ALU/q_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -5.326 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -5.412 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -5.417 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -5.447 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -5.461 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -5.472 ns between U_Core/U_DataPath/U_PC/q_reg[4]_rep__0/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -5.485 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -5.520 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -5.520 ns between U_Core/U_DataPath/U_PC/q_reg[4]_rep__0/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -5.648 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -5.658 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -5.663 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -5.667 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -5.693 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -5.716 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -5.733 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -5.749 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -5.751 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -5.834 ns between U_Core/U_DataPath/U_PC/q_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -5.856 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -5.863 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -6.034 ns between U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -80.950 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -81.193 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -81.193 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -81.213 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -81.676 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -81.909 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -82.017 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -82.634 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -82.678 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -82.683 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -82.762 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -82.764 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -82.795 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -82.877 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -82.901 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -82.918 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -82.970 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -83.061 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -83.104 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -83.140 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -83.212 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -83.297 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -83.302 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -83.328 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -83.366 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -83.381 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -83.399 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -83.409 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -83.429 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -83.431 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -83.555 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -83.600 ns between u_GP_calculator/U_APB_Intf/slv_reg1_reg[31]/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on DATA_IO relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on echo_data relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on btn[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on btn[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on btn[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on btn[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on echo_start relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on fndCom[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on fndCom[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on fndCom[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on fndCom[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on fndFont[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on fndFont[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on fndFont[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on fndFont[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on fndFont[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on fndFont[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on fndFont[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on fndFont[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on rx_empty relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on rx_full relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on tx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on tx_empty relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on tx_full relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[0] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[1] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[2] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[3] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[4] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[5] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[6] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[7] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[7]/G is not reached by a timing clock
Related violations: <none>


