@N|Running in 32-bit mode
@N: CG334 :"/home/sora/work/ethout/Source/pmi_ram_dp.v":76:9:76:21|Read directive translate_off 
@N: CG333 :"/home/sora/work/ethout/Source/pmi_ram_dp.v":535:9:535:20|Read directive translate_on 
@N: CG364 :"/home/sora/work/ethout/source/ipexpress/ecp3/pciex1/pcie_eval/models/ecp3/pcs_pipe_bb.v":11:7:11:18|Synthesizing module pcs_pipe_top
@N: CG364 :"/home/sora/work/ethout/source/ipexpress/ecp3/pciex1/pcie_bb.v":14:7:14:10|Synthesizing module pcie
@N: CG364 :"/home/sora/work/ethout/source/ecp3/pcie_top.v":3:7:3:14|Synthesizing module pcie_top
@N: CG364 :"/home/sora/work/ethout/source/ip_rx_crpr.v":3:7:3:16|Synthesizing module ip_rx_crpr
@N: CG364 :"/home/sora/work/ethout/source/ip_crpr_arb.v":3:7:3:17|Synthesizing module ip_crpr_arb
@N: CG364 :"/home/sora/work/ethout/source/ip_tx_arbiter.v":3:7:3:19|Synthesizing module ip_tx_arbiter
@N: CG364 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_dec.v":4:7:4:16|Synthesizing module wb_tlc_dec
@N: CG364 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":53:7:53:16|Synthesizing module sync_logic
@N: CG364 :"/home/sora/work/ethout/Source/pmi_ram_dp.v":49:7:49:16|Synthesizing module pmi_ram_dp
@N: CG364 :"/home/sora/work/ethout/source/wb_tlc/async_pkt_fifo.v":1:7:1:20|Synthesizing module async_pkt_fifo
@N: CG364 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_req_fifo.v":5:7:5:21|Synthesizing module wb_tlc_req_fifo
@N: CG364 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_cr.v":3:7:3:15|Synthesizing module wb_tlc_cr
@N: CG364 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":4:7:4:13|Synthesizing module wb_intf
@N: CG364 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_cpld.v":3:7:3:17|Synthesizing module wb_tlc_cpld
@N: CG364 :"/home/sora/work/ethout/Source/pmi_ram_dp.v":49:7:49:16|Synthesizing module pmi_ram_dp
@N: CG364 :"/home/sora/work/ethout/source/wb_tlc/async_pkt_fifo.v":1:7:1:20|Synthesizing module async_pkt_fifo
@N: CG364 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_cpld_fifo.v":4:7:4:22|Synthesizing module wb_tlc_cpld_fifo
@N: CG364 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc.v":3:7:3:12|Synthesizing module wb_tlc
@N: CG364 :"/usr/local/diamond/1.4/cae_library/synthesis/verilog/ecp3.v":1029:7:1029:9|Synthesizing module VLO
@N: CG364 :"/usr/local/diamond/1.4/cae_library/synthesis/verilog/ecp3.v":1552:7:1552:13|Synthesizing module EHXPLLF
@N: CG364 :"/home/sora/work/ethout/Implementation/pll.v":8:7:8:9|Synthesizing module pll
@N: CG364 :"/usr/local/diamond/1.4/cae_library/synthesis/verilog/ecp3.v":1025:7:1025:9|Synthesizing module VHI
@N: CG364 :"/usr/local/diamond/1.4/cae_library/synthesis/verilog/ecp3.v":457:7:457:9|Synthesizing module INV
@N: CG364 :"/usr/local/diamond/1.4/cae_library/synthesis/verilog/ecp3.v":43:7:43:10|Synthesizing module AND2
@N: CG364 :"/usr/local/diamond/1.4/cae_library/synthesis/verilog/ecp3.v":1253:7:1253:12|Synthesizing module DP16KC
@N: CG364 :"/usr/local/diamond/1.4/cae_library/synthesis/verilog/ecp3.v":197:7:197:13|Synthesizing module FD1P3DX
@N: CG364 :"/usr/local/diamond/1.4/cae_library/synthesis/verilog/ecp3.v":667:7:667:11|Synthesizing module MUX41
@N: CG364 :"/home/sora/work/ethout/Source/ipexpress/ecp3/ram_dp_true/ram_dp_true.v":8:7:8:17|Synthesizing module ram_dp_true
@N: CG364 :"/home/sora/work/ethout/source/ecp3/pciwb_top.v":494:7:494:14|Synthesizing module clk_sync
@N: CG364 :"/home/sora/work/ethout/source/ecp3/pciwb_top.v":1:7:1:9|Synthesizing module top
@N: CL201 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_cpld_fifo.v":110:0:110:5|Trying to extract state machine for register state
@N: CL135 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_cpld.v":42:0:42:5|Found seqShift valid_p5, depth=5, width=1
@N: CL135 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_cpld.v":42:0:42:5|Found seqShift din_p5, depth=5, width=16
@N: CL201 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_cpld.v":42:0:42:5|Trying to extract state machine for register sm
@N: CL201 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Trying to extract state machine for register sm
@N: CL135 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_cr.v":34:0:34:5|Found seqShift cr_c2p, depth=3, width=1
@N: CL177 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_dec.v":39:0:39:5|Sharing sequential element rx_eop_p2.
@N: CL201 :"/home/sora/work/ethout/source/ip_rx_crpr.v":40:0:40:5|Trying to extract state machine for register sm

