// Seed: 231638089
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3,
    inout id_4,
    output id_5
);
  defparam id_6.id_7 = id_4;
endmodule
