{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570175339481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570175339485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 03:48:59 2019 " "Processing started: Fri Oct 04 03:48:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570175339485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570175339485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570175339485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570175340054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570175340054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 alu.v(5) " "Verilog HDL Declaration information at alu.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570175348372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 alu.v(5) " "Verilog HDL Declaration information at alu.v(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570175348372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 alu.v(5) " "Verilog HDL Declaration information at alu.v(5): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570175348372 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 11 11 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA " "Found entity 2: FA" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""} { "Info" "ISGN_ENTITY_NAME" "3 ripple_carry_adder " "Found entity 3: ripple_carry_adder" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""} { "Info" "ISGN_ENTITY_NAME" "4 EQ1seg0 " "Found entity 4: EQ1seg0" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""} { "Info" "ISGN_ENTITY_NAME" "5 EQ2seg1 " "Found entity 5: EQ2seg1" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""} { "Info" "ISGN_ENTITY_NAME" "6 EQ3seg2 " "Found entity 6: EQ3seg2" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""} { "Info" "ISGN_ENTITY_NAME" "7 EQ4seg3 " "Found entity 7: EQ4seg3" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""} { "Info" "ISGN_ENTITY_NAME" "8 EQ5seg4 " "Found entity 8: EQ5seg4" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""} { "Info" "ISGN_ENTITY_NAME" "9 EQ6seg5 " "Found entity 9: EQ6seg5" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""} { "Info" "ISGN_ENTITY_NAME" "10 EQ7seg6 " "Found entity 10: EQ7seg6" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""} { "Info" "ISGN_ENTITY_NAME" "11 bitsToHex " "Found entity 11: bitsToHex" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175348372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(32) " "Verilog HDL Instantiation warning at alu.v(32): instance has no name" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "f2wire alu.v(17) " "Verilog HDL warning at alu.v(17): object f2wire used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "f3wire alu.v(17) " "Verilog HDL warning at alu.v(17): object f3wire used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "f4wire alu.v(17) " "Verilog HDL warning at alu.v(17): object f4wire used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "f5wire alu.v(17) " "Verilog HDL warning at alu.v(17): object f5wire used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "f6wire alu.v(17) " "Verilog HDL warning at alu.v(17): object f6wire used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(22) " "Verilog HDL assignment warning at alu.v(22): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(23) " "Verilog HDL assignment warning at alu.v(23): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(24) " "Verilog HDL assignment warning at alu.v(24): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(25) " "Verilog HDL assignment warning at alu.v(25): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(26) " "Verilog HDL assignment warning at alu.v(26): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(27) " "Verilog HDL assignment warning at alu.v(27): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu.v(28) " "Verilog HDL assignment warning at alu.v(28): truncated value with size 4 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "f2wire\[0\] 0 alu.v(17) " "Net \"f2wire\[0\]\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "f3wire\[0\] 0 alu.v(17) " "Net \"f3wire\[0\]\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "f4wire\[0\] 0 alu.v(17) " "Net \"f4wire\[0\]\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "f5wire\[0\] 0 alu.v(17) " "Net \"f5wire\[0\]\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "f6wire\[0\] 0 alu.v(17) " "Net \"f6wire\[0\]\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR alu.v(4) " "Output port \"LEDR\" at alu.v(4) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 alu.v(5) " "Output port \"HEX4\" at alu.v(5) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 alu.v(5) " "Output port \"HEX6\" at alu.v(5) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570175348372 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitsToHex bitsToHex:hex0 " "Elaborating entity \"bitsToHex\" for hierarchy \"bitsToHex:hex0\"" {  } { { "alu.v" "hex0" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175348388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ1seg0 bitsToHex:hex0\|EQ1seg0:eq1 " "Elaborating entity \"EQ1seg0\" for hierarchy \"bitsToHex:hex0\|EQ1seg0:eq1\"" {  } { { "alu.v" "eq1" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175348403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ2seg1 bitsToHex:hex0\|EQ2seg1:eq2 " "Elaborating entity \"EQ2seg1\" for hierarchy \"bitsToHex:hex0\|EQ2seg1:eq2\"" {  } { { "alu.v" "eq2" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175348419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ3seg2 bitsToHex:hex0\|EQ3seg2:eq3 " "Elaborating entity \"EQ3seg2\" for hierarchy \"bitsToHex:hex0\|EQ3seg2:eq3\"" {  } { { "alu.v" "eq3" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175348435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ4seg3 bitsToHex:hex0\|EQ4seg3:eq4 " "Elaborating entity \"EQ4seg3\" for hierarchy \"bitsToHex:hex0\|EQ4seg3:eq4\"" {  } { { "alu.v" "eq4" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175348450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ5seg4 bitsToHex:hex0\|EQ5seg4:eq5 " "Elaborating entity \"EQ5seg4\" for hierarchy \"bitsToHex:hex0\|EQ5seg4:eq5\"" {  } { { "alu.v" "eq5" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175348466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ6seg5 bitsToHex:hex0\|EQ6seg5:eq6 " "Elaborating entity \"EQ6seg5\" for hierarchy \"bitsToHex:hex0\|EQ6seg5:eq6\"" {  } { { "alu.v" "eq6" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175348481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ7seg6 bitsToHex:hex0\|EQ7seg6:eq7 " "Elaborating entity \"EQ7seg6\" for hierarchy \"bitsToHex:hex0\|EQ7seg6:eq7\"" {  } { { "alu.v" "eq7" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175348481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder ripple_carry_adder:comb_5 " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"ripple_carry_adder:comb_5\"" {  } { { "alu.v" "comb_5" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175348513 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bitsOUT\[8..4\] alu.v(52) " "Output port \"bitsOUT\[8..4\]\" at alu.v(52) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570175348513 "|ALU|ripple_carry_adder:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ripple_carry_adder:comb_5\|FA:FA0 " "Elaborating entity \"FA\" for hierarchy \"ripple_carry_adder:comb_5\|FA:FA0\"" {  } { { "alu.v" "FA0" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175348528 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[6\] HEX2\[6\] " "Net \"HEX2\[6\]\", which fans out to \"HEX2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex2\|hexOUT\[6\] " "Net is fed by \"bitsToHex:hex2\|hexOUT\[6\]\"" {  } { { "alu.v" "hexOUT\[6\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex4\|hexOUT\[6\] " "Net is fed by \"bitsToHex:hex4\|hexOUT\[6\]\"" {  } { { "alu.v" "hexOUT\[6\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""}  } { { "alu.v" "HEX2\[6\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570175348669 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[5\] HEX2\[5\] " "Net \"HEX2\[5\]\", which fans out to \"HEX2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex2\|hexOUT\[5\] " "Net is fed by \"bitsToHex:hex2\|hexOUT\[5\]\"" {  } { { "alu.v" "hexOUT\[5\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex4\|hexOUT\[5\] " "Net is fed by \"bitsToHex:hex4\|hexOUT\[5\]\"" {  } { { "alu.v" "hexOUT\[5\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""}  } { { "alu.v" "HEX2\[5\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570175348669 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[4\] HEX2\[4\] " "Net \"HEX2\[4\]\", which fans out to \"HEX2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex2\|hexOUT\[4\] " "Net is fed by \"bitsToHex:hex2\|hexOUT\[4\]\"" {  } { { "alu.v" "hexOUT\[4\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex4\|hexOUT\[4\] " "Net is fed by \"bitsToHex:hex4\|hexOUT\[4\]\"" {  } { { "alu.v" "hexOUT\[4\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""}  } { { "alu.v" "HEX2\[4\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570175348669 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[3\] HEX2\[3\] " "Net \"HEX2\[3\]\", which fans out to \"HEX2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex2\|hexOUT\[3\] " "Net is fed by \"bitsToHex:hex2\|hexOUT\[3\]\"" {  } { { "alu.v" "hexOUT\[3\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex4\|hexOUT\[3\] " "Net is fed by \"bitsToHex:hex4\|hexOUT\[3\]\"" {  } { { "alu.v" "hexOUT\[3\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""}  } { { "alu.v" "HEX2\[3\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570175348669 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[2\] HEX2\[2\] " "Net \"HEX2\[2\]\", which fans out to \"HEX2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex2\|hexOUT\[2\] " "Net is fed by \"bitsToHex:hex2\|hexOUT\[2\]\"" {  } { { "alu.v" "hexOUT\[2\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex4\|hexOUT\[2\] " "Net is fed by \"bitsToHex:hex4\|hexOUT\[2\]\"" {  } { { "alu.v" "hexOUT\[2\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""}  } { { "alu.v" "HEX2\[2\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570175348669 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[1\] HEX2\[1\] " "Net \"HEX2\[1\]\", which fans out to \"HEX2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex2\|hexOUT\[1\] " "Net is fed by \"bitsToHex:hex2\|hexOUT\[1\]\"" {  } { { "alu.v" "hexOUT\[1\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex4\|hexOUT\[1\] " "Net is fed by \"bitsToHex:hex4\|hexOUT\[1\]\"" {  } { { "alu.v" "hexOUT\[1\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""}  } { { "alu.v" "HEX2\[1\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570175348669 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[0\] HEX2\[0\] " "Net \"HEX2\[0\]\", which fans out to \"HEX2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex2\|hexOUT\[0\] " "Net is fed by \"bitsToHex:hex2\|hexOUT\[0\]\"" {  } { { "alu.v" "hexOUT\[0\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bitsToHex:hex4\|hexOUT\[0\] " "Net is fed by \"bitsToHex:hex4\|hexOUT\[0\]\"" {  } { { "alu.v" "hexOUT\[0\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 96 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175348669 ""}  } { { "alu.v" "HEX2\[0\]" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570175348669 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570175348669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570175348685 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570175348778 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 04 03:49:08 2019 " "Processing ended: Fri Oct 04 03:49:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570175348778 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570175348778 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570175348778 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570175348778 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 23 s 25 s " "Quartus Prime Full Compilation was unsuccessful. 23 errors, 25 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570175349419 ""}
