// Test 4: Arbitration - concurrent requests from all 4 L1s
// Format: ADDRESS_MEMWRITE_L1ID_DATA_CYCLE
// 
// KEY TIMING CONCEPT:
// - Cycle 0: All 4 reads issued SIMULTANEOUSLY (concurrent)
//   The arbiter grants them one-by-one in round-robin order
// - Cycle 10: All 4 writes issued SIMULTANEOUSLY (concurrent, delayed)
//
// Round 1 (Cycle 0): CONCURRENT reads - arbiter tests round-robin
00000300_0_0_00000000_0
00000304_0_1_00000000_0
00000308_0_2_00000000_0
0000030C_0_3_00000000_0
// Round 2 (Cycle 10): CONCURRENT writes - arbiter tests round-robin
00000310_1_0_AAAAAAAA_10
00000314_1_1_BBBBBBBB_10
00000318_1_2_CCCCCCCC_10
0000031C_1_3_DDDDDDDD_10
