; DIVS tests
; Only Generated test!


:DIVS_W__DATA_REGISTER_BY_EA__X_UNAFFECTED_STILL_SET

arrange_code
$00040000 83 c0

assert_code
> DIVS.W D0,D1

arrange_reg
D0 00000002 00008000 555555d2 000000d3 000000d4 00000100 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS XNZVC

assert_reg
D0 00000002 00004000 555555d2 000000d3 000000d4 00000100 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040002
SR_FLAGS X----


:DIVS_W__DATA_REGISTER_BY_EA__X_UNAFFECTED_STILL_CLEAR

arrange_code
$00040000 83 c0

assert_code
> DIVS.W D0,D1

arrange_reg
D0 00000002 0fff8000 555555d2 000000d3 000000d4 00000100 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS -NZVC

assert_reg
D0 00000002 0fff8000 555555d2 000000d3 000000d4 00000100 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040002
SR_FLAGS ---V-


:DIVS_W__DATA_REGISTER_BY_EA__N_SET

arrange_code
$00040000 83 c0

assert_code
> DIVS.W D0,D1

arrange_reg
D0 0000ff6a 000001c2 555555d2 000000d3 000000d4 00000100 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS --ZVC

assert_reg
D0 0000ff6a 0000fffd 555555d2 000000d3 000000d4 00000100 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040002
SR_FLAGS -N---


:DIVS_W__DATA_REGISTER_BY_EA__N_CLEAR

arrange_code
$00040000 83 c0

assert_code
> DIVS.W D0,D1

arrange_reg
D0 0000ff6a ffffff6a 555555d2 000000d3 000000d4 00000100 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS -NZVC

assert_reg
D0 0000ff6a 00000001 555555d2 000000d3 000000d4 00000100 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040002
SR_FLAGS -----


:DIVS_W__DATA_REGISTER_BY_EA__Z_SET

arrange_code
$00040000 8f fc 12 34

assert_code
> DIVS.W #$1234,D7

arrange_reg
D0 0000ff6a d1d1d1d1 555555d2 000000d3 000000d4 00000100 000000d6 00000000
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS -N-VC

assert_reg
D0 0000ff6a d1d1d1d1 555555d2 000000d3 000000d4 00000100 000000d6 00000000
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040004
SR_FLAGS --Z--


:DIVS_W__DATA_REGISTER_BY_EA__Z_CLEAR

arrange_code
$00040000 8f fc 12 34

assert_code
> DIVS.W #$1234,D7

arrange_reg
D0 0000ff6a d1d1d1d1 555555d2 000000d3 000000d4 00000100 000000d6 00005678
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS -NZVC

assert_reg
D0 0000ff6a d1d1d1d1 555555d2 000000d3 000000d4 00000100 000000d6 0da80004
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040004
SR_FLAGS -----


:DIVS_W__DATA_REGISTER_BY_EA__V_SET

arrange_code
$00040000 8f fc 12 34

assert_code
> DIVS.W #$1234,D7

arrange_reg
D0 0000ff6a d1d1d1d1 555555d2 000000d3 000000d4 00000100 000000d6 56780000
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS XNZ-C

assert_reg
D0 0000ff6a d1d1d1d1 555555d2 000000d3 000000d4 00000100 000000d6 56780000
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040004
SR_FLAGS X--V-


:DIVS_W__DATA_REGISTER_BY_EA__V_CLEAR

arrange_code
$00040000 8f fc 82 34

assert_code
> DIVS.W #$8234,D7

arrange_reg
D0 0000ff6a d1d1d1d1 555555d2 000000d3 000000d4 00000100 000000d6 00056780
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS XNZVC

assert_reg
D0 0000ff6a d1d1d1d1 555555d2 000000d3 000000d4 00000100 000000d6 7d88fff6
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040004
SR_FLAGS XN---
