0.6
2019.2
Nov  6 2019
21:57:16
C:/Code/Vivado/CGRA_On_RISCV/src/ALU.v,1710987049,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/ALU_Control.v,,ALU,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/ALU_Control.v,1710987049,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/Adder.v,,ALU_Control,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/Adder.v,1710987049,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/CPU.v,,Adder,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/CPU.v,1710903677,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/DataMemory.v,C:/Code/Vivado/CGRA_On_RISCV/src/MUX32.v;C:/Code/Vivado/CGRA_On_RISCV/src/PC.v;C:/Code/Vivado/CGRA_On_RISCV/src/Adder.v;C:/Code/Vivado/CGRA_On_RISCV/src/Instruction_Memory.v;C:/Code/Vivado/CGRA_On_RISCV/src/ALU.v;C:/Code/Vivado/CGRA_On_RISCV/src/shift2.v;C:/Code/Vivado/CGRA_On_RISCV/src/Sign_Extend.v;C:/Code/Vivado/CGRA_On_RISCV/src/IF_ID.v;C:/Code/Vivado/CGRA_On_RISCV/src/Control.v;C:/Code/Vivado/CGRA_On_RISCV/src/Registers.v;C:/Code/Vivado/CGRA_On_RISCV/src/ID_EX.v;C:/Code/Vivado/CGRA_On_RISCV/src/ALU_Control.v;C:/Code/Vivado/CGRA_On_RISCV/src/HazardDetect.v;C:/Code/Vivado/CGRA_On_RISCV/src/MUX_Control.v;C:/Code/Vivado/CGRA_On_RISCV/src/ForwardingUnit.v;C:/Code/Vivado/CGRA_On_RISCV/src/ForwardingMUX.v;C:/Code/Vivado/CGRA_On_RISCV/src/EX_MEM.v;C:/Code/Vivado/CGRA_On_RISCV/src/DataMemory.v;C:/Code/Vivado/CGRA_On_RISCV/src/MEM_WB.v;C:/Code/Vivado/CGRA_On_RISCV/src/VALU.v;C:/Code/Vivado/CGRA_On_RISCV/src/VALU_ctrl.v,CPU,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/Control.v,1710598134,verilog,,,,,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/DataMemory.v,1710598913,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/ForwardingMUX.v,,Data_Memory,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/EX_MEM.v,1710902322,verilog,,,,,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/ForwardingMUX.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/ForwardingUnit.v,,ForwardingMUX,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/ForwardingUnit.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/HazardDetect.v,,ForwardingUnit,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/HazardDetect.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/ID_EX.v,,HazradDetect,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/ID_EX.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/IF_ID.v,,ID_EX,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/IF_ID.v,1711075415,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/Instruction_Memory.v,,IF_ID,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/Instruction_Memory.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/MEM_WB.v,,Instruction_Memory,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/MEM_WB.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/MUX32.v,,MEM_WB,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/MUX32.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/MUX_Control.v,,MUX32,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/MUX_Control.v,1710987049,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/PC.v,,MUX_Control,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/PC.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/Registers.v,,PC,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/Registers.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/Sign_Extend.v,,Registers,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/Sign_Extend.v,1710901105,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/VALU.v,,Sign_Extend,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/VALU.v,1710987049,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/VALU_ctrl.v,,VALU,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/VALU_ctrl.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/VControl.v,,VALU_ctrl,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/VControl.v,1710598134,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/VEX_MEM.v,,Control,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/VEX_MEM.v,1710600142,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/shift2.v,,EX_MEM,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/shift2.v,1710987049,verilog,,C:/Code/Vivado/CGRA_On_RISCV/src/testbench.v,,Shift1,,,,,,,,
C:/Code/Vivado/CGRA_On_RISCV/src/testbench.v,1710987049,verilog,,,,testbench,,,,,,,,
