0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/sv_projects/K2/Register/Register/Register.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/sv_projects/K2/Register/Register/Register.srcs/sources_1/new/Register.sv,1732196994,systemVerilog,,/home/it/Desktop/sv_projects/K2/Register/Register/Register.srcs/sources_1/new/tb_Register.sv,,Register,,,,,,,,
/home/it/Desktop/sv_projects/K2/Register/Register/Register.srcs/sources_1/new/tb_Register.sv,1732198070,systemVerilog,,,,tb_Register,,,,,,,,
