

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Wed Nov 18 12:32:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     6.121|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10107|  10107|  10107|  10107|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1232|  1232|       154|          -|          -|     8|    no    |
        | + Loop 1.1          |   152|   152|        19|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2             |  7632|  7632|       954|          -|          -|     8|    no    |
        | + Loop 2.1          |   952|   952|       119|          -|          -|     8|    no    |
        |  ++ Loop 2.1.1      |   108|   108|        27|          -|          -|     4|    no    |
        |   +++ Loop 2.1.1.1  |    12|    12|         3|          -|          -|     4|    no    |
        |   +++ Loop 2.1.1.2  |    12|    12|         3|          -|          -|     4|    no    |
        |  ++ Loop 2.1.2      |     8|     8|         2|          -|          -|     4|    no    |
        |- Loop 3             |  1240|  1240|       155|          -|          -|     8|    no    |
        | + Loop 3.1          |   152|   152|        19|          -|          -|     8|    no    |
        |  ++ Loop 3.1.1      |    16|    16|         2|          -|          -|     8|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    876|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    515|    -|
|Register         |        -|      -|     303|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|     12|     339|   1431|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      3|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |A_0_V_U     |kernel_A_0_V     |        1|  0|   0|    0|   256|   32|     1|         8192|
    |A_1_V_U     |kernel_A_0_V     |        1|  0|   0|    0|   256|   32|     1|         8192|
    |C4_0_0_V_U  |kernel_C4_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |C4_0_1_V_U  |kernel_C4_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |C4_1_0_V_U  |kernel_C4_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |C4_1_1_V_U  |kernel_C4_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |sum_0_V_U   |kernel_sum_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |sum_1_V_U   |kernel_sum_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    +------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                 |        8|  0|   0|    0|   584|  256|     8|        18688|
    +------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_1_fu_872_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_956_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_962_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_866_p2        |     *    |      3|  0|  20|          32|          32|
    |add_ln215_1_fu_826_p2      |     +    |      0|  0|  17|          10|          10|
    |add_ln215_2_fu_849_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_3_fu_910_p2      |     +    |      0|  0|  17|          10|          10|
    |add_ln215_4_fu_933_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_fu_768_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln321_1_fu_711_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln321_2_fu_660_p2      |     +    |      0|  0|  18|          11|          11|
    |add_ln321_3_fu_688_p2      |     +    |      0|  0|  17|          10|          10|
    |add_ln321_4_fu_1102_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln321_5_fu_1196_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln321_6_fu_1144_p2     |     +    |      0|  0|  18|          11|          11|
    |add_ln321_7_fu_1167_p2     |     +    |      0|  0|  17|          10|          10|
    |add_ln321_8_fu_1011_p2     |     +    |      0|  0|  17|          10|          10|
    |add_ln321_fu_618_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln40_fu_950_p2         |     +    |      0|  0|  12|           4|           2|
    |add_ln45_1_fu_944_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln45_fu_860_p2         |     +    |      0|  0|  12|           4|           2|
    |add_ln54_fu_1002_p2        |     +    |      0|  0|  12|           4|           2|
    |add_ln700_1_fu_884_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_2_fu_968_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_974_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_878_p2        |     +    |      0|  0|  32|          32|          32|
    |q_1_fu_758_p2              |     +    |      0|  0|  12|           4|           1|
    |q_2_fu_608_p2              |     +    |      0|  0|  12|           4|           1|
    |q_fu_1092_p2               |     +    |      0|  0|  12|           4|           1|
    |r_1_fu_734_p2              |     +    |      0|  0|  12|           4|           1|
    |r_2_fu_1028_p2             |     +    |      0|  0|  12|           4|           1|
    |r_fu_558_p2                |     +    |      0|  0|  12|           4|           1|
    |s_1_fu_1134_p2             |     +    |      0|  0|  12|           4|           1|
    |s_fu_650_p2                |     +    |      0|  0|  12|           4|           1|
    |and_ln321_1_fu_1225_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln321_fu_1221_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln19_fu_552_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln22_fu_602_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln25_fu_644_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln34_fu_728_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln37_fu_752_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln40_fu_781_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln45_1_fu_890_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln45_fu_806_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln54_fu_980_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln62_fu_1022_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln65_fu_1086_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln68_fu_1128_p2       |   icmp   |      0|  0|  11|           4|           5|
    |A_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |C4_int_V_d0                |  select  |      0|  0|  32|           1|          32|
    |select_ln321_1_fu_1229_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln321_2_fu_1237_p3  |  select  |      0|  0|  32|           1|          32|
    |sum_int_V_d0               |  select  |      0|  0|  32|           1|          32|
    |xor_ln321_fu_1080_p2       |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     12|  0| 876|         480|         616|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |A_0_V_address0     |   33|          6|    8|         48|
    |A_0_V_d0           |   15|          3|   32|         96|
    |A_1_V_address0     |   33|          6|    8|         48|
    |A_1_V_d0           |   15|          3|   32|         96|
    |A_int_V_address0   |   15|          3|    9|         27|
    |C4_0_0_V_address0  |   21|          4|    4|         16|
    |C4_0_1_V_address0  |   21|          4|    4|         16|
    |C4_1_0_V_address0  |   21|          4|    4|         16|
    |C4_1_1_V_address0  |   21|          4|    4|         16|
    |C4_int_V_address0  |   15|          3|    6|         18|
    |ap_NS_fsm          |  113|         24|    1|         24|
    |p15_0_0_reg_507    |    9|          2|    4|          8|
    |p_0_0_reg_473      |    9|          2|    4|          8|
    |q13_0_reg_462      |    9|          2|    4|          8|
    |q17_0_reg_529      |    9|          2|    4|          8|
    |q_0_reg_428        |    9|          2|    4|          8|
    |r12_0_reg_451      |    9|          2|    4|          8|
    |r16_0_reg_518      |    9|          2|    4|          8|
    |r_0_reg_417        |    9|          2|    4|          8|
    |s14_0_0_0_reg_485  |    9|          2|    4|          8|
    |s14_0_1_0_reg_496  |    9|          2|    4|          8|
    |s18_0_reg_541      |    9|          2|    4|          8|
    |s_0_reg_440        |    9|          2|    4|          8|
    |sum_0_V_address0   |   27|          5|    2|         10|
    |sum_0_V_d0         |   15|          3|   32|         96|
    |sum_1_V_address0   |   27|          5|    2|         10|
    |sum_1_V_d0         |   15|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  515|        104|  228|        729|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |C4_int_V_addr_1_reg_1537  |   6|   0|    6|          0|
    |C4_int_V_addr_reg_1296    |   6|   0|    6|          0|
    |add_ln321_1_reg_1332      |   6|   0|    6|          0|
    |add_ln321_3_reg_1323      |  10|   0|   10|          0|
    |add_ln321_6_reg_1565      |  11|   0|   11|          0|
    |add_ln45_1_reg_1445       |   4|   0|    4|          0|
    |add_ln45_reg_1407         |   4|   0|    4|          0|
    |add_ln54_reg_1478         |   4|   0|    4|          0|
    |add_ln700_1_reg_1417      |  32|   0|   32|          0|
    |add_ln700_3_reg_1455      |  32|   0|   32|          0|
    |ap_CS_fsm                 |  23|   0|   23|          0|
    |lshr_ln321_7_reg_1463     |   3|   0|    3|          0|
    |p15_0_0_reg_507           |   4|   0|    4|          0|
    |p_0_0_reg_473             |   4|   0|    4|          0|
    |q13_0_reg_462             |   4|   0|    4|          0|
    |q17_0_reg_529             |   4|   0|    4|          0|
    |q_0_reg_428               |   4|   0|    4|          0|
    |q_1_reg_1353              |   4|   0|    4|          0|
    |q_2_reg_1286              |   4|   0|    4|          0|
    |q_reg_1527                |   4|   0|    4|          0|
    |r12_0_reg_451             |   4|   0|    4|          0|
    |r16_0_reg_518             |   4|   0|    4|          0|
    |r_0_reg_417               |   4|   0|    4|          0|
    |r_1_reg_1340              |   4|   0|    4|          0|
    |r_2_reg_1486              |   4|   0|    4|          0|
    |r_reg_1264                |   4|   0|    4|          0|
    |s14_0_0_0_reg_485         |   4|   0|    4|          0|
    |s14_0_1_0_reg_496         |   4|   0|    4|          0|
    |s18_0_reg_541             |   4|   0|    4|          0|
    |s_0_reg_440               |   4|   0|    4|          0|
    |s_1_reg_1560              |   4|   0|    4|          0|
    |s_reg_1309                |   4|   0|    4|          0|
    |sum_0_V_addr_1_reg_1379   |   2|   0|    2|          0|
    |sum_1_V_addr_2_reg_1412   |   2|   0|    2|          0|
    |tmp_12_cast_reg_1291      |   8|   0|   11|          3|
    |tmp_14_cast_reg_1301      |   8|   0|   10|          2|
    |tmp_18_cast_reg_1358      |   8|   0|   10|          2|
    |tmp_20_cast_reg_1532      |   8|   0|   11|          3|
    |tmp_22_cast_reg_1542      |   8|   0|   10|          2|
    |trunc_ln321_1_reg_1501    |   1|   0|    1|          0|
    |trunc_ln321_2_reg_1328    |   1|   0|    1|          0|
    |trunc_ln321_3_reg_1319    |   1|   0|    1|          0|
    |trunc_ln321_4_reg_1585    |   1|   0|    1|          0|
    |trunc_ln321_5_reg_1570    |   1|   0|    1|          0|
    |trunc_ln321_reg_1274      |   1|   0|    1|          0|
    |xor_ln321_reg_1519        |   1|   0|    1|          0|
    |zext_ln22_reg_1278        |   3|   0|    6|          3|
    |zext_ln321_16_reg_1373    |   3|   0|    6|          3|
    |zext_ln321_1_reg_1508     |   3|   0|   64|         61|
    |zext_ln321_4_reg_1368     |   3|   0|   64|         61|
    |zext_ln321_5_reg_1496     |   4|   0|    8|          4|
    |zext_ln321_6_reg_1514     |   3|   0|    6|          3|
    |zext_ln321_reg_1269       |   4|   0|    8|          4|
    |zext_ln37_reg_1345        |   4|   0|    8|          4|
    |zext_ln71_reg_1491        |   4|   0|   64|         60|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 303|   0|  518|        215|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_int_V_address0       | out |    9|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|C4_int_V_address0      | out |    6|  ap_memory |   C4_int_V   |     array    |
|C4_int_V_ce0           | out |    1|  ap_memory |   C4_int_V   |     array    |
|C4_int_V_we0           | out |    1|  ap_memory |   C4_int_V   |     array    |
|C4_int_V_d0            | out |   32|  ap_memory |   C4_int_V   |     array    |
|C4_int_V_q0            |  in |   32|  ap_memory |   C4_int_V   |     array    |
|sum_int_V_address0     | out |    3|  ap_memory |   sum_int_V  |     array    |
|sum_int_V_ce0          | out |    1|  ap_memory |   sum_int_V  |     array    |
|sum_int_V_we0          | out |    1|  ap_memory |   sum_int_V  |     array    |
|sum_int_V_d0           | out |   32|  ap_memory |   sum_int_V  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

