{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 16:53:56 2023 " "Info: Processing started: Thu Sep 07 16:53:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Info: Found entity 1: VendingMachine" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changemodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file changemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChangeModule " "Info: Found entity 1: ChangeModule" {  } { { "ChangeModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/ChangeModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initializemodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file initializemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 InitializeModule " "Info: Found entity 1: InitializeModule" {  } { { "InitializeModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/InitializeModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file displaymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayModule " "Info: Found entity 1: DisplayModule" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salestotalreset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file salestotalreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 SalesTotalReset " "Info: Found entity 1: SalesTotalReset" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachinecontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vendingmachinecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachineController " "Info: Found entity 1: VendingMachineController" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Info: Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/ClockDivider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coindetector.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file coindetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoinDetector " "Info: Found entity 1: CoinDetector" {  } { { "CoinDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/CoinDetector.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "divide_by_10 clk_1hz.v(21) " "Warning (10238): Verilog Module Declaration warning at clk_1hz.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"divide_by_10\"" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file clk_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_10 " "Info: Found entity 2: divide_by_10" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 divide_by_50 " "Info: Found entity 3: divide_by_50" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "product_codetoprice.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file product_codetoprice.v" { { "Info" "ISGN_ENTITY_NAME" "1 Product_codetoprice " "Info: Found entity 1: Product_codetoprice" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VendingMachine.v(38) " "Critical Warning (10846): Verilog HDL Instantiation warning at VendingMachine.v(38): instance has no name" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachine " "Info: Elaborating entity \"VendingMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cleared_sales_total VendingMachine.v(14) " "Warning (10034): Output port \"cleared_sales_total\" at VendingMachine.v(14) has no driver" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Product_codetoprice Product_codetoprice:comb_11 " "Info: Elaborating entity \"Product_codetoprice\" for hierarchy \"Product_codetoprice:comb_11\"" {  } { { "VendingMachine.v" "comb_11" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Product_codetoprice.v(9) " "Info (10264): Verilog HDL Case Statement information at Product_codetoprice.v(9): all case item expressions in this case statement are onehot" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoinDetector CoinDetector:coin_detector " "Info: Elaborating entity \"CoinDetector\" for hierarchy \"CoinDetector:coin_detector\"" {  } { { "VendingMachine.v" "coin_detector" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CoinDetector.v(11) " "Info (10264): Verilog HDL Case Statement information at CoinDetector.v(11): all case item expressions in this case statement are onehot" {  } { { "CoinDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/CoinDetector.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz clk_1hz:clk1 " "Info: Elaborating entity \"clk_1hz\" for hierarchy \"clk_1hz:clk1\"" {  } { { "VendingMachine.v" "clk1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_50 clk_1hz:clk1\|divide_by_50:d6 " "Info: Elaborating entity \"divide_by_50\" for hierarchy \"clk_1hz:clk1\|divide_by_50:d6\"" {  } { { "clk_1hz.v" "d6" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 clk_1hz:clk1\|divide_by_10:d5 " "Info: Elaborating entity \"divide_by_10\" for hierarchy \"clk_1hz:clk1\|divide_by_10:d5\"" {  } { { "clk_1hz.v" "d5" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SalesTotalReset SalesTotalReset:sales_total_reset " "Info: Elaborating entity \"SalesTotalReset\" for hierarchy \"SalesTotalReset:sales_total_reset\"" {  } { { "VendingMachine.v" "sales_total_reset" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total SalesTotalReset.v(10) " "Warning (10240): Verilog HDL Always Construct warning at SalesTotalReset.v(10): inferring latch(es) for variable \"total\", which holds its previous value in one or more paths through the always construct" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] SalesTotalReset.v(10) " "Info (10041): Inferred latch for \"total\[0\]\" at SalesTotalReset.v(10)" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] SalesTotalReset.v(10) " "Info (10041): Inferred latch for \"total\[1\]\" at SalesTotalReset.v(10)" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] SalesTotalReset.v(10) " "Info (10041): Inferred latch for \"total\[2\]\" at SalesTotalReset.v(10)" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] SalesTotalReset.v(10) " "Info (10041): Inferred latch for \"total\[3\]\" at SalesTotalReset.v(10)" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VendingMachineController VendingMachineController:controller " "Info: Elaborating entity \"VendingMachineController\" for hierarchy \"VendingMachineController:controller\"" {  } { { "VendingMachine.v" "controller" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 VendingMachineController.v(38) " "Warning (10230): Verilog HDL assignment warning at VendingMachineController.v(38): truncated value with size 8 to match size of target (4)" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayModule DisplayModule:display " "Info: Elaborating entity \"DisplayModule\" for hierarchy \"DisplayModule:display\"" {  } { { "VendingMachine.v" "display" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DisplayModule.v(9) " "Warning (10230): Verilog HDL assignment warning at DisplayModule.v(9): truncated value with size 32 to match size of target (4)" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DisplayModule.v(10) " "Warning (10230): Verilog HDL assignment warning at DisplayModule.v(10): truncated value with size 32 to match size of target (4)" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.data_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.data_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.waddr_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.waddr_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.we_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.we_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InitializeModule InitializeModule:initializer " "Info: Elaborating entity \"InitializeModule\" for hierarchy \"InitializeModule:initializer\"" {  } { { "VendingMachine.v" "initializer" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display\|seven_segment_map " "Info: RAM logic \"DisplayModule:display\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display_1\|seven_segment_map " "Info: RAM logic \"DisplayModule:display_1\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 VendingMachine.ram0_DisplayModule_3fc62259.hdl.mif " "Critical Warning: Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"VendingMachine.ram0_DisplayModule_3fc62259.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_1\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_1\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display\|lpm_divide:Mod0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"DisplayModule:display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Info: Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Info: Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display\|lpm_divide:Div0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display\|lpm_divide:Div0 " "Info: Instantiated megafunction \"DisplayModule:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Info: Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_1\|lpm_divide:Mod0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_1\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"DisplayModule:display_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_1\|lpm_divide:Div0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_1\|lpm_divide:Div0 " "Info: Instantiated megafunction \"DisplayModule:display_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sales_total\[0\] GND " "Warning (13410): Pin \"sales_total\[0\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sales_total\[1\] GND " "Warning (13410): Pin \"sales_total\[1\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sales_total\[2\] GND " "Warning (13410): Pin \"sales_total\[2\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sales_total\[3\] GND " "Warning (13410): Pin \"sales_total\[3\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cleared_sales_total\[0\] GND " "Warning (13410): Pin \"cleared_sales_total\[0\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cleared_sales_total\[1\] GND " "Warning (13410): Pin \"cleared_sales_total\[1\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cleared_sales_total\[2\] GND " "Warning (13410): Pin \"cleared_sales_total\[2\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cleared_sales_total\[3\] GND " "Warning (13410): Pin \"cleared_sales_total\[3\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display_segments\[8\] GND " "Warning (13410): Pin \"display_segments\[8\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display_segments\[9\] GND " "Warning (13410): Pin \"display_segments\[9\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display_segments\[13\] VCC " "Warning (13410): Pin \"display_segments\[13\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[0\] GND " "Warning (13410): Pin \"initialized_value\[0\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[1\] GND " "Warning (13410): Pin \"initialized_value\[1\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[2\] GND " "Warning (13410): Pin \"initialized_value\[2\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[3\] GND " "Warning (13410): Pin \"initialized_value\[3\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[0\] VCC " "Warning (13410): Pin \"dt_zero\[0\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[1\] VCC " "Warning (13410): Pin \"dt_zero\[1\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[2\] VCC " "Warning (13410): Pin \"dt_zero\[2\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[3\] VCC " "Warning (13410): Pin \"dt_zero\[3\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[4\] VCC " "Warning (13410): Pin \"dt_zero\[4\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[5\] VCC " "Warning (13410): Pin \"dt_zero\[5\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[6\] VCC " "Warning (13410): Pin \"dt_zero\[6\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[7\] VCC " "Warning (13410): Pin \"dt_zero\[7\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_button " "Warning (15610): No output dependent on input pin \"reset_button\"" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "324 " "Info: Implemented 324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Info: Implemented 75 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Info: Implemented 236 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 16:53:56 2023 " "Info: Processing ended: Thu Sep 07 16:53:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
