// Seed: 3072284461
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output wand id_2
);
  wire id_4;
  ;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    output logic id_4,
    inout logic id_5
    , id_28,
    input wire id_6,
    input tri0 id_7,
    input wire id_8,
    output logic id_9,
    input tri id_10,
    output logic id_11,
    output supply0 id_12,
    input wor id_13,
    input tri id_14,
    input tri0 id_15,
    input tri id_16,
    input wire id_17,
    output tri0 id_18,
    input wor id_19,
    input uwire id_20,
    output logic id_21,
    output logic id_22,
    input tri0 id_23,
    input wand id_24,
    input tri id_25,
    input uwire id_26
);
  initial begin : LABEL_0
    release id_9;
    begin : LABEL_1
      id_11 = 1;
      if (-1 == -1) id_21 <= id_23;
      else begin : LABEL_2
        if (1) begin : LABEL_3
          id_5 = id_6;
          id_4  <= -1;
          id_22 <= id_19;
          id_9  <= (-1);
          id_11 = id_15;
        end
      end
    end
    id_21 <= id_19;
  end
  module_0 modCall_1 (
      id_8,
      id_25,
      id_12
  );
  assign modCall_1.id_1 = 0;
endmodule
