Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jan 13 14:16:41 2024
| Host         : DESKTOP-6NK7A2C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file principal_control_sets_placed.rpt
| Design       : principal
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           18 |
| No           | No                    | Yes                    |              39 |           16 |
| No           | Yes                   | No                     |              46 |           15 |
| Yes          | No                    | No                     |              18 |            8 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              51 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------+--------------------------------+------------------+----------------+--------------+
|   Clock Signal   |        Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG   | debounce/eqOp               |                                |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG   | receive/clkCount[9]_i_1_n_0 |                                |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG   | rgbPart/valcount[8]_i_1_n_0 | rgbPart/valcount               |                1 |              3 |         3.00 |
|  animation/c/CLK | registruLeduri/en           | debounce/SR[0]                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | rgbPart/valcount[8]_i_1_n_0 |                                |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG   |                             | rgbPart/windowcount[7]_i_1_n_0 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG   | debouncerStart/E[0]         |                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | receive/E[0]                | debounce/SR[0]                 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG   | receive/clkCount[9]_i_1_n_0 | receive/clkCount[8]_i_1_n_0    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG   |                             | trans/clkCnt                   |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG   |                             | rgbPart/clear                  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG   | trans/txBit_i_2_n_0         | trans/txRdy                    |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG   |                             |                                |               18 |             41 |         2.28 |
|  clk_IBUF_BUFG   |                             | debounce/SR[0]                 |               19 |             47 |         2.47 |
+------------------+-----------------------------+--------------------------------+------------------+----------------+--------------+


