Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 11 17:14:12 2018
| Host         : ASUS-K556URK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_geral_wrapper_timing_summary_routed.rpt -pb design_geral_wrapper_timing_summary_routed.pb -rpx design_geral_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_geral_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 45 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.907   -45932.328                   4433                11479        0.035        0.000                      0                11479        3.750        0.000                       0                  2400  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -21.907   -45932.328                   4433                11479        0.035        0.000                      0                11479        3.750        0.000                       0                  2400  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4433  Failing Endpoints,  Worst Slack      -21.907ns,  Total Violation   -45932.327ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.907ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.878ns  (logic 7.974ns (25.824%)  route 22.904ns (74.176%))
  Logic Levels:           44  (LUT3=17 LUT5=3 LUT6=6 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.656     2.950    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     3.369 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=49, routed)          1.018     4.387    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/ADDRC1
    SLICE_X50Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.715 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/RAMC/O
                         net (fo=9, routed)           1.069     5.784    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/we_cmdlist_reg[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.331     6.115 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65/O
                         net (fo=1, routed)           0.295     6.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.426     6.961    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.520     7.605    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.729 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.398     8.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.240 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.466     8.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.149     8.979    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X49Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.987    10.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X50Y42         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    10.455 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.576    11.031    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.298    11.329 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.308    11.637    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.761 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.733    12.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.137    12.631 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.466    13.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.221 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.149    13.370    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         1.103    14.597    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.721 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.721    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    14.962 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.680    15.642    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.298    15.940 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.161    16.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.225 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.718    16.944    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    17.054 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.429    17.483    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    17.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.689    18.295    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.314    18.609 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.632    19.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.298    19.540 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.173    19.712    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    19.836 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.959    20.795    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.919 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.578    21.497    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124    21.621 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.466    22.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X46Y42         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    22.211 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.211    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    22.452 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.408    22.860    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.298    23.158 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.311    23.469    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.593 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.903    24.496    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.606 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.528    25.134    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.258 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    25.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.124    25.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.682    26.213    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X50Y43         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.337 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.337    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    26.578 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.296    26.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.298    27.172 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.168    27.340    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    27.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.213    28.677    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.012    28.689 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.816    29.505    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.629 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.158    29.788    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    29.912 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.496    31.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/A2
    SLICE_X46Y39         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/SP.HIGH/O
                         net (fo=1, routed)           0.000    31.531    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/SPO1
    SLICE_X46Y39         MUXF7 (Prop_muxf7_I1_O)      0.247    31.778 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/F7.SP/O
                         net (fo=1, routed)           0.767    32.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11_n_1
    SLICE_X45Y45         LUT3 (Prop_lut3_I0_O)        0.298    32.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0/O
                         net (fo=3, routed)           0.314    33.157    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/addrcurrentTask_reg[6][11]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124    33.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_51/O
                         net (fo=8, routed)           0.547    33.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/D
    SLICE_X46Y39         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.492    12.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/WCLK
    SLICE_X46Y39         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/DP.HIGH/CLK
                         clock pessimism              0.129    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X46Y39         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.921    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                         -33.828    
  -------------------------------------------------------------------
                         slack                                -21.907    

Slack (VIOLATED) :        -21.835ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.808ns  (logic 7.974ns (25.883%)  route 22.834ns (74.117%))
  Logic Levels:           44  (LUT3=17 LUT5=3 LUT6=6 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.656     2.950    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     3.369 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=49, routed)          1.018     4.387    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/ADDRC1
    SLICE_X50Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.715 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/RAMC/O
                         net (fo=9, routed)           1.069     5.784    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/we_cmdlist_reg[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.331     6.115 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65/O
                         net (fo=1, routed)           0.295     6.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.426     6.961    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.520     7.605    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.729 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.398     8.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.240 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.466     8.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.149     8.979    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X49Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.987    10.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X50Y42         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    10.455 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.576    11.031    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.298    11.329 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.308    11.637    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.761 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.733    12.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.137    12.631 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.466    13.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.221 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.149    13.370    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         1.103    14.597    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.721 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.721    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    14.962 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.680    15.642    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.298    15.940 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.161    16.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.225 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.718    16.944    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    17.054 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.429    17.483    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    17.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.689    18.295    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.314    18.609 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.632    19.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.298    19.540 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.173    19.712    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    19.836 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.959    20.795    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.919 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.578    21.497    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124    21.621 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.466    22.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X46Y42         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    22.211 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.211    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    22.452 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.408    22.860    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.298    23.158 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.311    23.469    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.593 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.903    24.496    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.606 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.528    25.134    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.258 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    25.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.124    25.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.682    26.213    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X50Y43         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.337 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.337    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    26.578 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.296    26.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.298    27.172 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.168    27.340    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    27.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.213    28.677    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.012    28.689 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.816    29.505    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.629 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.158    29.788    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    29.912 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.496    31.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/A2
    SLICE_X46Y39         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/SP.HIGH/O
                         net (fo=1, routed)           0.000    31.531    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/SPO1
    SLICE_X46Y39         MUXF7 (Prop_muxf7_I1_O)      0.247    31.778 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/F7.SP/O
                         net (fo=1, routed)           0.767    32.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11_n_1
    SLICE_X45Y45         LUT3 (Prop_lut3_I0_O)        0.298    32.843 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0/O
                         net (fo=3, routed)           0.314    33.157    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/addrcurrentTask_reg[6][11]
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.124    33.281 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_51/O
                         net (fo=8, routed)           0.477    33.758    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11/D
    SLICE_X46Y41         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.493    12.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11/WCLK
    SLICE_X46Y41         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11/DP.HIGH/CLK
                         clock pessimism              0.129    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X46Y41         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.922    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                         -33.758    
  -------------------------------------------------------------------
                         slack                                -21.835    

Slack (VIOLATED) :        -21.810ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.782ns  (logic 7.974ns (25.905%)  route 22.808ns (74.095%))
  Logic Levels:           44  (LUT3=17 LUT5=3 LUT6=6 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.656     2.950    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     3.369 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=49, routed)          1.018     4.387    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/ADDRC1
    SLICE_X50Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.715 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/RAMC/O
                         net (fo=9, routed)           1.069     5.784    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/we_cmdlist_reg[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.331     6.115 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65/O
                         net (fo=1, routed)           0.295     6.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.426     6.961    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.520     7.605    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.729 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.398     8.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.240 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.466     8.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.149     8.979    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X49Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.987    10.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X50Y42         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    10.455 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.576    11.031    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.298    11.329 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.308    11.637    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.761 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.733    12.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.137    12.631 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.466    13.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.221 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.149    13.370    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         1.103    14.597    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.721 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.721    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    14.962 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.680    15.642    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.298    15.940 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.161    16.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.225 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.718    16.944    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    17.054 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.429    17.483    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    17.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.689    18.295    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.314    18.609 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.632    19.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.298    19.540 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.173    19.712    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    19.836 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.959    20.795    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.919 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.578    21.497    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124    21.621 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.466    22.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X46Y42         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    22.211 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.211    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    22.452 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.408    22.860    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.298    23.158 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.311    23.469    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.593 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.903    24.496    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.606 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.528    25.134    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.258 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    25.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.124    25.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.682    26.213    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X50Y43         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.337 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.337    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    26.578 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.296    26.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.298    27.172 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.168    27.340    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    27.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.213    28.677    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.012    28.689 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.816    29.505    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.629 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.158    29.788    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    29.912 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.494    31.406    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/A2
    SLICE_X42Y39         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.530 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/SP.HIGH/O
                         net (fo=1, routed)           0.000    31.530    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/SPO1
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.247    31.777 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/F7.SP/O
                         net (fo=1, routed)           0.549    32.326    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8_n_1
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.298    32.624 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[8]_INST_0/O
                         net (fo=3, routed)           0.328    32.951    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/addrcurrentTask_reg[6][8]
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124    33.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_54/O
                         net (fo=8, routed)           0.657    33.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/D
    SLICE_X42Y39         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.493    12.672    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/WCLK
    SLICE_X42Y39         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/DP.HIGH/CLK
                         clock pessimism              0.129    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X42Y39         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.922    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_8_8/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                         -33.732    
  -------------------------------------------------------------------
                         slack                                -21.810    

Slack (VIOLATED) :        -21.801ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.745ns  (logic 7.968ns (25.916%)  route 22.777ns (74.084%))
  Logic Levels:           44  (LUT3=17 LUT5=3 LUT6=6 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.656     2.950    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     3.369 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=49, routed)          1.018     4.387    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/ADDRC1
    SLICE_X50Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.715 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/RAMC/O
                         net (fo=9, routed)           1.069     5.784    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/we_cmdlist_reg[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.331     6.115 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65/O
                         net (fo=1, routed)           0.295     6.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.426     6.961    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.520     7.605    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.729 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.398     8.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.240 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.466     8.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.149     8.979    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X49Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.987    10.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X50Y42         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    10.455 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.576    11.031    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.298    11.329 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.308    11.637    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.761 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.733    12.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.137    12.631 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.466    13.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.221 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.149    13.370    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         1.103    14.597    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.721 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.721    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    14.962 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.680    15.642    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.298    15.940 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.161    16.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.225 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.718    16.944    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    17.054 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.429    17.483    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    17.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.689    18.295    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.314    18.609 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.632    19.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.298    19.540 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.173    19.712    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    19.836 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.959    20.795    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.919 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.578    21.497    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124    21.621 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.466    22.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X46Y42         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    22.211 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.211    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    22.452 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.408    22.860    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.298    23.158 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.311    23.469    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.593 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.903    24.496    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.606 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.528    25.134    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.258 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    25.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.124    25.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.682    26.213    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X50Y43         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.337 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.337    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    26.578 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.296    26.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.298    27.172 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.168    27.340    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    27.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.213    28.677    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.012    28.689 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.816    29.505    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.629 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.158    29.788    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    29.912 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.354    31.265    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28/A2
    SLICE_X36Y50         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.389 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28/SP.LOW/O
                         net (fo=1, routed)           0.000    31.389    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28/SPO0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    31.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28/F7.SP/O
                         net (fo=1, routed)           0.710    32.341    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28_n_1
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.298    32.639 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0/O
                         net (fo=2, routed)           0.307    32.946    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][12]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.070 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_34/O
                         net (fo=8, routed)           0.626    33.695    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28/D
    SLICE_X36Y50         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.480    12.659    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28/WCLK
    SLICE_X36Y50         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28/DP.HIGH/CLK
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X36Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.895    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_28_28/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                         -33.695    
  -------------------------------------------------------------------
                         slack                                -21.801    

Slack (VIOLATED) :        -21.790ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.766ns  (logic 7.968ns (25.899%)  route 22.798ns (74.101%))
  Logic Levels:           44  (LUT3=17 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.656     2.950    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     3.369 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=49, routed)          1.018     4.387    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/ADDRC1
    SLICE_X50Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.715 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/RAMC/O
                         net (fo=9, routed)           1.069     5.784    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/we_cmdlist_reg[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.331     6.115 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65/O
                         net (fo=1, routed)           0.295     6.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.426     6.961    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.520     7.605    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.729 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.398     8.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.240 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.466     8.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.149     8.979    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X49Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.987    10.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X50Y42         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    10.455 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.576    11.031    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.298    11.329 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.308    11.637    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.761 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.733    12.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.137    12.631 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.466    13.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.221 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.149    13.370    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         1.103    14.597    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.721 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.721    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    14.962 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.680    15.642    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.298    15.940 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.161    16.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.225 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.718    16.944    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    17.054 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.429    17.483    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    17.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.689    18.295    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.314    18.609 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.632    19.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.298    19.540 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.173    19.712    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    19.836 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.959    20.795    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.919 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.578    21.497    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124    21.621 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.466    22.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X46Y42         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    22.211 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.211    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    22.452 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.408    22.860    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.298    23.158 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.311    23.469    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.593 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.903    24.496    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.606 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.528    25.134    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.258 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    25.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.124    25.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.682    26.213    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X50Y43         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.337 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.337    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    26.578 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.296    26.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.298    27.172 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.168    27.340    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    27.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.213    28.677    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.012    28.689 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.816    29.505    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.629 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.158    29.788    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    29.912 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.369    31.280    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/A2
    SLICE_X38Y48         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.404 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    31.404    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SPO0
    SLICE_X38Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    31.645 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/F7.SP/O
                         net (fo=1, routed)           0.581    32.226    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_n_1
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.298    32.524 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.434    32.959    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/addrcurrentTask_reg[6][0]
    SLICE_X43Y48         LUT5 (Prop_lut5_I3_O)        0.124    33.083 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_62/O
                         net (fo=8, routed)           0.633    33.716    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/D
    SLICE_X42Y48         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.496    12.675    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/WCLK
    SLICE_X42Y48         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK
                         clock pessimism              0.129    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X42Y48         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.925    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -33.716    
  -------------------------------------------------------------------
                         slack                                -21.790    

Slack (VIOLATED) :        -21.786ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.718ns  (logic 7.958ns (25.907%)  route 22.760ns (74.093%))
  Logic Levels:           44  (LUT3=17 LUT5=3 LUT6=6 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.656     2.950    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     3.369 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=49, routed)          1.018     4.387    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/ADDRC1
    SLICE_X50Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.715 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/RAMC/O
                         net (fo=9, routed)           1.069     5.784    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/we_cmdlist_reg[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.331     6.115 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65/O
                         net (fo=1, routed)           0.295     6.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.426     6.961    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.520     7.605    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.729 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.398     8.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.240 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.466     8.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.149     8.979    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X49Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.987    10.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X50Y42         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    10.455 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.576    11.031    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.298    11.329 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.308    11.637    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.761 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.733    12.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.137    12.631 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.466    13.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.221 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.149    13.370    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         1.103    14.597    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.721 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.721    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    14.962 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.680    15.642    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.298    15.940 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.161    16.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.225 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.718    16.944    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    17.054 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.429    17.483    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    17.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.689    18.295    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.314    18.609 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.632    19.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.298    19.540 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.173    19.712    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    19.836 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.959    20.795    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.919 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.578    21.497    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124    21.621 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.466    22.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X46Y42         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    22.211 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.211    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    22.452 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.408    22.860    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.298    23.158 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.311    23.469    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.593 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.903    24.496    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.606 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.528    25.134    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.258 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    25.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.124    25.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.682    26.213    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X50Y43         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.337 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.337    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    26.578 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.296    26.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.298    27.172 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.168    27.340    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    27.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.213    28.677    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_11_11/A0
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.002    28.679 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_11_11/SP/O
                         net (fo=5, routed)           0.522    29.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[11]
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124    29.325 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_73/O
                         net (fo=1, routed)           0.283    29.608    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.124    29.732 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_5/O
                         net (fo=648, routed)         1.210    30.942    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/A3
    SLICE_X50Y50         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    31.066 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/SP.LOW/O
                         net (fo=1, routed)           0.000    31.066    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/SPO0
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    31.307 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/F7.SP/O
                         net (fo=1, routed)           0.859    32.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40_n_1
    SLICE_X51Y49         LUT3 (Prop_lut3_I0_O)        0.298    32.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[40]_INST_0/O
                         net (fo=2, routed)           0.445    32.909    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][24]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    33.033 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_22/O
                         net (fo=8, routed)           0.635    33.668    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/D
    SLICE_X50Y50         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.467    12.646    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/WCLK
    SLICE_X50Y50         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/DP.HIGH/CLK
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X50Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.882    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                         -33.668    
  -------------------------------------------------------------------
                         slack                                -21.786    

Slack (VIOLATED) :        -21.764ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_39_39/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.701ns  (logic 7.968ns (25.953%)  route 22.733ns (74.047%))
  Logic Levels:           44  (LUT3=17 LUT5=3 LUT6=6 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.656     2.950    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     3.369 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=49, routed)          1.018     4.387    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/ADDRC1
    SLICE_X50Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.715 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/RAMC/O
                         net (fo=9, routed)           1.069     5.784    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/we_cmdlist_reg[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.331     6.115 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65/O
                         net (fo=1, routed)           0.295     6.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.426     6.961    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.520     7.605    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.729 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.398     8.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.240 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.466     8.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.149     8.979    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X49Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.987    10.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X50Y42         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    10.455 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.576    11.031    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.298    11.329 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.308    11.637    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.761 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.733    12.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.137    12.631 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.466    13.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.221 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.149    13.370    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         1.103    14.597    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.721 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.721    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    14.962 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.680    15.642    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.298    15.940 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.161    16.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.225 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.718    16.944    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    17.054 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.429    17.483    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    17.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.689    18.295    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.314    18.609 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.632    19.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.298    19.540 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.173    19.712    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    19.836 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.959    20.795    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.919 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.578    21.497    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124    21.621 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.466    22.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X46Y42         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    22.211 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.211    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    22.452 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.408    22.860    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.298    23.158 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.311    23.469    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.593 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.903    24.496    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.606 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.528    25.134    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.258 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    25.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.124    25.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.682    26.213    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X50Y43         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.337 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.337    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    26.578 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.296    26.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.298    27.172 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.168    27.340    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    27.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.213    28.677    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.012    28.689 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.816    29.505    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.629 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.158    29.788    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    29.912 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.489    31.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/A2
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/SP.LOW/O
                         net (fo=1, routed)           0.000    31.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/SPO0
    SLICE_X46Y62         MUXF7 (Prop_muxf7_I0_O)      0.241    31.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/F7.SP/O
                         net (fo=1, routed)           0.491    32.257    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39_n_1
    SLICE_X47Y59         LUT3 (Prop_lut3_I2_O)        0.298    32.555 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[39]_INST_0/O
                         net (fo=2, routed)           0.276    32.830    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][23]
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.124    32.954 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_23/O
                         net (fo=8, routed)           0.697    33.651    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_39_39/D
    SLICE_X46Y63         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_39_39/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.473    12.652    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_39_39/WCLK
    SLICE_X46Y63         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_39_39/DP.HIGH/CLK
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X46Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.888    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_39_39/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -33.651    
  -------------------------------------------------------------------
                         slack                                -21.764    

Slack (VIOLATED) :        -21.761ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.704ns  (logic 7.968ns (25.951%)  route 22.736ns (74.049%))
  Logic Levels:           44  (LUT3=17 LUT5=3 LUT6=6 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.656     2.950    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     3.369 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=49, routed)          1.018     4.387    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/ADDRC1
    SLICE_X50Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.715 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/RAMC/O
                         net (fo=9, routed)           1.069     5.784    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/we_cmdlist_reg[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.331     6.115 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65/O
                         net (fo=1, routed)           0.295     6.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.426     6.961    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.520     7.605    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.729 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.398     8.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.240 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.466     8.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.149     8.979    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X49Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.987    10.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X50Y42         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    10.455 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.576    11.031    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.298    11.329 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.308    11.637    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.761 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.733    12.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.137    12.631 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.466    13.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.221 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.149    13.370    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         1.103    14.597    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.721 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.721    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    14.962 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.680    15.642    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.298    15.940 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.161    16.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.225 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.718    16.944    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    17.054 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.429    17.483    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    17.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.689    18.295    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.314    18.609 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.632    19.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.298    19.540 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.173    19.712    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    19.836 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.959    20.795    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.919 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.578    21.497    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124    21.621 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.466    22.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X46Y42         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    22.211 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.211    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    22.452 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.408    22.860    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.298    23.158 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.311    23.469    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.593 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.903    24.496    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.606 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.528    25.134    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.258 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    25.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.124    25.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.682    26.213    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X50Y43         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.337 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.337    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    26.578 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.296    26.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.298    27.172 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.168    27.340    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    27.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.213    28.677    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.012    28.689 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.816    29.505    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.629 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.158    29.788    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    29.912 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.486    31.397    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/A2
    SLICE_X36Y57         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.521 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/SP.LOW/O
                         net (fo=1, routed)           0.000    31.521    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/SPO0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    31.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/F7.SP/O
                         net (fo=1, routed)           0.550    32.312    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37_n_1
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.298    32.610 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[37]_INST_0/O
                         net (fo=2, routed)           0.299    32.909    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][21]
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.033 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_25/O
                         net (fo=8, routed)           0.621    33.654    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/D
    SLICE_X36Y57         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.478    12.657    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/WCLK
    SLICE_X36Y57         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/DP.HIGH/CLK
                         clock pessimism              0.115    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X36Y57         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.893    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -33.654    
  -------------------------------------------------------------------
                         slack                                -21.761    

Slack (VIOLATED) :        -21.739ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.678ns  (logic 7.968ns (25.973%)  route 22.710ns (74.027%))
  Logic Levels:           44  (LUT3=17 LUT5=3 LUT6=6 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.656     2.950    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     3.369 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=49, routed)          1.018     4.387    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/ADDRC1
    SLICE_X50Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.715 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/RAMC/O
                         net (fo=9, routed)           1.069     5.784    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/we_cmdlist_reg[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.331     6.115 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65/O
                         net (fo=1, routed)           0.295     6.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.426     6.961    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.520     7.605    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.729 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.398     8.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.240 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.466     8.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.149     8.979    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X49Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.987    10.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X50Y42         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    10.455 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.576    11.031    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.298    11.329 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.308    11.637    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.761 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.733    12.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.137    12.631 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.466    13.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.221 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.149    13.370    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         1.103    14.597    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.721 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.721    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    14.962 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.680    15.642    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.298    15.940 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.161    16.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.225 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.718    16.944    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    17.054 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.429    17.483    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    17.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.689    18.295    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.314    18.609 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.632    19.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.298    19.540 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.173    19.712    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    19.836 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.959    20.795    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.919 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.578    21.497    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124    21.621 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.466    22.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X46Y42         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    22.211 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.211    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    22.452 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.408    22.860    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.298    23.158 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.311    23.469    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.593 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.903    24.496    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.606 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.528    25.134    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.258 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    25.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.124    25.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.682    26.213    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X50Y43         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.337 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.337    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    26.578 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.296    26.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.298    27.172 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.168    27.340    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    27.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.213    28.677    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.012    28.689 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.816    29.505    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.629 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.158    29.788    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    29.912 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.489    31.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/A2
    SLICE_X46Y62         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/SP.LOW/O
                         net (fo=1, routed)           0.000    31.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/SPO0
    SLICE_X46Y62         MUXF7 (Prop_muxf7_I0_O)      0.241    31.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/F7.SP/O
                         net (fo=1, routed)           0.491    32.257    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39_n_1
    SLICE_X47Y59         LUT3 (Prop_lut3_I2_O)        0.298    32.555 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[39]_INST_0/O
                         net (fo=2, routed)           0.276    32.830    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][23]
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.124    32.954 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_23/O
                         net (fo=8, routed)           0.673    33.628    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/D
    SLICE_X46Y62         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.474    12.653    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/WCLK
    SLICE_X46Y62         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/DP.HIGH/CLK
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X46Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.889    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_39_39/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.889    
                         arrival time                         -33.628    
  -------------------------------------------------------------------
                         slack                                -21.739    

Slack (VIOLATED) :        -21.718ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.661ns  (logic 7.968ns (25.987%)  route 22.693ns (74.013%))
  Logic Levels:           44  (LUT3=17 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.656     2.950    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     3.369 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=49, routed)          1.018     4.387    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/ADDRC1
    SLICE_X50Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.715 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_6_11/RAMC/O
                         net (fo=9, routed)           1.069     5.784    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/we_cmdlist_reg[10]
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.331     6.115 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65/O
                         net (fo=1, routed)           0.295     6.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.426     6.961    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.085 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.520     7.605    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.124     7.729 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.398     8.126    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.240 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.466     8.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.149     8.979    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X49Y42         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.987    10.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X50Y42         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    10.214    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    10.455 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.576    11.031    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.298    11.329 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.308    11.637    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.761 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.733    12.494    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X50Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.137    12.631 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.466    13.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.221 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.149    13.370    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         1.103    14.597    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.721 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.721    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    14.962 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.680    15.642    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.298    15.940 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.161    16.101    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.225 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.718    16.944    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    17.054 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.429    17.483    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    17.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.689    18.295    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.314    18.609 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.632    19.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.298    19.540 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.173    19.712    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    19.836 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.959    20.795    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X46Y46         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.919 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.578    21.497    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.124    21.621 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.466    22.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X46Y42         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    22.211 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.211    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I0_O)      0.241    22.452 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.408    22.860    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.298    23.158 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.311    23.469    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.124    23.593 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.903    24.496    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    24.606 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.528    25.134    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.258 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.149    25.407    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.124    25.531 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.682    26.213    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X50Y43         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.337 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.337    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    26.578 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.296    26.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.298    27.172 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.168    27.340    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.124    27.464 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.213    28.677    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X46Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.012    28.689 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.816    29.505    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.629 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.158    29.788    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    29.912 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.306    31.218    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4/A2
    SLICE_X42Y54         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    31.342 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    31.342    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4/SPO0
    SLICE_X42Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    31.583 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4/F7.SP/O
                         net (fo=1, routed)           0.554    32.137    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_4_4_n_1
    SLICE_X43Y51         LUT3 (Prop_lut3_I0_O)        0.298    32.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           0.296    32.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/addrcurrentTask_reg[6][4]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124    32.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_58/O
                         net (fo=8, routed)           0.757    33.611    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/D
    SLICE_X42Y55         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        1.479    12.658    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X42Y55         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.HIGH/CLK
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X42Y55         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.894    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                         -33.611    
  -------------------------------------------------------------------
                         slack                                -21.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.395%)  route 0.257ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.640     0.976    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y103        FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.257     1.374    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X32Y95         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.825     1.191    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.384%)  route 0.299ns (61.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.557     0.893    design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y97         FDRE                                         r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.299     1.332    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[17]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.377 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=2, routed)           0.000     1.377    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X33Y100        FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.912     1.278    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y100        FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.091     1.334    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.829%)  route 0.276ns (66.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.640     0.976    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y103        FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.276     1.393    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X32Y94         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.825     1.191    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.869%)  route 0.258ns (61.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.658     0.994    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y105        FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.164     1.158 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.258     1.416    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X26Y97         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.844     1.210    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.314ns (61.408%)  route 0.197ns (38.592%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.577     0.913    design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X28Y99         FDRE                                         r  design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/Q
                         net (fo=11, routed)          0.197     1.251    design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[27]
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.296 r  design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.296    design_geral_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/TCSR0_GENERATE[27].TCSR0_FF_I
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.424 r  design_geral_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.424    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[4]
    SLICE_X31Y100        FDRE                                         r  design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.931     1.297    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y100        FDRE                                         r  design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.100     1.362    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.701%)  route 0.223ns (61.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.658     0.994    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y104        FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.223     1.358    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X26Y98         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.844     1.210    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/idTask_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.459%)  route 0.232ns (55.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.556     0.892    design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/idTask_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/idTask_in_reg[7]/Q
                         net (fo=3, routed)           0.232     1.265    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/idTask_in_reg[7][7]
    SLICE_X51Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.310 r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/data_cmdlist[10]_i_1/O
                         net (fo=1, routed)           0.000     1.310    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr_n_2
    SLICE_X51Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.820     1.186    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X51Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[10]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091     1.242    design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/valueDelay_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/valuedelay_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.341%)  route 0.184ns (56.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.639     0.975    design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/valueDelay_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/valueDelay_in_reg[21]/Q
                         net (fo=2, routed)           0.184     1.300    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/valueDelay_in_reg[31][21]
    SLICE_X41Y99         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/valuedelay_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.825     1.191    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/valuedelay_reg_reg[21]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.072     1.228    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/valuedelay_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/delayTask_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.227ns (43.875%)  route 0.290ns (56.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.553     0.889    design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/delayTask_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.128     1.017 f  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/delayTask_in_reg/Q
                         net (fo=5, routed)           0.290     1.307    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delayTask_in
    SLICE_X47Y106        LUT3 (Prop_lut3_I0_O)        0.099     1.406 r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.406    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X47Y106        FDSE                                         r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.910     1.276    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/s00_axi_aclk
    SLICE_X47Y106        FDSE                                         r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X47Y106        FDSE (Hold_fdse_C_D)         0.092     1.333    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/delayTask_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.227ns (43.791%)  route 0.291ns (56.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.553     0.889    design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/delayTask_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/delayTask_in_reg/Q
                         net (fo=5, routed)           0.291     1.308    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delayTask_in
    SLICE_X47Y106        LUT2 (Prop_lut2_I1_O)        0.099     1.407 r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state[8]_i_2/O
                         net (fo=1, routed)           0.000     1.407    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state[8]_i_2_n_0
    SLICE_X47Y106        FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2400, routed)        0.910     1.276    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/s00_axi_aclk
    SLICE_X47Y106        FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)         0.091     1.332    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y107   design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y108   design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y107   design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y107   design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y107   design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y107   design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y104   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_12_12/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_13_13/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_13_13/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_13_13/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_13_13/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y106   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y106   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y106   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y106   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_40_40/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y105   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_42_42/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y98    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y98    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y98    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y98    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y98    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_31_31/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y102   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_39_39/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y98    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_31_31/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y98    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_31_31/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y98    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_31_31/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y99    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_32_32/DP.HIGH/CLK



