# Tom Hepworth ACA coursework

My CPU simulator for the University of Bristol's advanced computer architecture unit. My simulator is heavily based on RISC-V.

# References

-   Unit lectures/notes
-   https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf
-   https://www.cl.cam.ac.uk/teaching/1617/ECAD+Arch/files/docs/RISCVGreenCardv8-20151013.pdf

# Libraries used:

-   Catch2 (unit tests): https://github.com/catchorg/Catch2

# Notes

-   Collatz benchmark running with 5 stage scalar, first test = 145 cycles
-   Collatz benchmark running with tomasulos, first test = 79 cycles
-   Collatz benchmark running with tomasulos superscalar, 2 decoders, 3 adders, 1 memory, first test = 47 cycles
-
