
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.14

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ priority_ptr[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: request[1] (input port clocked by core_clock)
Endpoint: priority_ptr[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.05    0.00    0.00    0.20 v request[1] (in)
                                         request[1] (net)
                  0.00    0.00    0.20 v _107_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.06    0.26 ^ _107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _047_ (net)
                  0.08    0.00    0.26 ^ _108_/C2 (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
     1    0.01    0.11    0.12    0.37 v _108_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
                                         _048_ (net)
                  0.11    0.00    0.37 v _109_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.00    0.14    0.13    0.50 ^ _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _005_ (net)
                  0.14    0.00    0.50 ^ priority_ptr[1]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ priority_ptr[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     4    0.04    0.32    0.95    1.15 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.32    0.00    1.15 ^ grant[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  8.91   slack (MET)


Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
    11    0.13    0.49    0.59    0.59 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         priority_ptr[0] (net)
                  0.49    0.00    0.59 ^ _086_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     5    0.05    0.21    0.12    0.72 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _049_ (net)
                  0.21    0.00    0.72 v _111_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     8    0.10    0.76    0.77    1.49 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _052_ (net)
                  0.76    0.00    1.49 ^ _064_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.27    1.75 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011_ (net)
                  0.11    0.00    1.75 v _066_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     6    0.08    0.23    0.34    2.10 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _013_ (net)
                  0.23    0.00    2.10 v _070_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.06    0.25    0.20    2.30 ^ _070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _017_ (net)
                  0.25    0.00    2.30 ^ _088_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.08    2.38 v _088_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _029_ (net)
                  0.12    0.00    2.38 v _089_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.06    0.31    2.70 ^ _089_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _004_ (net)
                  0.06    0.00    2.70 ^ priority_ptr[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.70   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                  7.14   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     4    0.04    0.32    0.95    1.15 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.32    0.00    1.15 ^ grant[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  8.91   slack (MET)


Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
    11    0.13    0.49    0.59    0.59 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         priority_ptr[0] (net)
                  0.49    0.00    0.59 ^ _086_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     5    0.05    0.21    0.12    0.72 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _049_ (net)
                  0.21    0.00    0.72 v _111_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     8    0.10    0.76    0.77    1.49 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _052_ (net)
                  0.76    0.00    1.49 ^ _064_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.27    1.75 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011_ (net)
                  0.11    0.00    1.75 v _066_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     6    0.08    0.23    0.34    2.10 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _013_ (net)
                  0.23    0.00    2.10 v _070_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.06    0.25    0.20    2.30 ^ _070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _017_ (net)
                  0.25    0.00    2.30 ^ _088_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.08    2.38 v _088_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _029_ (net)
                  0.12    0.00    2.38 v _089_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.06    0.31    2.70 ^ _089_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _004_ (net)
                  0.06    0.00    2.70 ^ priority_ptr[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.70   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                  7.14   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.41e-03   3.59e-04   3.64e-09   1.77e-03  21.1%
Combinational          4.36e-03   2.23e-03   1.33e-08   6.59e-03  78.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.76e-03   2.59e-03   1.70e-08   8.36e-03 100.0%
                          69.0%      31.0%       0.0%
