[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MX25V5126FM1I production of MACRONIX INTERNATIONAL CO from the text:1\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryKey Features\n \t \t\t •\t\tVoltlage\tRange\tVCC:\t2.3V\t-\t3.6V\t\n\t \t\t •\t\tDual\tI/O\tSupported\n\t \t\t •\t\tUnique\tID\n\t \t\t •\t\tSupports\tconditional \taccelerated \ttBE\tand\ttCE\n\t \t\t •\t\tEnhanced \tProgram\tand\tErase\tperformance \t(for\tincreased\tfactory\nproduction \tthroughput)MX25V5126F\n2.3V-3.6V, 512K-BIT [x 1/x 2] \nCMOS SERIAL NOR FLASH\n2\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryContents\n1. FEATURES  .............................................................................................................................................................. 4\nGENERAL  ............................................................................................................................................................. 4\nPERFORMANCE  .................................................................................................................................................. 4\nSOFTWARE FEATURES  ... ................................................................................................................................... 4\nHARDWARE FEATURES  ... ................................................................................................................................... 4\n2. GENERAL  DESCRIPTION  ..................................................................................................................................... 5\n3. PIN CONFIGURATIONS  .......................................................................................................................................... 6\n8-LAND USON (2x3mm)  ...................................................................................................................................... 6\n8-PIN TSSOP (173mil)  ......................................................................................................................................... 6\n8-PIN SOP (150mil)  ... ........................................................................................................................................... 6\n4. PIN DESCRIPTION  .................................................................................................................................................. 6\n5. BLOCK DIAGRAM  ................................................................................................................................................... 7\n6. DATA PROTECTION  ................................................................................................................................................ 8\nTable 1. Protected Area Sizes  ... ............................................................................................................................ 8\n7. MEMORY ORGANIZATION  ..................................................................................................................................... 9\nTable 2. Memory Organization  ............................................................................................................................. 9\n8. DEVICE OPERATION  ............................................................................................................................................ 10\n9. Timing Analysis  .................................................................................................................................................... 11\nTable 3. COMMAND DESCRIPTION  .................................................................................................................. 12\n9-1. W rite Enable (WREN)  ... ........................................................................................................................... 13\n9-2. W rite Disable (WRDI)  ............................................................................................................................... 14\n9-3. Factory Mode Enable (FMEN)  ................................................................................................................. 15\n9-4.\t Read \tIdentification \t(RDID)  ... .................................................................................................................... 16\nTable\t4.\tID\tDefinitions \t ........................................................................................................................................ 16\n9-5. Read Electronic Manufacturer ID & Device ID (REMS)  ........................................................................... 17\n9-6. Read Status Register (RDSR)  ................................................................................................................. 18\nStatus Register  .................................................................................................................................................... 20\nTable 5. Status Register  ...................................................................................................................................... 20\n9-7. W rite Status Register (WRSR)  ................................................................................................................. 21\nTable 6. Protection Modes  ................................................................................................................................... 22\n9-8. Read Data Bytes (READ)  ... ..................................................................................................................... 25\n9-9. Read Data Bytes at Higher Speed (F AST_READ)  ... ............................................................................... 26\n9-10.  Dual Read Mode (DREAD)  ...................................................................................................................... 27\n9-11.  2 x I/O Read Mode (2READ)  ................................................................................................................... 28\n9-12.  Sector Erase (SE)  .................................................................................................................................... 29\n9-13.  Block Erase (BE32K)  ............................................................................................................................... 30\n9-14.  Block Erase (BE)  ..................................................................................................................................... 31\n9-15.  Chip Erase (CE)  ....................................................................................................................................... 32\n9-16.  Page Program (PP)  ................................................................................................................................. 33\n9-17.  Deep Power-down (DP)  ........................................................................................................................... 34\n9-18.  Release from Deep Power-down (RDP), Read Electronic Signature (RES)  ... ........................................ 35\n9-19.  Software Reset - Reset-Enable (RSTEN) and Reset (RST)  .................................................................... 37\n3\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary10. POWER-ON STATE  ............................................................................................................................................. 38\n11. ELECTRICAL SPECIFICATIONS  ........................................................................................................................ 39\nABSOLUTE MAXIMUM RATINGS  ...................................................................................................................... 39\nCAPACITANCE TA = 25°C, f = 1.0 MHz  .............................................................................................................. 39\nTable 7. DC CHARACTERISTICS  ... ................................................................................................................... 41\nTable 8. AC CHARACTERISTICS  ...................................................................................................................... 42\n12. RECOMMENDED OPERATING CONDITIONS  ................................................................................................... 44\nTable 9. Power-Up/Down Voltage and Timing  ..................................................................................................... 46\n12-1.  Initial Delivery State  ................................................................................................................................. 46\n13. ERASE AND PROGRAMMING PERFORMANCE  (2.3V - 3.6V)  ........................................................................ 47\n14. ERASE AND PROGRAMMING PERFORMANCE (Factory Mode)  ................................................................... 47\n15. DATA RETENTION  .............................................................................................................................................. 47\n16. LATCH-UP CHARACTERISTICS  ........................................................................................................................ 47\n17. ORDERING INFORMATION  ................................................................................................................................ 48\n18. PART NAME DESCRIPTION  ............................................................................................................................... 49\n19. PACKAGE INFORMATION  .................................................................................................................................. 50\n19-1.  8-USON (2x3mm)  .................................................................................................................................... 50\n19-2.  8-pin TSSOP  (173mil)  ... ........................................................................................................................... 51\n19-3.  8-pin SOP  (150mil)  .................................................................................................................................. 52\n20. REVISION HISTORY  ........................................................................................................................................... 53\n4\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryGENERAL\n•\t\tSupports Serial Peripheral Interface  - Mode 0 and Mode 3\n•\t\t 524,288 \tx \t1 \tbit \tstructure \tor \t262,144 \tx \t2 \tbits \t(Dual \tOutput \t\nmode) Structure\n•\t\t Equal\tSectors \twith \t4K \tbyte \teach, \tor \tEqual \tBlocks \twith \t\n32K/64K byte each \n  - Any Block can be erased individually \n•\t\t\t Single\tPower\tSupply\tOperation\n    - 2.3 to 3.6 volts for read, erase, and program operations\n•\t\t\t Latch-up \tprotected\tto\t100mA\t from \t -1V \t to \t Vcc \t +1V\nPERFORMANCE\n\t •\t\t\t High\tPerformance\n   - Fast Read:\n   - 1 I/O: \n    104MHz with 8 dummy cycles (2.7V -3.6V)\n    80MHz with 8 dummy cycles (2.3V -2.7V)\n   - 2 I/O for DREAD instructions: \n    104MHz with 4 dummy cycles (2.7V -3.6V)\n    80MHz with 4 dummy cycles (2.3V -2.7V)\n   - Fast program time: 1.6ms /page (256-byte)\n   - Byte program time: 20us\n   - Fast erase time: \n     50ms(typ.)/sector (4K-byte per sector);\n     0.3s(typ.)/block (32K-byte per block);\n     0.6s(typ.)/block (64K-byte per block);\n     1.8s(typ.)/chip.\n\t \t•\tLow\tPower\tConsumption\n   - Low active read current: 6mA(max.) at 50MHz\n   - Low active programming current: 5mA  (typ.)/page\n   - Low active sector erase current: 5mA  (typ.)\n   - Low standby current: 5uA  (typ.)\n   - Deep power-down mode: 1uA  (typ.)\n•\t\tMinimum\t100,000\terase/program \tcycles\n•\t\t20\tyears\tdata\tretention2.3V-3.6V 512K-BIT [x 1/x 2] CMOS SERIAL FLASH \n1. FEATURES\nSOFTWARE FEATURES\n•\t\t\t Input\tData\tFormat:\t1-byte\tCommand \tcode\n•\t\t\t Block\tLock \tprotection: \tThe \tBP0-BP3 \tstatus \tbit \tdefines \t\nthe size of the area to be software protected against \nProgram and Erase instructions.\n•\t\t\t Auto\tErase\tand\tAuto \t Program \tAlgorithm\n\t\t\t -\tAutomatically \terases \tand \tverifies \tdata \tat \tselected \t\nsector\n\t\t\t\t -\tAutomatically \tprograms \tand \tverifies \tdata \tat \tselected \t\npage by an internal algorithm that automatically times the program pulse widths (Any page to be programed \nshould\thave\tpage\tin\tthe\terased\tstate\tfirst)\n•  Status Register Feature\n•  Electronic \tIdentification\n  - JEDEC 2-byte Device ID \n  - RES command, 1-byte Device ID\n•  Supports\tUnique\tID\t(Please\tcontact\tlocal\tMacronix\nsales for detail information)\nHARDWARE FEATURES\n•   SCLK Input\n    - Serial clock input\n•\t\t\t SI/SIO0\t\n     -  Serial Data Input or Serial Data Output for Dual \noutput mode\n•\t\t\t SO/SIO1\n     - Serial Data Output or Serial Data Output for Dual \noutput mode\n•\t\t\t WP#\tpin\n    - Hardware write protection\n•\t\t\tPACKAGE\n  - 8-USON (2x3mm)\n  - 8-pin TSSOP (173mil)\n  - 8-pin SOP (150mil)\nAll devices are RoHS compliant and Halogen-free  \n5\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary2. GENERAL  DESCRIPTION\nMX25V5126F is a CMOS 512Kb\tbits \tSerial \tNOR \tFlash \tmemory , \twhich \tis \tconfigu red \tas \t65,536 \tx \t8 \tinternally . \nMX25V5126F features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. \nThe three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access \nto\tthe\tdevice\tis\tenabled\tby\tCS#\tinput.\nMX25V5126F \tprovides\tsequential \tread\toperation\ton\tthe\twhole\tchip.\nAfter program/erase command is issued, auto program/erase algorithms which program/erase and verify the \nspecified\tpage \tor \tsector/block \tlocations \twill \tbe \texecuted . \tProgram \tcommand \tis \texecuted \ton \tpage \t(256 \tbytes) \t\nbasis. Erase command is executed on chip or on 4K-byte sector, or 32KB block (32K-byte), or 64K-byte block, or whole chip basis.\nTo provide user with ease of interface, a status register is included to indicate the status of the chip. The status read \ncommand can be issued to detect completion status of a program or erase operation via WIP bit.\nWhen\tthe\tdevice\tis\tnot\tin\toperation\tand\tCS#\tis\thigh,\tit\tis\tput\tin\tstandby\tmode.\nThe MX25V5126F utilizes Macronix\'s proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.\n6\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary3. PIN CONFIGURATIONS\nSYMBOL DESCRIPTION\nCS# Chip Select\nSI/SIO0Serial Data Input (for 1 x I/O)/ Serial Data \nInput & Output (for Dual output mode)\nSO/SIO1Serial Data Output (for 1 x I/O)/ Serial Data Input & Output (for Dual output mode)\nSCLK Clock Input\nWP# Write Protection\nVCC\n+\t3.3V\tPower\tSupply\nGND Ground4. PIN DESCRIPTION\n8-LAND USON (2x3mm) \n1\n234CS#\nSO/SIO1\nWP#\nGND8765VCCNCSCLKSI/SIO0\n8-PIN TSSOP (173mil) \n1234CS#\nSO/SIO1\nWP#\nGNDVCCNCSCLKSI/SIO08765\n8-PIN SOP (150mil) \n1234CS#\nSO/SIO1\nWP#\nGNDVCCNCSCLKSI/SIO08765Note:  The\tpin\tof\tWP#\twill\tremain\tinternal\tpull\tup\t\nfunction\twhile \tthis \tpin \tis \tnot \tphysically \tconnected \tin \t\nsystem\tconfiguration. \t\nHowever,\tthe \tinternal \tpull \tup \tfunction \twill \tbe \tdisabled \tif \t\nthe\tsystem\thas\tphysical\tconnection \tto\tWP#\tpin.\n7\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary5. BLOCK DIAGRAM\nAddress\nGeneratorMemory Array\nY-Decoder\nX-Decoder\nData\nRegister\nSRAM\nBufferSI/SIO0  \nSO/SIO1\n  CS#\n    WP#   \nSCLK Clock GeneratorState\nMachineMode\nLogicSense\nAmplifier\nHV\nGenerator\nOutput\nBuffer\n8\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary6. DATA PROTECTION\nDuring power transition, there may be some false system level signals which result in inadvertent erasure or \nprogramming. The device is designed to protect itself from these accidental write cycles.\nThe state machine will be reset as standby mode automatically during power up. In addition, the control register \narchitecture \tof \tthe \tdevice \tconstrains \tthat \tthe \tmemory \tcontents \tcan \tonly \tbe \tchanged \tafter \tspecific \tcommand \t\nsequences \thave\tcompleted \tsuccessfully. \t\nIn the following, there are several features to protect the system from the accidental write cycles during VCC power-\nup and power-down or from system noise.\n•\t\t\tValid command length checking: The command length will be checked whether it is at byte base and \ncompleted on byte boundary.\n•\t\t\tWrite Enable (WREN) command: WREN\tcommand \tis \trequired \tto \tset \tthe \tW rite \tEnable \tLatch \tbit \t(WEL) \tbefore \t\nother command to change data. \n•\t\t Deep Power Down Mode: By\tentering \tdeep \tpower\tdown \tmode, \tthe \tflash \tdevice \talso \tis \tunder \tprotected \t\nfrom writing all commands except Release from Deep Power-down mode command (RDP), Read Electronic Signature command (RES), power-cycle, or reset. For more details, please refer to \n"9-17.\tDeep \tPower-down \t(DP)"  \nsection. \n •\t\tProtection Features: There are some protection features that could protect content change from unintentional   \n    write and hostile access:  \n A. The software Protection Mode (SPM) -  Use BP0, BP1, BP3 bits to set the part of memory to be protected as read only \nThe\tdefinition\tof\tprotect\tarea\tis\tshown\tas "Table\t1.\tProtected\tArea\tSizes" .\n B. Hardware Protection Mode (HPM) - use\tWP#\tby \tsetting \tWP# \tgoing \tlow \tto \tprotect \tthe \tBP0, \tBP1, \tBP3 \tbits \tand \tstatus \t\nregister write protection (SRWD). \nTable 1. Protected Area Sizes\nStatus bitProtect level 512Kb BP3 BP2 BP1 BP0\n0 X 0 0 0 (none) None\n0 X 0 1 1 (1 block) All\n0 X 1 0 2 (1 block) All\n0 X 1 1 3 (1 block) All\n1 X 0 0 0 (none) None\n1 X 0 1 1 (1 block) All\n1 X 1 0 2 (1 block) All\n1 X 1 1 3 (1 block) All\nNote:  X means “Don’t Care” \n9\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryTable 2. Memory Organization \nBlock\n(64KB)Block\n(32KB)Sector\n(4KB)Address Range\n01\n|\n015 00F000h 00FFFFh\n: : :\n3 003000h 003FFFh\n2 002000h 002FFFh\n1 001000h 001FFFh\n0 000000h 000FFFh7. MEMORY ORGANIZATION\n10\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary8. DEVICE OPERATION\n1. Before a command is issued, status register should be checked to ensure the device is ready for the intended \noperation.\n2. When an incorrect command is written to this device, it enters standby mode and stays in the standby mode until\nthe\tnext\tCS#\tfalling\tedge.\tIn\tstandby\tmode,\tthe\tdevice\'s\tSO\tpin\tshould\tbe\tHigh-Z.\t\n3. When an correct command is written to this device, it enters active mode and stays in the active mode until next\nCS#\trising\tedge.\n4. Input data is latched on the rising edge of Serial Clock(SCLK) and data shifts out on the falling edge of SCLK. \nThe difference of Serial mode 0 and mode 3 is shown as "Figure\t1.\tSerial\tModes\tSupported" .\n5. For the following instructions: RDID, RDSR, READ, FAST_READ, DREAD, RES and REMS the shifted-in \ninstruction \tsequence \tis \tfollowed \tby \ta \tdata-out \tsequence. \tAfter \tany \tbit \tof \tdata \tbeing \tshifted \tout, \tthe \tCS# \tcan \tbe \t\nhigh.\tFor\tthe \tfollowing \tinstructions: \tWREN, \tWRDI, \tWRSR, \tSE, \tBE, \tCE, \tPP , \tRDP , \tDP , \tRSTEN \tand \tRST , \tthe \tCS# \t\nmust go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.\n6. While a W rite Status Register, Program, or Erase operation is in progress, access to the memory array is \nignored and will not affect the current operation of Write Status Register, Program, or Erase.  \nFigure 1. Serial Modes Supported\nSCLK\nMSBCPHA shift in shift out\nSI0\n1CPOL\n0 (Serial mode 0)\n(Serial mode 3) 1\nSOSCLK\nMSB\nNote:  CPOL\tindicates \t clock \t polarity \t of \t Serial \t master:\n-CPOL=1\tfor\tSCLK\thigh\twhile\tidle,\t\n-CPOL=0\tfor\tSCLK\tlow\twhile\tnot\ttransmitting. \t\nCPHA\tindicates \t clock \t phase. \t\nThe\tcombination \tof\tCPOL\t bit \t and \t CPHA\t bit \t decides \t which \t Serial \t mode \t is \t supported.\n11\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryFigure 2. Serial Input Timing\nFigure 3. Output Timing\nLSB\nADDR.LSB INtSHQZtCH\ntCL\ntCLQXtCLQV tCLQVSCLK\nSOCS#\nSISCLK\nSICS#\nMSB \nSOtDVCH\nHigh-ZLSBtSLCH\ntCHDXtCHCL\ntCLCHtSHCHtSHSL\ntCHSH tCHSL9. Timing Analysis\n12\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryTable 3. COMMAND DESCRIPTION\nNotes:  \n1)\tADD=00H \t will \t output \t the \t manufacturer\'s \t ID \t first \t and \tADD=01H \t will \t output \t device \t ID \t first.\n2)\tIt\tis\tnot\trecommended \tto\tadopt\tany\tother\tcode\twhich\tis\tnot\tin\tthe\tcommand \tdefinition\ttable\tabove.\n3)\tThe\tRSTEN \tcommand \tmust \tbe \texecuted \tbefore \texecuting \tthe \tRST \tcommand. \tIf \tany \tother \tcommand \tis \tissued \tin-between \t\nRSTEN\tand\tRST,\tthe\tRST\tcommand \twill\tbe\tignored.\tCOMMAND  (byte) I/O 1st byte 2nd byte 3rd byte 4th byte 5th byte Action\nRead/Write \nArray READ  (Normal Read) 103 (hex) ADD1 ADD2 ADD3 n bytes read out until \nCS#\tgoes\thigh\nFast Read  (Fast Read Data) 10B (hex) ADD1 ADD2 ADD3 Dummy n bytes read out until \nCS#\tgoes\thigh\nDREAD  \n(1 x I / 2O Read Command)23B (hex) ADD1 ADD2 ADD3 Dummy n bytes read out by Dual \nOutput\tuntil\tCS#\tgoes\t\nhigh\n2READ  \n(2 x I/O Read Command)2BB (hex) ADD1 ADD2 ADD3 Dummy n bytes read out by 2 x \nI/O\tuntil\tCS#\tgoes\thigh\nSE  (Sector Erase) 120 (hex) ADD1 ADD2 ADD3 Erase the selected sector\nBE 32K  (Block Erase 32KB) 152 (hex) ADD1 ADD2 ADD3 Erase the selected 32KB block\nBE  (Block Erase 64KB) 1D8 (hex) ADD1 ADD2 ADD3 Erase the selected 64KB block\nCE  (Chip Erase) 160 or C7 \n(hex)Erase the whole chip\nPP  (Page Program) 102 (hex) ADD1 ADD2 ADD3 Program the selected page\nRegister/SettingWREN  (Write Enable)\n106 (hex) Set the (WEL) write enable latch bit\nWRDI  (Write Disable) 104 (hex) Reset the (WEL) write enable latch bit\nFMEN                (Factory mode enable) 141 (hex) Enable factory mode\nRDSR  (Read Status Register) 105 (hex) Read out the status register\nWRSR  (Write Status Register) 101 (hex) Write new values to the status register\nDP  \n(Deep Power- down)1B9 (hex) Enter deep power down \nmode\nRDP (Release from deep power down) 1AB (hex) release from deep power down mode\nID/Reset RDID  (Read Identification) 19F (hex) Output manufacturer ID and 2-byte device ID\nRES  (Read Electronic ID) 1AB (hex) x x x Read out 1-byte Device ID\nREMS  (Read Electronic Manufacturer & Device ID) 190 (hex) x x ADD \n(Note\t1)Output the manufacturer ID and device ID\nRSTEN                          (Reset Enable) 166 (hex)\nRST                               (Reset Memory) 199 (hex) (Note\t3)\n13\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-1. Write Enable (WREN)\nThe Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, SE, \nBE32K, BE, CE, and WRSR, which are intended to change the device content WEL bit should be set every time after the WREN instruction setting the WEL bit. \nThe\tsequence\tof\tissuing\tWREN\tinstruction \tis:\tCS#\tgoes\tlow→send \tWREN\tinstruction \tcode→\tCS#\tgoes\thigh.\t\nThe SIO[1:0] are "don\'t care" .\nFigure 4. Write Enable (WREN) Sequence\n2 134567\nHigh-Z0\n06hCommandSCLK\nSICS#\nSOMode 3\nMode 0\n14\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-2. Write Disable (WRDI)\nThe Write Disable (WRDI) instruction is to reset Write Enable Latch (WEL) bit.\nThe\tsequence\tof\tissuing\tWRDI\tinstruction \tis:\tCS#\tgoes\tlow→send \tWRDI\tinstruction \tcode→CS# \tgoes\thigh.\t\nThe SIO[1:0] are "don\'t care".\nThe WEL bit is reset by following situations:\n - Power-up\n - Completion of W rite Disable (WRDI) instruction  \n - Completion of W rite Status Register (WRSR) instruction \n - Completion of Page Program (PP) instruction \n - Completion of Sector Erase (SE) instruction \n - Completion of Block Erase 32KB (BE32K) instruction \n - Completion of Block Erase (BE) instruction \n - Completion of Chip Erase (CE) instruction\n - Completion of Softreset (RSTEN & RST) instruction\nFigure 5. Write Disable (WRDI) Sequence\n2 134567\nHigh-Z0 Mode 3\nMode 0\n04hCommandSCLK\nSICS#\nSO\n15\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-3. Factory Mode Enable (FMEN)\nThe Factory Mode Enable (FMEN) instruction is for enhance Program and Erase performance for increase factory \nproduction throughput. The FMEN instruction need to combine with the instructions which are intended to change the device content, like PP, SE, BE32K, BE, and CE.  \nThe\tsequence \tof \tissuing \tFMEN \tinstruction \tis: \tCS# \tgoes \tlow→sending \tFMEN \tinstruction \tcode→ \tCS# \tgoes \thigh. \tA\t\nvalid\tfactory \tmode \toperation \tneed \tto \tincluded \tthree \tseque nces: \tWREN \tinstruction \t→ \tFMEN \tinstruction→ \tProgram \t\nor Erase instruction.\nThe FMEN is reset by following situations\n - Power-up\n - PP  command completion\n - SE command completion\n - BE32K command completion\n - BE command completion\n - CE command completion\n - Softreset command completion\nFigure 6. Factory Mode Enable (FMEN)  Sequence\n2 134567\nHigh-Z0\n41hCommandSCLK\nSICS#\nSOMode 3\nMode 0\n16\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-4. Read Identification (RDID)\nThe RDID instruction is for reading the 1-byte manufacturer ID and the 2-byte Device ID that follows. The Macronix \nManufacturer ID and Device ID are listed as "Table\t4.\tID\tDefinitions" .\n  \nThe\tsequence \tof \tissuing \tRDID \tinstruction \tis: \tCS# \tgoes \tlow→ \tsend \tRDID \tinstruction \tcode→24-bits \tID \tdata \tout \ton \t\nSO→\tto\tend\tRDID\toperation, \tdrive\tCS#\thigh\tat\tany\ttime\tduring\tdata\tout.\tMost\tsignificant \tbit\t(MSB)\tfirst.\nAfter the command cycle, the device will immediately output data on the falling edge of SCLK. The manufacturer ID, \nmemory\ttype,\tand\tdevice\tID\tdata\tbyte\twill\tbe\toutput\tcontinuously, \tuntil\tthe\tCS#\tgoes\thigh.\nWhile Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there\'s no effect on \nthe\tcycle\tof \tprogram/erase \toperation \twhich \tis \tcurrently \tin \tprogress. \tWhen \tCS# \tgoes \thigh, \tthe \tdevice \tis \tat \tstandby \t\nstage.\nFigure 7. Read Identification (RDID) Sequence\n2 13456789 10 11 12 13 14 15\nCommand0\nManufacturer Identification\nHigh-Z\nMSB1514 13 3210Device Identification\nMSB7 6 5 3 2 1 016 17  18 28 29 30 31\nSCLK\nSICS#\nSO9FhMode 3\nMode 0Table 4. ID Definitions \nCommand Type Command Code MX25V5126F\nRDID 9FhManufacturer ID Memory Type Memory Density\nC2 20 10\nRES ABhElectronic ID\n05\nREMS 90hManufacturer ID Device ID\nC2 05\n17\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-5. Read Electronic Manufacturer ID & Device ID (REMS)\nThe REMS instruction returns both the JEDEC assigned manufacturer ID and the device ID. The Device ID values \nare listed in "Table\t4.\tID\tDefinitions" .\nThe\tREMS \tinstruction \tis \tinitia ted \tby \tdriving \tthe \tCS# \tpin \tlow \tand \tsending \tthe \tinstruction \tcode \t"90h" \tfollowed \tby \ttwo \t\ndummy bytes and one address byte (A7~A0). After which the manufacturer ID for Macronix (C2h) and the device \nID\tare\tshifted \tout \ton \tthe \tfalling \tedge \tof \tSCLK \twith \tthe \tmost \tsignificant \tbit \t(MSB) \tfirst. \tIf \tthe \taddress \tbyte \tis \t00h, \t\nthe\tmanufacturer \tID \twill \tbe \toutput \tfirst, \tfollowed \tby \tthe \tdevice \tID. \tIf \tthe \taddress \tbyte \tis \t01h, \tthen \tthe \tdevice \tID \twill \t\nbe\toutput\tfirst, \tfollowed \tby \tthe \tmanufacturer \tID. \t\tWhile \tCS# \tis \tlow , \tthe \tmanufacturer \tand \tdevice \tIDs \tcan \tbe \tread \t\ncontinuously, \talternating \tfrom\tone\tto\tthe\tother.\tThe \t instruction \t is \t completed \t by \t driving \t CS# \t high.\nFigure 8. Read Electronic Manufacturer & Device ID (REMS)  Sequence\n15 14 13 3 2 1 02 13456789 10\n2 Dummy Bytes0\n32 33 34 36 37 38 39 40 41 42 43 44 45 46\n765432 0 1Manufacturer IDADD (1)\nMSB76543210Device ID\nMSB MSB747\n765432 0 135 31 30 29 28SCLK\nSICS#\nSO\nSCLK\nSICS#\nSO90h\nHigh-ZCommandMode 3\nMode 0\nNote: (1) ADD=00H \twill\toutput\tthe\tmanufacturer\'s \tID\tfirst\tand\tADD=01H \t will \t output \t device \t ID \t first.\n18\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-6. Read Status Register (RDSR)\nThe RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even \nin program/erase/write status register condition).  It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress. \nThe\tsequence \tof \tissuing \tRDSR \tinstruction \tis: \tCS# \tgoes \tlow→ \tSend \tRDSR \tinstruction \tcode→ \tStatus \tRegister \tdata \t\nout on SO.\nThe SIO[1:0] are "don\'t care".\nFigure 9. Read Status Register (RDSR) Sequence\n2 1345678 9 10 11 12 13 14 15\ncommand0\n76543210Status Register Out\nHigh-Z\nMSB76543210Status Register Out\nMSB7SCLK\nSICS#\nSO05hMode 3\nMode 0\n19\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryWREN co mmand\nProgram /erase co mmand\nWrite program data/address\n(Write erase address)\nRDSR command\nRead array data\n(same address of PGM/ERS)\nProgram /erase su ccessfullyYes\nYes\nProgram /erase failNostart\nVerify OK?WIP=0?\nProgram /erase \nanother block?\nProgram /erase comp letedNoYesNoRDSR command*\nYesWEL=1?No\n* Issue RDSR to check BP[3:0].RDSR command\nRead W EL=0, BP[3:0], \nand SRWD dataFigure 10. Program/Erase flow with read array dataFor\tuser\tto\tcheck\tif\tProgram/Erase \toperation\tis\tfinished\tor\tnot,\tRDSR\tinstruction \tflow\tare\tshown\tas\tfollows:\n20\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryNote: \t1.\tPlease\trefer\tto\t"Table\t1.\tProtected\tArea\tSizes".\n  bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0\nSRWD (status \nregister write \nprotect)ReservedBP3  \n(level of \nprotected \nblock)ReservedBP1 \n(level of \nprotected \nblock)BP0 \n(level of \nprotected \nblock)WEL\n(write enable \nlatch)WIP\n(write in \nprogress bit)\n1=status \nregister write \ndisabled\n0=status \nregister write \nenabledReserved (Note\t1) Reserved (Note\t1)(Note\t1)1=write \nenabled\n0=not write \nenabled1=write \noperation\n0=not in write \noperation\nNon-volatile \nbitNon-volatile \nbitNon-volatile \nbitNon-volatile \nbitNon-volatile \nbitNon-volatile \nbitvolatile bit volatile bitTable 5. Status RegisterStatus Register\nThe\tdefinitions \tof\tthe\tstatus\tregister\tbits\tis\tas\tbelow:\t\nWIP bit.  The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write \nstatus register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status \nregister progress.  When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.\nWEL bit. The Write Enable Latch (WEL) bit is a volatile bit that is set to “1” by the WREN instruction. WEL needs to be\nset to “1” before the device can accept program and erase instructions, otherwise the program and erase instructions\nare ignored. WEL automatically clears to “0” when a program or erase operation completes. To ensure that both WIPand WEL are “0” and the device is ready for the next program or erase operation, it is recommended that WIP be\nconfirmed \tto\tbe\t“0”\tbefore\tchecking\tthat\tWEL\t is \t also \t “0”. \t If \t a \t program \t or \t erase \t instruction \t is \t applied \t to \t a \t protected\nmemory area, the instruction will be ignored and WEL will clear to “0”.\nBP3, BP1, BP0 bits. The\tBlock \tProtect \t(BP3, \tBP1, \tBP0) \tbits, \tnon-volatile \tbits, \tindicate \tthe \tprotected \tarea \t(as \tdefined \t\nin "Table\t1.\tProtected \tArea \tSizes" ) of the device to against the program/erase instruction without hardware protection \nmode\tbeing \tset .\tT o \twrit e \tt he \tBlock \tPr otect\t(B P3,\tBP 1,\tBP 0) \tbit s\trequires\tt he \tW rite \tSt atus \tRegist er \t(W RSR) \tins truction \t\nto\tbe\texecuted.\tThose \t bits \t define \t the \t protected \t area \t of \t the \t memory \t to \t against \t Page \t Program \t (PP), \t Sector \t Erase \t (SE), \t\nBlock Erase (BE) and Chip Erase(CE) instructions (only if all Block Protect bits set to 0 or BP3, BP2, BP1, BP0 are set \nto "1,X,0,0", the CE instruction can be executed).\nSRWD bit. The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection\n(WP#)\tpin\tfor\tproviding\thardware\tprotection \tmode.\tThe \t hardware \t protection \t mode \t requires \t SRWD \t sets \t to \t 1 \t and\nWP#\tpin\tsignal\tis\tlow\tstage.\tIn\tthe\thardware\tprotection \tmode,\tthe\tWrite\tStatus\tRegister\t(WRSR)\tinstruction \tis\tno\nlonger accepted for execution and the SRWD bit and Block Protect bits (BP3, BP1, BP0) are read only.\n21\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-7. Write Status Register (WRSR)\nThe WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, \nthe Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in \nadvance.\tThe \tWRSR \tinstruction \tcan \tchange \tthe \tvalue \tof \tBlock \tProtect \t(BP3, \tBP1, \tBP0) \tbits \tto \tdefine \tthe \tprotected \t\narea of memory (as shown in "Table\t8.\tAC \tCHARACTERISTICS" .) The WRSR can also set or reset the Status \nRegister\tW rite \tDisable \t(SR WD) \tbit \tin \taccordance \twith \tW rite \tProtection \t(WP#) \tpin \tsignal, \tbut \thas \tno \tef fect \ton \t\nbit1(WEL) and bit0 (WIP) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.\nThe\tsequence \tof \tissuing \tWRSR \tinstruction \tis: \tCS# \tgoes \tlow→ \tsend \tWRSR \tinstruction \tcode→ \tStatus \tRegister \tdata \t\non\tSI→CS#\tgoes\thigh.\t\nThe\tCS#\tmust \tgo \thigh \texactly \tat \tthe \t16 \tbits \tdata \tboundary; \totherwise, \tthe \tinstruction \twill \tbe \trejected \tand \tnot \t\nexecuted.\tThe \tself-timed \tW rite \tStatus \tRegister \tcycle \ttime \t(tW) \tis \tinitiated \tas \tsoon \tas \tChip \tSelect \t(CS#) \tgoes \thigh. \t\nThe Write in Progress (WIP) bit still can be checked during the Write Status Register cycle is in progress.  The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset. \nFigure 11. Write Status Register (WRSR)  Sequence\n2 1345678 9 10 11 12 13 14 15\nStatus\nRegister In0\n76543 2 01\nMSBSCLK\nSICS#\nSO01\nHigh-Zcommand\n22\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietarySoftware Protected Mode (SPM): \n-\t When\tSR WD \tbit=0, \tno \tmatter \tWP# \tis \tlow \tor \thigh, \tthe \tWREN \tinstruction \tmay \tset \tthe \tWEL\tbit \tand \tcan \tchange \t\nthe\tvalues \tof \tSR WD, \tBP3, \tBP1, \tBP0. \tThe \tprotected \tarea, \twhich \tis \tdefined \tby \tBP3, \tBP1, \tBP0, \tis \tat \tsoftware \t\nprotected mode (SPM). \n-\t When\tSR WD \tbit=1 \tand \tWP# \tis \thigh, \tthe \tWREN \tinstruction \tmay \tset \tthe \tWEL\tbit \tcan \tchange \tthe \tvalues \tof \t\nSRWD,\tBP3,\tBP1,\tBP0.\tThe \t protected \t area, \t which \t is \t defined \t by \t BP3, \t BP1, \t BP0, \t is \t at \t software \t protected \t mode \t (SPM)\nNote: \nIf\tSR WD\tbit=1 \tbut \tWP# \tis \tlow , \tit \tis \timpossible \tto \twrite \tthe \tStatus \tRegister \teven \tif \tthe \tWEL\tbit \thas \tpreviously \tbeen \t\nset. It is rejected to write the Status Register and not be executed.\nHardware Protected Mode (HPM):\n-\t When\tSR WD \tbit=1, \tand \tthen \tWP# \tis \tlow \t(or \tWP# \tis \tlow \tbefore \tSR WD \tbit=1), \tit \tenters \tthe \thardware \tprotected \t\nmode (HPM). The data of the protected area is protected by software protected mode by BP3, BP1, BP0 and \nhardware\tprotected\tmode\tby\tthe\tWP#\tto\tagainst\tdata\tmodification.\nNote: \nTo\texit\tthe \thardware \tprotected \tmode \trequires \tWP# \tdriving \thigh \tonce \tthe \thardware \tprotected \tmode \tis \tentered. \tIf \t\nthe\tWP#\tpin \tis \tpermanently \tconnected \tto \thigh, \tthe \thardware \tprotected \tmode \tcan \tnever \tbe \tentered; \tonly \tcan \tuse \t\nsoftware protected mode via BP3, BP1, BP0.\nTable 6. Protection Modes\nNote: \n1.\tAs\tdefined \tby \tthe \tvalues \tin \tthe \tBlock \tProtect \t(BP3, \tBP1, \tBP0) \tbits \tof \tthe \tStatus \tRegister , \tas \tshown \tin \tthe \ttable \t\nabove. Mode Status register condition WP# and SRWD bit status Memory\nSoftware protection\nmode (SPM)Status register can be written\nin (WEL bit is set to "1") and\nthe SRWD, BP3, BP1, BP0\nbits can be changedWP#=1\tand\tSRWD\tbit=0,\tor\nWP#=0\tand\tSRWD\tbit=0,\tor\nWP#=1\tand\tSRWD=1 The protected area \ncannot be programmed \nor erased.\nHardware protection\nmode (HPM)The SRWD, BP3, BP1, BP0 of\nstatus register bits cannot be\nchangedWP#=0,\tSRWD\tbit=1The protected area \ncannot be programmed \nor erased.\n23\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryFigure 12. WRSR Flow\nWREN co mmand\nWRSR co mmand\nWrite status register \ndata\nRDSR command\nWRSR successfullyYes\nYes\nWRSR failNostart\nVerify OK?WIP=0?NoRDSR command\nYesWEL=1?No\nRDSR command\nRead W EL=0, BP[3:0] ,  \nand SRWD data\n24\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryFigure 13. WP# Setup Timing and Hold Timing during WRSR when SRWD=1\nHigh-Z01h0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15tWHSLtSHWL\nSCLK\nSICS#WP#\nSO\nNote: WP#\tmust\tbe\tkept\thigh\tuntil\tthe\tembedded \toperation\tfinish.\n25\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-8. Read Data Bytes (READ)\nThe read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on \nthe\tfalling\tedge \tof \tSCLK \tat \ta \tmaximum \tfrequency \tfR. \tThe \tfirst \taddress \tbyte \tcan \tbe \tat \tany \tlocation. \tThe \taddress \t\nis automatically increased to the next higher address after each byte data is shifted out, so the whole memory can \nbe read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.\nThe\tsequence\tof \tissuing \tREAD \tinstruction \tis: \tCS# \tgoes \tlow→send \tREAD \tinstruction \tcode→ \t3-byte \taddress \ton \t\nSI→\tdata\tout\ton\tSO→to\tend\tREAD\toperation\tcan\tuse\tCS#\tto\thigh\tat\tany\ttime\tduring\tdata\tout.\nWhile Program/Erase/Write Status Register cycle is in progress, READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.\nFigure 14. Read Data Bytes (READ) Sequence\nSCLK\nSICS#\nSO232 13456789 10 28 29 30 31 32 33 34 35\n22 21 321036 37 38\n76543 1 7 0Data Out 10\nMSBMSB\n239\nData Out 203h\nHigh-ZcommandMode 3\nMode 0\n24-Bit Address\n26\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-9. Read Data Bytes at Higher Speed (FAST_READ)\nThe\tF AST_READ \tinstruction \tis \tfor \tquickly \treading \tdata \tout. \tThe \taddress \tis \tlatched \ton \trising \tedge \tof \tSCLK, \tand \t\ndata\tof\teach \tbit \tshifts \tout \ton \tthe \tfalling \tedge \tof \tSCLK \tat \ta \tmaximum \tfrequency \tfC. \tThe \tfirst \taddress \tbyte \tcan \tbe \tat \t\nany location. The address is automatically increased to the next higher address after each byte data is shifted out, \nso the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.\nThe\tsequence\tof \tissuing \tF AST_READ \tinstruction \tis: \tCS# \tgoes \tlow→ \tsend \tF AST_READ \tinstruction \tcode→ \t3-byte \t\naddress\ton \tSI→1-dummy \tbyte \t(default) \taddress \ton \tSI→ \tdata \tout \ton \tSO→ \tto \tend \tF AST_READ \toperation \tcan \tuse \t\nCS#\tto\thigh\tat\tany\ttime\tduring\tdata\tout.\t\nWhile Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.\nFigure 15. Read at Higher Speed (FAST_READ) Sequence\n232 13456789 10 28 29 30 31\n22 21 3210\nHigh-Z0\n32 33 34 36 37 38 39 40 41 42 43 44 45 46\n765432 0 1DATA OUT 1Dummy Cycle\nMSB76543210DATA OUT 2\nMSB MSB747\n765432 0 135SCLK\nSICS#\nSO\nSCLK\nSICS#\nSO0BhCommandMode 3\nMode 0\n24-Bit Address\n27\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-10.  Dual Read Mode (DREAD)\nThe DREAD instruction enable double throughput of Serial NOR Flash  in read mode. The address is latched on \nrising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at \na\tmaximum \tfrequency \tfT . \tThe \tfirst \taddress \tbyte \tcan \tbe \tat \tany \tlocation. \tThe \taddress \tis \tautomatically \tincreased \t\nto the next higher address after each byte data is shifted out, so the whole memory can be read out at a single \nDREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit. \nThe\tsequence \tof \tissuing \tDREAD \tinstruction \tis: \tCS# \tgoes \tlow \t→  send DREAD instruction → 3-byte address on \nSI →  8-bit dummy cycle →  data out interleave on SIO1 & SIO0 →\t\tto\tend\tDREAD \toperation \tcan \tuse \tCS# \tto \t\nhigh at any time during data out.\nWhile Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any \nimpact on the Program/Erase/Write Status Register current cycle.\nFigure 16. Dual Read Mode Sequence (Command 3Bh)\nHigh Impedance2 1345678 0\nSCLK\nSI/SIO0\nSO/SIO1CS#\n9 30 31 32 39 40 41 43 44 45 42\n3B D4\nD5D2\nD3 D7D6 D6D4 D0\nD7D5 D1Command 24 ADD Cycle 8 dummy \ncycle\nA23 A22 A1 A0… …\n…Data Out\n1Data Out\n2\n28\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-11.  2 x I/O Read Mode (2READ)\nThe 2READ instruction enables Double Transfer Rate of Serial NOR Flash in read mode. The address is latched on \nrising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a \nmaximum\tfrequency \tfT . \tThe \tfirst \taddress \tbyte \tcan \tbe \tat \tany \tlocation. \tThe \taddress \tis \tautomatically \tincreased \tto \tthe \t\nnext higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ \ninstruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit. \nThe\tsequence \tof \tissuing \t2READ \tinstruction \tis: \tCS# \tgoes \tlow→ \tsend \t2READ \tinstruction→ \t24-bit \taddress \tinterleave\t\non\tSIO1\t& \tSIO0→ \t4-bit \tdummy \tcycle \ton \tSIO1 \t& \tSIO0→ \tdata \tout \tinterleave \ton \tSIO1 \t& \tSIO0→ \tto \tend \t2READ \t\noperation\tcan\tuse\tCS#\tto\thigh\tat\tany\ttime\tduring\tdata\tout.\nWhile Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.\nFigure 17. 2 x I/O Read Mode Sequence (Command BBh)\nHigh Impedance2 1345678 0\nSCLK\nSI/SIO0\nSO/SIO1CS#\n9 18 19 20\nBB(hex)21 22 23 24 25 26 27 28 29\nD4\nD5D2\nD3 D7D6 D6D4 D0\nD7D5 D1Command 12 ADD Cycles 4 dummy \ncycles\nA22 A20 A2 A0\nA3 A1 A23 A21…\n…\n…Data Out\n1Data Out\n2\n29\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryFigure 18. Sector Erase (SE)  Sequence\n2 13456789 29 30 31 0\n23 22 2 1 0\nMSBSCLKCS#\nSI 20hCommandMode 3\nMode 0\n24-Bit Address9-12.  Sector Erase (SE)\nThe Sector Erase (SE) instruction is for erasing the data of the chosen sector to be  "1". The instruction is used for \nany 4K-byte sector. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE).  Any address of the sector (Please refer to \n"Table\t2.\tMemory \tOrganization" ) \nis\ta\tvalid\taddress \tfor \tSector \tErase \t(SE) \tinstruction. \t\tThe \tCS# \tmust \tgo \thigh \texactly \tat \tthe \tbyte \tboundary \t(the \tlatest \t\neighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.\nAddress\tbits\t[Am-A12]\t(Am\tis\tthe\tmost\tsignificant \taddress)\tselect\tthe\tsector\taddress.\nThe\tsequence \tof \t issuing \tSE \t instruction \tis: \tCS# \tgoes \tlow→ \tsend \tSE \t instruction \tcode→ \t3-byte \taddress \ton \tSI→ \t CS# \t\ngoes high. \nThe SIO[1:0] are "don\'t care".\nThe\tself-timed \tSector \tErase \tCycle \ttime \t(tSE) \tis \tinitiated \tas \tsoon \tas \tChip \tSelect \t(CS#) \tgoes \thigh. \tThe \tW rite \tin \t\nProgress (WIP) bit still can be checked during the Sector Erase cycle is in progress.  The WIP sets 1 during the \ntSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the sector is protected by BP3, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the sector.\n30\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-13.  Block Erase (BE32K)\nThe Block Erase (BE32K) instruction is for erasing the data of the chosen block to be  "1". The instruction is used \nfor 32K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32K).  Any address of the block ( Please refer to \n"Table\t2.\t\nMemory\tOrganization" )\tis\ta\tvalid \taddress \tfor \tBlock \tErase \t(BE32K) \tinstruction. \t\tThe \tCS# \tmust \tgo \thigh \texactly \tat \t\nthe\tbyte\tboundary \t(the \tleast \tsignificant \tbit \tof \taddress \tbyte \thas \tbeen \tlatched-in); \totherwise, \tthe \tinstruction \twill \tbe \t\nrejected and not executed.\nThe\tsequence \tof \tissuing \tBE32K \tinstruction \tis: \tCS# \tgoes \tlow \t→ \tsend \tBE32K \tinstruction \tcode \t→ \t3-byte \taddress \ton \t\nSI\t→\tCS#\tgoes\thigh.\nThe SIO[1:0] are don\'t care. \nThe\tself-timed \tBlock \tErase \tCycle \ttime \t(tBE32K) \tis \tinitiate d \tas \tsoon \tas \tChip \tSelect \t(CS#) \tgoes \thigh. \t\tThe \tW rite \tin \t\nProgress (WIP) bit still can be checked while the Block Erase cycle is in progress.  The WIP sets during the tBE32K \ntiming, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the block is protected by BP3, BP1, BP0 bits, the array data will be protected (no change) and the WEL bit still be reset.\nFigure 19.  Block Erase 32KB (BE32K)  Sequence (Command 52h)\n24 Bit Address2 13456789 29 30 31 0\n23 22 2 01\nMSBSCLKCS#\nSI 52hCommand\n31\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-14.  Block Erase (BE)\nThe Block Erase (BE) instruction is for erasing the data of the chosen block to be  "1". The instruction is used \nfor  64K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE).  Any address of the block (Please refer to \n"Table\t2.\tMemory \t\nOrganization" )\tis\ta\tvalid\taddress\tfor\tBlock\tErase\t(BE)\tinstruction. \t\tThe \t CS# \t must \t go \t high \t exactly \t at \t the \t byte \t boundary \t (the\t\nlatest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.\nThe\tsequence \tof \tissuing \tBE \tinstruction \tis: \tCS# \tgoes \tlow→ \tsend \tBE \tinstruction \tcode→ \t3-byte \taddress \ton \tSI→ \tCS# \t\ngoes high. \nThe SIO[1:0] are "don\'t care".\nThe\tself-timed \tBlock \tErase \tCycle \ttime \t(tBE) \tis \tinitiated \tas \tsoon \tas \tChip \tSelect \t(CS#) \tgoes \thigh. \t\tThe \tW rite \tin \t\nProgress (WIP) bit still can be checked during the Block Erase cycle is in progress.  The WIP sets 1 during the tBE \ntiming, and sets 0 when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the block is protected by BP3, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the block.\nFigure 20. Block Erase (BE) Sequence\n2 13456789 29 30 31 0\n23 22 2 01\nMSBSCLKCS#\nSI D8hCommandMode 3\nMode 0\n24-Bit Address\n32\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-15.  Chip Erase (CE)\nThe Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) \ninstruction \tmust \tbe \texecuted \tto \tset \tthe \tW rite \tEnable \tLatch \t(WEL) \tbit \tbefore \tsending \tthe \tChip \tErase \t(CE). \tThe \tCS# \t\nmust go high exactly at the byte boundary, otherwise the instruction will be rejected and not executed.\nThe\tsequence\tof\tissuing\tCE\tinstruction \tis:\tCS#\tgoes\tlow→send \tCE\tinstruction \tcode→CS# \tgoes\thigh.\t\nThe SIO[1:0] are "don\'t care".\nThe\tself-timed \tChip \tErase \tCycle \ttime \t(tCE) \tis \tinitiated \tas \tsoon \tas \tChip \tSelect \t(CS#) \tgoes \thigh. \t\tThe \tW rite \tin \t\nProgress (WIP) bit still can be checked during the Chip Erase cycle is in progress.  The WIP sets 1 during the tCE \ntiming, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP0-BP3 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when BP0-BP3 bits are all set to "0" \nor BP3, BP2, BP1, BP0 are set to "1,X,0,0" .\nFigure 21. Chip Erase (CE)  Sequence\n2 134567 0\n60h or C7hSCLK\nSICS#\nCommandMode 3\nMode 0\n33\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-16.  Page Program (PP)\nThe Page Program (PP) instruction is for programming memory bits to "0". One to 256 bytes can be sent to the\ndevice to be programmed. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL)bit before sending the Page Program (PP). If more than 256 data bytes are sent to the device, only the last 256\ndata\tbytes\twill\tbe\taccepted\tand\tthe\tprevious\tdata\tbytes\twill\tbe\tdisregarded. \tThe \t Page \t Program \t instruction \t requires\nthat\tall\tthe\tdata\tbytes\tfall\twithin\tthe\tsame\t256-byte\tpage.\tThe \t low \t order \t address \t byte \tA[7:0] \t specifies \t the \t starting\naddress within the selected page. Bytes that will cross a page boundary will wrap to the beginning of the selectedpage. The device can accept (256 minus A[7:0]) data bytes without wrapping. If 256 data bytes are going to beprogrammed, A[7:0] should be set to 0.\nThe\tsequence \tof \tissuing \tPP\tinstruction \tis: \tCS# \tgoes \tlow→ \tsend \tPP\tinstruction \tcode→ \t3-byte \taddress \ton \tSI→ \tat \t\nleast\t1-byte\ton\tdata\ton\tSI→\tCS#\tgoes\thigh.\t\nThe\tCS #\tm ust \tbe \tk ept\tlow \tdur ing \tt he \twhole \tP age \tP rogram\tc ycle;\tT he \tCS # \tm ust\tgo \thigh \tex actly\tat\tt he \tby te \tboundar y\t( the\t\nlatest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.\nThe\tself-timed \tPage \tProgram \tCycle \ttime \t(tPP) \tis \tinitiated\tas \tsoon \tas \tChip \tSelect \t(CS#) \tgoes \thigh. \t\tThe \tW rite \tin \t\nProgress (WIP) bit still can be checked during the Page Program cycle is in progress.  The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP1, BP0 bits, the Page Program (PP) instruction will not be executed. \nThe SIO[1:0] are "don\'t care".\nFigure 22. Page Program (PP) Sequence\n42 41 43 44 45 46 47 48 49 50 52 53 54 55 40232 13456789 10 28 29 30 31 32 33 34 35\n22 21 321036 37 38 0\n765432 0 1Data Byte 139\n51\n765432 0 1Data Byte 2\n765432 0 1Data Byte 3 Data Byte 256\n2079207820772076207520742073\n765432 0 12072MSB MSB\nMSB MSB MSBSCLKCS#\nSI\nSCLKCS#\nSI02hCommandMode 3\nMode 0\n24-Bit Address\n34\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-17.  Deep Power-down (DP)\nThe Deep Power-down (DP) instruction places the device into a minimum power consumption state, Deep Power-\ndown\tmode,\tin\twhich\tthe\tquiescent\tcurrent\tis\treduced\tfrom\tISB1\tto\tISB2.\nThe\tsequence \tof \tissuing \tDP\tinstruction: \tCS# \tgoes \tlow→ \tsend \tDP\tinstruction \tcode→ \tCS# \tgoes \thigh. \tThe \tCS# \tmust \t\ngo high at the byte boundary (after exactly eighth bits of the instruction code have been latched-in); otherwise the \ninstruction will not be executed. The SIO[1:0] are "don\'t care".\nAfter\tCS# \tgoes \thigh \tthere \tis \ta \tdelay \tof \ttDP\tbefore \tthe \tdevice \ttransitions \tfrom \tStand-by \tmode \tto \tDeep \tPowerdown \t\nmode and before the current reduces from ISB1 to ISB2. Once in Deep Power-down mode, all instructions will be ignored except Release from Deep Power-down (RDP).\nThe device exits Deep Power-down mode and returns to Stand-by mode if it receives a Release from Deep Power-\ndown (RDP) instruction, power-cycle, or reset. Please refer to \n"Figure\t25. \tRelease \tfrom \tDeep \tPower-down \t(RDP) \t\nSequence" .\nFigure 23. Deep Power-down (DP)  Sequence (Command B9h)\n2 134567 0tDP\nDeep Power-down Mode Stand-by ModeSCLKCS#\nSI B9hCommand\n35\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-18.  Release from Deep Power-down (RDP), Read Electronic Signature (RES)\nThe\tRelease \tfrom \tDeep \tPower-down \t(RDP) \tinstruction \tis \tcompleted \tby \tdriving \tChip \tSelect \t(CS#) \tHigh. \tWhen \tChip \t\nSelect\t(CS#) \tis \tdriven \tHigh, \tthe \tdevice \tis \tput \tin \tthe \tstandby \tPower \tmode. \tIf \tthe \tdevice \twas \tnot \tpreviously \tin \tthe \t\nDeep Power-down mode, the transition to the standby Power mode is immediate. If the device was previously in the \nDeep\tPower-down \tmode,\tthough,\tthe\ttransition\tto\tthe\tstandby\tPower\tmode\tis\tdelayed\tby\ttRES1,\tand\tChip\tSelect\t(CS#)\t\nmust remain High for at least tRES1(max). Once in the standby mode, the device waits to be selected, so that it can \nreceive, decode and execute instructions. \nRES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as "Table\t4.\tID \t\nDefinitions" . This is not the same as RDID instruction. It is not recommended to use for new design. For new design, \nplease use RDID instruction. The RDP and RES are allowed to execute in Deep power-down mode, except if the \ndevice is in progress of program/erase/write cycle; In this case, there is no effect on the current program/erase/write cycle that is in progress. \nThe SIO[1:0] are don\'t care during this mode. \nThe\tRES\tinstruction \tends \twhen \tCS# \tgoes \thigh, \tafter \tthe \tID \tbeen \tread \tout \tat \tleast \tonce. \tThe \tID \toutputs \trepeatedly \t\nif\tcontinuously \tsend \tthe \tadditional \tclock \tcycles \ton \tSCLK \twhile \tCS# \tis \tat \tlow . \t\tIf \tthe \tdevice \twas \tnot \tpreviously \tin \t\nDeep Power-down mode, the device transition to standby mode is immediate.  If the device was previously in Deep \nPower-down \tmode, \tthere\'s \ta \tdelay \tof \ttRES2 \tto \ttransit \tto \tstandby \tmode, \tand \tCS# \tmust \tremain \tto \thigh \tat \tleast \t\ntRES2(max).  Once in the standby mode, the device waits to be selected, so it can receive, decode, and execute \ninstruction.\nThe RDP instruction is for releasing from Deep Power-down Mode.\nFigure 24. Read Electronic Signature (RES)  Sequence (Command ABh)\n232 13456789 10 28 29 30 31 32 33 34 35\n22 21 321036 37 38\n765432 0 1High-ZElectronic Signature Out3 Dummy Bytes0\nMSB\nStand-by Mode Deep Power-down ModeMSBtRES2SCLKCS#\nSI\nSOABhCommandMode 3\nMode 0\n36\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryFigure 25. Release from Deep Power-down (RDP) Sequence\n2 134567 0tRES1\nStand-by Mode Deep Power-down ModeHigh-ZSCLKCS#\nSI\nSOABhCommandMode 3\nMode 0\n37\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary9-19.  Software Reset - Reset-Enable (RSTEN) and Reset (RST)\nThe Software Reset operation combines two instructions: Reset-Enable (RSTEN) command and Reset (RST) \ncommand. It returns the device to standby mode. All the volatile bits and settings will be cleared then, which makes the device return to the default status as power on.\nTo\texecute \tReset \tcommand \t(RST), \tthe \tReset-Enable \t(RSTEN) \tcommand \tmust \tbe \texecuted \tfirst \tto \tperform \tthe \t\nReset operation. If there is any other command to interrupt after the Reset-Enable command, the Reset-Enable will be invalid. \nIf the Reset command is executed during program or erase operation, the operation will be disabled, the data under\nprocessing could be damaged or lost.\nThe\treset \ttime \tis \tdif ferent \tdepending \ton \tthe \tlast \toperation. \tLonger \tlatency \ttime \tis \trequired \tto \trecover \tfrom \ta \t\nprogram operation than from other operations.\nFigure 26. Software Reset Recovery\nCS#\nMode66 99Stand-by Mode\ntReady2\n38\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary10. POWER-ON STATE\nThe device is at the following states when power-up:\n - Standby mode (please n ote it is not deep power-down mode)\n - W rite Enable Latch (WEL) bit is reset\nThe device must not be selected during power-up and power-down stage until the VCC reaches the following levels:\n - VCC minimum at power- up stage and then after a delay of tVSL\n - GND at power-down\nPlease\tnote\tthat\ta\tpull-up\tresistor\ton\tCS#\tmay\tensure\ta\tsafe\tand\tproper\tpower-up/down \tlevel.\nAn internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change \nduring power up state. When VCC is lower than VWI (POR threshold voltage value), the internal logic is reset and \nthe\tflash\tdevice\thas\tno\tresponse\tto\tany\tcommand.\nFor further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:\n - tVSL  after VCC reached VCC minimum level\nThe device can accept read command after VCC reached VCC minimum and a time delay of tVSL.Please refer to the \n"Figure\t34.\tPower-up\tTiming".\nNotes:\n -  To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is \nrecommended. (generally around 0.1uF)\n -  At power-down stage, the VCC drops below VWI level, all operations are disable and device has no response to \nany command. The data corruption might occur during this stage if a write, program, erase cycle is in progress.\n \n39\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryABSOLUTE MAXIMUM RATINGS11. ELECTRICAL SPECIFICATIONS\nCAPACITANCE TA = 25°C, f = 1.0 MHz\nSYMBOL PARAMETER MIN. TYP. MAX. UNIT CONDITIONS\nCIN Input Capacitance 6 pF VIN = 0V\nCOUT Output Capacitance 8 pF VOUT = 0VNOTICE:\n1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage \nto\tthe\tdevice. \t\tThis \tis \tstress \trating \tonly \tand \tfunctional \toperational \tsections \tof \tthis \tspecification \tis \tnot \timplied. \t\t\nExposure to absolute maximum rating conditions for extended period may affect reliability.\n2.\tSpecifications \tcontained\twithin\tthe\tfollowing\ttables\tare\tsubject\tto\tchange.\n3.\tDuring\tvoltage\ttransitions, \tall\tpins\tmay\tovershoot \tto\tVCC+1.0V \tto\tVCC\tor\t-1.0V\tto\tGND\tfor\tperiod\tup\tto\t20ns.RATING VALUE\nAmbient Operating Temperature -40°C to 85°C\nStorage Temperature -65°C to 150°C\nApplied Input Voltage -0.5V\tto\tVCC+0.5V\nApplied Output Voltage \t-0.5V\tto\tVCC+0.5V\nVCC to Ground Potential -0.5V to 4.0V\nFigure 27. Maximum Negative Overshoot Waveform Figure 28. Maximum Positive Overshoot Waveform\n0V\n-1.0V20ns\nVCC+1.0V\nVCC\n20ns\n40\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryDEVICE UNDER \nTEST\nCL25K ohm25K ohm\n+2.5V\nCL=30pF or 15pF Including jig capacitance Figure 29. DATA INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL\nAC\nMeasurement\nLevelInput timing reference level Output timing reference level\n0.8VCC0.7VCC\n0.3VCC0.5VCC\n0.2VCC\nNote: Input pulse rise and fall time are <5ns\nFigure 30. OUTPUT LOADING\nFigure 31. SCLK TIMING DEFINITION\nVIH (Min.)\n0.5VCC\nVIL (Max.)tCHCL\ntCH\n1/fSCLKtCLtCLCH\n41\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietarySymbol Parameter Notes Min. Typ. Max. Units Test Conditions\nILI Input Load Current 1 ± 0.02 ± 2 uAVCC = VCC Max\nVIN = VCC or GND\nILO Output Leakage Current 1 ± 0.02 ± 2 uAVCC = VCC MaxVOUT = VCC or GND\nISB1 VCC Standby Current 1 5 25 uAVIN = VCC or GNDCS#=VCC\nISB2Deep Power-down Current1 10 uAVIN = VCC or GNDCS#=VCC\nICC1 VCC Read 1  6 mAf=50MHz SCLK=0.1VCC/0.9VCC, SO=Open\nICC2VCC Program Current (PP)1 5 20 mAProgram in ProgressCS#=VCC\nICC3VCC Write Status Register (WRSR) Current2.1 15 mAProgram status register in progressCS#=VCC\nICC4VCC Sector Erase Current (SE)1 5 15 mAErase in ProgressCS#=VCC\nICC5VCC Chip Erase Current (CE)1  5 20 mAErase in ProgressCS#=VCC\nVIL Input Low Voltage -0.5 0.3VCC V\nVIH Input High Voltage 0.7VCC VCC+0.4 V\nVOL Output Low Voltage 0.4 V IOL = 1.6mA\nVOH Output High Voltage VCC-0.2 V IOH = -100uA\nVWILow VCC Write Inhibit Voltage3 1.5  2.1 VTable 7. DC CHARACTERISTICS \n (Temperature = -40°C to 85°C for Industrial grade, VCC = 2.3V - 3.6V)\nNotes :\n1.\t\tTypical\tvalues\tat\tVCC\t=\t2.5V,\tT\t=\t25°C.\tThese\tcurrents\tare\tvalid\tfor\tall\tproduct\tversions\t(package\tand\tspeeds).\n2.\t\tTypical\tvalue\tis\tcalculated \tby\tsimulation.\n3.\t\tNot\t100%\ttested.\n42\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryTable 8. AC CHARACTERISTICS \n (Temperature = -40°C to 85°C for Industrial grade, VCC = 2.3V - 3.6V)\nSymbol Alt. Parameter Min. Typ.(6) Max. Unit\nfSCLK fCClock\tFrequency \tfor\tthe\tfollowing\tinstructions: \t\nFAST_READ, PP, SE, BE, CE, DP, RES, RDP,\nWREN, WRDI, RDID, RDSR, WRSRDC104 (2.7-3.6V)\nMHz\n80 (2.3-2.7V)\nfRSCLK  fRClock\tFrequency \tfor\tREAD\tinstructions \t DC 33 MHz\nfTSCLK fTClock\tFrequency \tfor\tDREAD\tinstructions \t DC104 (2.7-3.6V)\nMHz\n80 (2.3-2.7V)\nClock\tFrequency \tfor\t2READ\tinstructions \t DC80 (2.7-3.6V)\nMHz\n50 (2.3-2.7V)\ntCH(1) tCLH Clock High Time Others (fSCLK) 45%x (1/fSCLK) ns\nNormal Read (fRSCLK) 13 ns\ntCL(1) tCLL Clock Low Time Others (fSCLK)  45%x (1/fSCLK) ns\nNormal Read (fRSCLK) 13 ns\ntCLCH(2) Clock Rise Time(3) (peak to peak) 0.1 V/ns\ntCHCL(2) Clock Fall Time(3) (peak to peak) 0.1 V/ns\ntSLCH tCSS CS#\tActive \t Setup \tT ime \t (relative \t to \t SCLK) \t 7 ns\ntCHSL  CS#\tNot\tActive \t Hold \tT ime \t (relative \t to \t SCLK) \t 7 ns\ntDVCH tDSU Data In Setup Time 2 ns\ntCHDX tDH Data In Hold Time 5 ns\ntCHSH CS#\tActive \t Hold \tT ime \t (relative \t to \t SCLK) \t 7 ns\ntSHCH CS#\tNot\tActive \t Setup \tT ime \t (relative \t to \t SCLK) \t 7 ns\ntSHSL tCSH CS#\tDeselect\t\nTime From Read to next Read 20 ns\nFrom Write/Erase/Program to Read Status Register40 ns\ntSHQZ\n(2) tDIS Output Disable Time 6 ns\ntCLQV tV Clock Low to Output Valid     Loading: 30pF 8 ns\nLoading: 15pF 6 ns\ntCLQX tHO Output Hold Time 0 ns\ntWHSL\n(4) Write Protect Setup Time 20 ns\ntSHWL(4) Write Protect Hold Time 100 ns\ntDP(2) CS#\tHigh\tto\tDeep\tPower-down \tMode\t 10 us\ntRES1(2) CS#\tHigh\tto\tStandby\tMode\twithout\tElectronic\tSignature\tRead 8.8 us\ntRES2(2) CS#\tHigh\tto\tStandby\tMode\twith\tElectronic\tSignature\tRead 8.8 us\ntW Write Status Register Cycle Time                         5 20 ms\ntBP Byte-Program 20 50 us\ntPP Page Program Cycle Time 1.6 10 ms\ntSE Sector Erase Cycle Time 50 400 ms\ntBE32 Block Erase (32KB) Cycle Time 0.3 1.4 s\ntBE(7)Block Erase (64KB) Cycle Time 0.6 2.4 s\ntCE(7) Chip Erase Cycle Time 1.8 3.2 s\ntREADY2Reset Recovery time (During instruction decoding) 30 us\nReset Recovery time (for read operation) 30 us\nReset Recovery time (for program operation) 80 us\nReset Recovery time(for SE4KB operation) 12 ms\nReset Recovery time (for BE32KB/64KB operation) 12 ms\nReset Recovery time (for Chip Erase operation) 12 ms\nReset Recovery time (for WRSR operation) 0.1 ms\n43\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryNotes: \n1.\ttCH\t+\ttCL\t must \t be \t greater \t than \t or \t equal \t to \t 1/f \t (fC \t or \t fR).\t\n2.\tValue\tguaranteed \tby\tcharacterization, \tnot\t100%\ttested\tin\tproduction.\n3.\tExpressed \tas\ta\tslew-rate.\n4.\tOnly\tapplicable \tas\ta\tconstraint\tfor\ta\tWRSR\tinstruction \twhen\tSRWD\tis\tset\tat\t1.\n5.\tT est\tcondition \tis \tshown \tas \t"Figure\t29. \tDATA \tINPUT \tTEST \tWAVEFORMS \tAND \tMEASUREMENT \tLEVEL"\tand\t\n"Figure\t30.\tOUTPUT\tLOADING" .\n6.\tTypical\tvalues\tgiven\tfor\tTA=25°C.\tNot\t100%\ttested.\t\n7.\tThe\ttypical \tspecification \tof \ttBE \tand \ttCE \tcould \tbe \taccelerated \tto \t25ms \tand \t50ms \trespectively \twhen \tthe \t64KB \t\nblock\tis\tblank\t(All\tFFh).\n44\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary12. RECOMMENDED OPERATING CONDITIONS\nAt Device Power-Up and Power-Down\nAC timing illustrated in "Figure\t32. \tAC \tTiming \tat \tDevice \tPower-Up"  and "Figure\t33. \tPower-Down \tSequence"  are \nfor\tthe\tsupply \tvoltages \tand \tthe \tcontrol \tsignals \tat \tdevice \tpower-up \tand \tpower-down. \tIf \tthe \ttiming \tin \tthe \tfigures \tis \t\nignored, the device will not operate correctly.\nDuring\tpower-up \tand \tpower- down, \tCS# \tneeds \tto \tfollow \tthe \tvoltage \tapplied \ton \tVCC \tto \tkeep \tthe \tdevice \tnot \tto \tbe \t\nselected.\tThe \t CS# \t can \t be \t driven \t low \t when \t VCC \t reach \t Vcc(min.) \t and \t wait \t a \t period \t of \t tVSL.\nNotes :\n1.\tSampled, \tnot\t100%\ttested.\n2.\tFor\tAC\tspec \ttCHSL, \ttSLCH, \ttDVCH, \ttCHDX, \ttSHSL, \ttCHSH, \ttSHCH, \ttCHCL, \ttCLCH \tin \tthe \tfigure, \tplease \trefer \tto \t\n"Table\t8.\tAC\tCHARACTERISTICS" .Symbol Parameter Notes Min. Max. Unit\ntVR VCC Rise Time 1 500000 us/VFigure 32. AC Timing at Device Power-Up\nSCLK\nSICS#VCC\nMSB IN\nSOtDVCH\nHigh ImpedanceLSB INtSLCH\ntCHDXtCHCL\ntCLCHtSHCHtSHSL\ntCHSH tCHSLtVRVCC(min)\nGND\n45\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryFigure 33. Power-Down Sequence\nCS#\nSCLKVCCDuring\tpower-down, \tCS#\tneeds\tto\tfollow\tthe\tvoltage\tdrop\ton\tVCC\tto\tavoid\tmis-operation.\nFigure 34. Power-up Timing\nVCC\nVCC(min)Chip Selection is Not Allowed\ntVSL\ntimeDevice is fully\naccessibleVCC(max)\n46\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary12-1.  Initial Delivery State\nThe device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status \nRegister contains 00h (all Status Register bits are 0).Figure 35. Power Up/Down and Voltage Drop\nTable 9. Power-Up/Down Voltage and TimingVCC\nTimeVCC (max.)\nVCC (min.)\nV\ntPWDtVSLChip Select is not allowed\nFull Device\nAccess\nAllowed\nPWD(max.)\nNote:\tThese\tparameters \tare\tcharacterized \tonly.Symbol Parameter Min. Max. Unit\ntVSL VCC(min.) to device operation 800 us\nVWI Write Inhibit Voltage 1.5 2.1 V\nVPWD VCC voltage needed to below VPWD for ensuring initialization will occur 0.9 V\ntPWD The minimum duration for ensuring initialization will occur 300  usWhen powering down the device, VCC must drop below VPWD for at least tPWD to ensure the device will initialize\ncorrectly during power up. Please refer to "Figure\t35. \tPower \tUp/Down \tand \tVoltage \tDrop"  and "Table\t9.\tPower-\nUp/Down\tVoltage\tand\tTiming"  below for more details.\n47\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary13. ERASE AND PROGRAMMING PERFORMANCE  (2.3V - 3.6V)\nParameter Min. Typ.(1)Max.(2)Unit\nWrite Status Register Cycle Time 5 20 ms\nSector erase Time 50  400 ms\nBlock erase Time (tBE32) 0.3 1.4 s\nBlock erase Time (tBE) 0.6(5) 2.4 s\nChip Erase Time 1.8(5)3.2 s\nByte Program Time (via page program command) 20 50 us\nPage Program Time 1.6  10 ms\nErase/Program Cycle 100,000 cycles\nNotes:  \n1.\t\tTypical\tprogram\tand\terase\t time \t assumes \t the \t following \t conditions: \t 25°C, \t 2.5V, \t and \t checkerboard \t pattern.\n2.\t\tUnder\tworst\tconditions \tof\t2.3V,\thighest\toperation\ttemperature, \tpost\tprogram/erase \tcycling.\n3.\t\t System-level \toverhe ad\tis\tthe\ttime\trequ ired\tto\texecu te\tthe\tfirst-b us-cycle\tsequ ence\tfor\tthe\tprog ramming\t\ncommand.\n4.\tErase/Program \tcycles\tcomply\twith\tJEDEC:\tJESD47\t&\tJESD22-A117 \tstandard.\n5.\tThe\ttypical \tspecification \tof \ttBE \tand \ttCE \tcould \tbe \taccelerated \tto \t25ms \tand \t50ms \trespectively \twhen \tthe \t64KB \t\nblock\tis\tblank\t(All\tFFh).\nNotice:\n1.\tFactory\tMode\tmust\tbe\toperated\tin\t20°C\tto\t45°C\tand\tVCC\t3.0V-3.6V.\n2.\tIn\tFactory \tmode, \tthe \tErase/Program \toperation \tshould \tnot \texceed \t50 \tcycles, \tand \t"ERASE \tAND \tPROGRAMMING \t\nPERFORMANCE" \t100k\tcycles\twill\tnot\tbe\taffected.14. ERASE AND PROGRAMMING PERFORMANCE (Factory Mode)\nParameter Min. Typ.(1)Max.(2)Unit\nSector erase Time 20 ms\nBlock erase Time (tBE32) 0.16 s\nBlock erase Time (tBE) 0.35 s\nChip Erase Time 0.6 s\nPage Program Time 1.3 ms\nErase/Program Cycle 50 cycles\n15. DATA RETENTION\nParameter Condition Min. Max. Unit\nData retention 55˚C 20 years\n \nMin. Max.\nInput Voltage with respect to GND on all power pins 1.5 VCCmax\nInput Current on all non-power pins -100mA +100mA\nTest conditions: VCC = VCCmax, one pin at a time (compliant to JEDEC JESD78 standard). 16. LATCH-UP CHARACTERISTICS\n48\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix ProprietaryPlease contact Macronix regional sales for the latest product selection and available form factors.17. ORDERING INFORMATION\nPART NO. Voltage Package Temperature Remark\nMX25V5126FZUI \t 2.3V-3.6V 8-USON (2x3mm) -40° to 85°C  \nMX25V5126FOI 2.3V-3.6V 8-TSSOP (173mil) -40° to 85°C\nMX25V5126FM1I 2.3V-3.6V 8-SOP (150mil) -40° to 85°C\n49\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary18. PART NAME DESCRIPTION\nMX 25 V  ZU I\nTEMPERATURE RANGE:\nI: Industrial (-40°C to 85°C)\nPACKAGE:\nZU: 2x3mm 8-USON\nO: 173mil 8-TSSOPM1: 150mil 8-SOP\nDENSITY & MODE:\n5126F: 512Kb\nTYPE:\nV: 2.5V\nDEVICE:\n25: Serial NOR Flash5126F\n50\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary19. PACKAGE INFORMATION\n19-1.  8-USON (2x3mm)\n51\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary19-2.  8-pin TSSOP (173mil)\n52\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary19-3.  8-pin SOP (150mil)\n53\nRev. 1.1, September 03, 2020MX25V5126F\nP/N: PM2605 Macronix Proprietary20. REVISION HISTORY \nRevision Descriptions Page\nJune 01, 2018\n0.00 1.  Initial Release.  All\nJuly 09, 2019\n1.0 1.  Removed "Advanced Information" to align with the product status .  All\n2.  Revised "Figure\t17.\t2\tx\tI/O\tRead\tMode\tSequence \t(Command \tBBh)" . P29\n3.  Updated the title of Figure 29. P41\n4.  Revised LATCH-UP testing descriptions. P48\nSeptember 03, 2020\n1.1 1. Content correction. P10, 16, 18, 21-\n22, 25, 29-31, 33-35, 47\n2. Update Fast Read / DREAD speed to 104MHz. P4, 42\n3. Revised Negative Overshoot descriptions. P39\n4. Improved tSE(max) to be 400ms, tBE32(max) to be 1.4s, tBE(max) to be 2.4s,  and tCE(max) to be 3.2s.P42, 47\n5. Modified the note description of Max. Erase/Program. P47\n6.\tCorrected \t"Read\tElectronic \tSignature\t(RES)\tSequence" \tfigure. P35\nExcept\tfor \tcustomized \tproducts \twhich \thas \tbeen \texpressly \tiden tified \tin \tthe \tapplicable \tagreement, \tMacronix\'s \t\nproducts are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or \nhousehold applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Macronix products are used in contradicted to their \ntarget\tusage \tabove, \tthe \tbuyer \tshall \ttake \tany \tand \tall \tactions \tto \tensure \tsaid \tMacronix\'s \tproduct \tqualified \tfor \tits \t\nactual use in accordance with the applicable laws and regulations; and Macronix as well as it’s suppliers and/or distributors shall be released from any and all liability arisen therefrom. \nCopyright© Macronix International Co., Ltd. 2018-2020. All rights reserved, including the trademarks and \ntradename thereof, such as Macronix, MXIC, MXIC Logo, MX Logo, Integrated Solutions Provider, Nbit, Macronix NBit, HybridNVM, HybridFlash, HybridXFlash, XtraROM, KH Logo, BE-SONOS, KSMC, Kingtech, MXSMIO, Macronix vEE, RichBook, Rich TV, OctaBus, FitCAM, ArmorFlash. The names and brands of third \nparty\treferred\tthereto\t(if\tany)\tare\tfor\tidentification \tpurposes\tonly.\t\nFor the contact and order information, please visit Macronix’s Web site at: http://www.macronix.comMX25V5126F\n54MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.\n'}]
!==============================================================================!
### Component Summary: MX25V5126FM1I

**Key Characteristics and Specifications:**

- **Voltage Ratings:** 
  - Operating Voltage (VCC): 2.3V to 3.6V

- **Current Ratings:**
  - Read Current (ICC1): 6 mA (max) at 50 MHz
  - Program Current (ICC2): 5 mA (typ)
  - Sector Erase Current (ICC4): 5 mA (typ)
  - Chip Erase Current (ICC5): 5 mA (typ)
  - Standby Current (ISB): 5 µA (typ)
  - Deep Power-down Current (ISB2): 10 µA (typ)

- **Power Consumption:**
  - Low active read current: 6 mA (max)
  - Low active programming current: 5 mA (typ)
  - Low active sector erase current: 5 mA (typ)
  - Low standby current: 5 µA (typ)
  - Deep power-down mode: 1 µA (typ)

- **Operating Temperature Range:**
  - -40°C to 85°C (Industrial grade)

- **Package Type:**
  - 8-pin SOP (150 mil)

- **Special Features or Notes:**
  - Supports Dual I/O
  - Unique ID support
  - Enhanced program and erase performance
  - Minimum 100,000 erase/program cycles
  - 20 years data retention
  - Latch-up protected to 100 mA from -1V to VCC + 1V

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Not specified in the provided text.

**Description of the Component:**
The MX25V5126FM1I is a CMOS Serial NOR Flash memory device with a capacity of 512 Kbits, organized as 65,536 x 8 bits. It features a serial peripheral interface (SPI) that allows for simple communication over a 3-wire bus. The device supports various read modes, including fast read and dual read modes, enhancing data throughput. It also includes built-in algorithms for automatic erase and program operations, ensuring efficient memory management.

**Typical Applications:**
The MX25V5126FM1I is typically used in applications requiring non-volatile memory storage, such as:
- Embedded systems
- Consumer electronics
- Automotive applications
- Industrial control systems
- Data storage solutions
- Firmware storage for microcontrollers

This component is ideal for applications where low power consumption, high reliability, and fast access times are critical.