// Seed: 3093642578
module module_0 (
    output tri0 id_0,
    input supply0 id_1
    , id_3
);
  assign id_3 = id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign id_4 = id_1;
endmodule
module module_1 (
    output supply0 id_0
    , id_3,
    input  supply1 id_1
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_4, id_5, id_6;
  assign id_6[1] = 1;
  wire id_7;
  supply1 id_8 = (1);
  specify
    (id_9 => id_10) = 1;
    (id_11 => id_12) = 0;
  endspecify
endmodule
