{"Source Block": ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@119:129@HdlStmAssign", "   parameter CMD_PRECHARGE     = 4'b0010;\n   parameter CMD_REFRESH       = 4'b0001;\n   parameter CMD_LOAD_MODE_REG = 4'b0000;\n\n   wire [12:0] MODE_REG; // Reserved, wr bust, OpMode, CAS Latency (2), Burst Type, Burst Length (2)\n   assign      MODE_REG =    {3'b000,    1'b0,  2'b00,          3'b010,       1'b0,   3'b000};\n\n   reg  [15:0] captured_data; \n   //reg  [15:0] captured_data_last;\n   wire [15:0] sdram_din;\n\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@121:131", "   parameter CMD_LOAD_MODE_REG = 4'b0000;\n\n   wire [12:0] MODE_REG; // Reserved, wr bust, OpMode, CAS Latency (2), Burst Type, Burst Length (2)\n   assign      MODE_REG =    {3'b000,    1'b0,  2'b00,          3'b010,       1'b0,   3'b000};\n\n   reg  [15:0] captured_data; \n   //reg  [15:0] captured_data_last;\n   wire [15:0] sdram_din;\n\n   ///////////////////////////////\n   // States for the FSM\n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@118:128", "   parameter CMD_TERMINATE     = 4'b0110;\n   parameter CMD_PRECHARGE     = 4'b0010;\n   parameter CMD_REFRESH       = 4'b0001;\n   parameter CMD_LOAD_MODE_REG = 4'b0000;\n\n   wire [12:0] MODE_REG; // Reserved, wr bust, OpMode, CAS Latency (2), Burst Type, Burst Length (2)\n   assign      MODE_REG =    {3'b000,    1'b0,  2'b00,          3'b010,       1'b0,   3'b000};\n\n   reg  [15:0] captured_data; \n   //reg  [15:0] captured_data_last;\n   wire [15:0] sdram_din;\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@117:127", "   parameter CMD_TERMINATE     = 4'b0110;\n   parameter CMD_PRECHARGE     = 4'b0010;\n   parameter CMD_REFRESH       = 4'b0001;\n   parameter CMD_LOAD_MODE_REG = 4'b0000;\n\n   wire [12:0] MODE_REG; // Reserved, wr bust, OpMode, CAS Latency (2), Burst Type, Burst Length (2)\n   assign      MODE_REG =    {3'b000,    1'b0,  2'b00,          3'b010,       1'b0,   3'b001};\n\n   reg  [15:0] captured_data; \n   reg  [15:0] captured_data_last;\n   wire [15:0] sdram_din;\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@118:128", "   parameter CMD_PRECHARGE     = 4'b0010;\n   parameter CMD_REFRESH       = 4'b0001;\n   parameter CMD_LOAD_MODE_REG = 4'b0000;\n\n   wire [12:0] MODE_REG; // Reserved, wr bust, OpMode, CAS Latency (2), Burst Type, Burst Length (2)\n   assign      MODE_REG =    {3'b000,    1'b0,  2'b00,          3'b010,       1'b0,   3'b001};\n\n   reg  [15:0] captured_data; \n   reg  [15:0] captured_data_last;\n   wire [15:0] sdram_din;\n\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@120:130", "   parameter CMD_LOAD_MODE_REG = 4'b0000;\n\n   wire [12:0] MODE_REG; // Reserved, wr bust, OpMode, CAS Latency (2), Burst Type, Burst Length (2)\n   assign      MODE_REG =    {3'b000,    1'b0,  2'b00,          3'b010,       1'b0,   3'b001};\n\n   reg  [15:0] captured_data; \n   reg  [15:0] captured_data_last;\n   wire [15:0] sdram_din;\n\n   ///////////////////////////////\n   // States for the FSM\n"]], "Diff Content": {"Delete": [[124, "   assign      MODE_REG =    {3'b000,    1'b0,  2'b00,          3'b010,       1'b0,   3'b000};\n"]], "Add": [[124, "   wire [12:0] MODE_REG;    // Reserved, wr burst, OpMode, CAS Latency (2), Burst Type, Burst Length (2)\n"], [124, "   assign      MODE_REG =        {3'b000,    1'b0,  2'b00,          3'b010,       1'b0,   3'b000};\n"], [124, "   wire [12:0] MODE_REG_BURST;    // Reserved, wr burst, OpMode, CAS Latency (2), Burst Type, Burst Length (2)\n"], [124, "   assign      MODE_REG_BURST =  {3'b000,    1'b0,  2'b00,          3'b010,       1'b0,   3'b111};\n"]]}}