<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="Xst" num="1610" delta="new" >&quot;<arg fmt="%s" index="1">D:/GitHub/VHDL/course/model.vhd</arg>&quot; line <arg fmt="%d" index="2">55</arg>: Width mismatch. &lt;<arg fmt="%s" index="3">ant_near</arg>&gt; has a width of <arg fmt="%d" index="4">64</arg> bits but assigned expression is <arg fmt="%d" index="5">70</arg>-bit wide.
</msg>

<msg type="error" file="Xst" num="827" delta="old" >&quot;<arg fmt="%s" index="1">D:/GitHub/VHDL/course/model.vhd</arg>&quot; line <arg fmt="%d" index="2">33</arg>: Signal <arg fmt="%s" index="3">ant&lt;0&gt;</arg> cannot be synthesized, bad synchronous description. The description style you are using to describe a synchronous element (register, memory, etc.) is not supported in the current software release.
</msg>

</messages>

