// Seed: 2875829427
module module_0;
  id_1(
      .id_0(),
      .id_1(1 ? id_2 : 1),
      .id_2(1),
      .id_3(-1'b0),
      .id_4(-1),
      .id_5({1'b0 ? this : id_2}),
      .id_6(-1),
      .id_7(-1'd0),
      .id_8(id_2)
  );
  wire id_3, id_4, id_5, id_6;
  wire id_7;
  id_8(
      .id_0(-1'b0)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  reg id_3;
  logic [7:0] id_4, id_5, id_6;
  assign id_4[-1+-1] = -1;
  always id_2 <= id_3;
  wire id_7, id_8, id_9;
  module_0 modCall_1 ();
endmodule
