{
    "checksum": "f7cdcff69ea03209176b7672269301852bbd5dbec9aaaceff0ff00c17373b1a9",
    "file": "clock_gen.vhd",
    "mime": {
        "encoding": "us-ascii",
        "type": "text/plain"
    },
    "number_of_duplicates": 3,
    "package": "ghdl",
    "path": "ghdl/1.0.0+dfsg-5/testsuite/vests/vhdl-ams/ashenden/compliant/digital-modeling/clock_gen.vhd",
    "pkg_infos": {
        "area": "main",
        "copyright": true,
        "ctags_count": 0,
        "license": "/copyright/license/ghdl/1.0.0+dfsg-5/",
        "metric": {
            "size": 65308
        },
        "pts_link": "https://tracker.debian.org/pkg/ghdl",
        "sloc": [
            [
                "ada",
                229113
            ],
            [
                "vhdl",
                192205
            ],
            [
                "ansic",
                22649
            ],
            [
                "sh",
                10505
            ],
            [
                "python",
                10366
            ],
            [
                "cpp",
                2277
            ],
            [
                "makefile",
                1323
            ],
            [
                "pascal",
                511
            ],
            [
                "exp",
                40
            ],
            [
                "asm",
                25
            ]
        ],
        "suites": [
            "bookworm",
            "sid"
        ],
        "vcs_browser": "https://salsa.debian.org/electronics-team/ghdl/ghdl",
        "vcs_type": "git"
    },
    "raw_url": "/data/main/g/ghdl/1.0.0%2Bdfsg-5/testsuite/vests/vhdl-ams/ashenden/compliant/digital-modeling/clock_gen.vhd",
    "stat": {
        "perms": "rw-r--r--",
        "size": 1148,
        "symlink_dest": null,
        "type": "-"
    },
    "text_file": true,
    "type": "file",
    "version": "1.0.0+dfsg-5"
}