{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 01:43:59 2024 " "Info: Processing started: Sat Jan 06 01:43:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off X -c X " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off X -c X" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file x.v" { { "Info" "ISGN_ENTITY_NAME" "1 X " "Info: Found entity 1: X" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 BrunelIDNumberGenerator " "Info: Found entity 2: BrunelIDNumberGenerator" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 BinaryToBCDEncoder " "Info: Found entity 3: BinaryToBCDEncoder" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ParityGenerator " "Info: Found entity 4: ParityGenerator" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "X " "Info: Elaborating entity \"X\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BrunelIDNumberGenerator BrunelIDNumberGenerator:brunel_gen " "Info: Elaborating entity \"BrunelIDNumberGenerator\" for hierarchy \"BrunelIDNumberGenerator:brunel_gen\"" {  } { { "X.v" "brunel_gen" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 X.v(54) " "Warning (10230): Verilog HDL assignment warning at X.v(54): truncated value with size 32 to match size of target (3)" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCDEncoder BinaryToBCDEncoder:bcd_encoder " "Info: Elaborating entity \"BinaryToBCDEncoder\" for hierarchy \"BinaryToBCDEncoder:bcd_encoder\"" {  } { { "X.v" "bcd_encoder" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityGenerator ParityGenerator:parity_gen " "Info: Elaborating entity \"ParityGenerator\" for hierarchy \"ParityGenerator:parity_gen\"" {  } { { "X.v" "parity_gen" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "digit\[3\] GND " "Warning (13410): Pin \"digit\[3\]\" is stuck at GND" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "bcd\[3\] GND " "Warning (13410): Pin \"bcd\[3\]\" is stuck at GND" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "odd_parity VCC " "Warning (13410): Pin \"odd_parity\" is stuck at VCC" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "even_parity GND " "Warning (13410): Pin \"even_parity\" is stuck at GND" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Info: Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Info: Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "19 " "Info: Implemented 19 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4413 " "Info: Peak virtual memory: 4413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 01:44:00 2024 " "Info: Processing ended: Sat Jan 06 01:44:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
