// Seed: 3250569751
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  uwire id_5,
    output tri0  id_6,
    input  wor   id_7,
    input  wand  id_8,
    input  tri   id_9
);
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri id_4,
    input tri id_5,
    output supply1 id_6,
    output supply0 id_7,
    input uwire id_8,
    input wand id_9,
    output tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    input wor id_13,
    input tri id_14,
    output wire id_15,
    output wor id_16,
    output wor id_17,
    input wire id_18,
    output uwire id_19,
    input wand id_20,
    output wire id_21,
    output wor id_22,
    output uwire id_23,
    input wire id_24,
    input tri1 id_25,
    input tri1 id_26
);
  assign id_23 = id_9 & id_24 * id_5 + 1'd0;
  wire id_28;
  module_0(
      id_3, id_25, id_16, id_18, id_11, id_18, id_3, id_20, id_5, id_26
  );
endmodule
