// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/08/2022 13:31:18"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton_test (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	q_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB,
	data_reg_write,
	aluinput,
	alu_opcode,
	sximmed);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[31:0] q_imem;
inout 	[11:0] address_dmem;
inout 	[31:0] data;
inout 	wren;
inout 	[31:0] q_dmem;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;
output 	[31:0] data_reg_write;
output 	[31:0] aluinput;
output 	[4:0] alu_opcode;
output 	[31:0] sximmed;

// Design Ports Information
// imem_clock	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[0]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[2]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[4]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[6]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[8]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[9]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[12]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[13]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[14]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[15]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[16]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[17]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[18]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[19]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[20]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[21]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[22]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[23]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[24]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[25]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[26]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[27]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[28]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[29]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[30]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[31]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[0]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[2]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[4]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[6]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[7]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[8]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[9]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[10]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[11]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[12]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[13]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[14]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[15]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[16]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[17]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[18]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[19]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[20]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[21]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[22]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[23]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[24]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[25]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[26]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[27]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[28]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[29]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[30]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_reg_write[31]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[2]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[3]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[4]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[5]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[7]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[8]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[9]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[10]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[11]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[12]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[13]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[14]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[15]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[16]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[17]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[18]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[19]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[20]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[21]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[22]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[23]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[24]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[25]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[26]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[27]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[28]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[29]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[30]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluinput[31]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_opcode[0]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_opcode[1]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_opcode[2]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_opcode[3]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_opcode[4]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[0]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[1]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[4]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[5]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[6]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[7]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[8]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[9]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[10]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[12]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[13]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[14]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[15]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[16]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[17]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[18]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[19]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[20]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[21]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[22]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[23]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[24]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[25]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[26]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[27]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[28]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[29]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[30]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximmed[31]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[0]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[1]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[2]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[3]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[4]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[5]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[6]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[8]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[9]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[10]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[11]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[12]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[13]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[14]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[15]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[16]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[17]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[18]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[19]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[20]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[21]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[22]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[23]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[24]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[25]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[26]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[27]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[28]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[29]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[30]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[31]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \address_dmem[0]~input_o ;
wire \address_dmem[1]~input_o ;
wire \address_dmem[2]~input_o ;
wire \address_dmem[3]~input_o ;
wire \address_dmem[4]~input_o ;
wire \address_dmem[5]~input_o ;
wire \address_dmem[6]~input_o ;
wire \address_dmem[7]~input_o ;
wire \address_dmem[8]~input_o ;
wire \address_dmem[9]~input_o ;
wire \address_dmem[10]~input_o ;
wire \address_dmem[11]~input_o ;
wire \data[0]~input_o ;
wire \data[1]~input_o ;
wire \data[2]~input_o ;
wire \data[3]~input_o ;
wire \data[4]~input_o ;
wire \data[5]~input_o ;
wire \data[6]~input_o ;
wire \data[7]~input_o ;
wire \data[8]~input_o ;
wire \data[9]~input_o ;
wire \data[10]~input_o ;
wire \data[11]~input_o ;
wire \data[12]~input_o ;
wire \data[13]~input_o ;
wire \data[14]~input_o ;
wire \data[15]~input_o ;
wire \data[16]~input_o ;
wire \data[17]~input_o ;
wire \data[18]~input_o ;
wire \data[19]~input_o ;
wire \data[20]~input_o ;
wire \data[21]~input_o ;
wire \data[22]~input_o ;
wire \data[23]~input_o ;
wire \data[24]~input_o ;
wire \data[25]~input_o ;
wire \data[26]~input_o ;
wire \data[27]~input_o ;
wire \data[28]~input_o ;
wire \data[29]~input_o ;
wire \data[30]~input_o ;
wire \data[31]~input_o ;
wire \wren~input_o ;
wire \q_dmem[0]~input_o ;
wire \q_dmem[1]~input_o ;
wire \q_dmem[2]~input_o ;
wire \q_dmem[3]~input_o ;
wire \q_dmem[4]~input_o ;
wire \q_dmem[5]~input_o ;
wire \q_dmem[6]~input_o ;
wire \q_dmem[7]~input_o ;
wire \q_dmem[8]~input_o ;
wire \q_dmem[9]~input_o ;
wire \q_dmem[10]~input_o ;
wire \q_dmem[11]~input_o ;
wire \q_dmem[12]~input_o ;
wire \q_dmem[13]~input_o ;
wire \q_dmem[14]~input_o ;
wire \q_dmem[15]~input_o ;
wire \q_dmem[16]~input_o ;
wire \q_dmem[17]~input_o ;
wire \q_dmem[18]~input_o ;
wire \q_dmem[19]~input_o ;
wire \q_dmem[20]~input_o ;
wire \q_dmem[21]~input_o ;
wire \q_dmem[22]~input_o ;
wire \q_dmem[23]~input_o ;
wire \q_dmem[24]~input_o ;
wire \q_dmem[25]~input_o ;
wire \q_dmem[26]~input_o ;
wire \q_dmem[27]~input_o ;
wire \q_dmem[28]~input_o ;
wire \q_dmem[29]~input_o ;
wire \q_dmem[30]~input_o ;
wire \q_dmem[31]~input_o ;
wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \wren~output_o ;
wire \q_dmem[0]~output_o ;
wire \q_dmem[1]~output_o ;
wire \q_dmem[2]~output_o ;
wire \q_dmem[3]~output_o ;
wire \q_dmem[4]~output_o ;
wire \q_dmem[5]~output_o ;
wire \q_dmem[6]~output_o ;
wire \q_dmem[7]~output_o ;
wire \q_dmem[8]~output_o ;
wire \q_dmem[9]~output_o ;
wire \q_dmem[10]~output_o ;
wire \q_dmem[11]~output_o ;
wire \q_dmem[12]~output_o ;
wire \q_dmem[13]~output_o ;
wire \q_dmem[14]~output_o ;
wire \q_dmem[15]~output_o ;
wire \q_dmem[16]~output_o ;
wire \q_dmem[17]~output_o ;
wire \q_dmem[18]~output_o ;
wire \q_dmem[19]~output_o ;
wire \q_dmem[20]~output_o ;
wire \q_dmem[21]~output_o ;
wire \q_dmem[22]~output_o ;
wire \q_dmem[23]~output_o ;
wire \q_dmem[24]~output_o ;
wire \q_dmem[25]~output_o ;
wire \q_dmem[26]~output_o ;
wire \q_dmem[27]~output_o ;
wire \q_dmem[28]~output_o ;
wire \q_dmem[29]~output_o ;
wire \q_dmem[30]~output_o ;
wire \q_dmem[31]~output_o ;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \q_imem[0]~output_o ;
wire \q_imem[1]~output_o ;
wire \q_imem[2]~output_o ;
wire \q_imem[3]~output_o ;
wire \q_imem[4]~output_o ;
wire \q_imem[5]~output_o ;
wire \q_imem[6]~output_o ;
wire \q_imem[7]~output_o ;
wire \q_imem[8]~output_o ;
wire \q_imem[9]~output_o ;
wire \q_imem[10]~output_o ;
wire \q_imem[11]~output_o ;
wire \q_imem[12]~output_o ;
wire \q_imem[13]~output_o ;
wire \q_imem[14]~output_o ;
wire \q_imem[15]~output_o ;
wire \q_imem[16]~output_o ;
wire \q_imem[17]~output_o ;
wire \q_imem[18]~output_o ;
wire \q_imem[19]~output_o ;
wire \q_imem[20]~output_o ;
wire \q_imem[21]~output_o ;
wire \q_imem[22]~output_o ;
wire \q_imem[23]~output_o ;
wire \q_imem[24]~output_o ;
wire \q_imem[25]~output_o ;
wire \q_imem[26]~output_o ;
wire \q_imem[27]~output_o ;
wire \q_imem[28]~output_o ;
wire \q_imem[29]~output_o ;
wire \q_imem[30]~output_o ;
wire \q_imem[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \data_reg_write[0]~output_o ;
wire \data_reg_write[1]~output_o ;
wire \data_reg_write[2]~output_o ;
wire \data_reg_write[3]~output_o ;
wire \data_reg_write[4]~output_o ;
wire \data_reg_write[5]~output_o ;
wire \data_reg_write[6]~output_o ;
wire \data_reg_write[7]~output_o ;
wire \data_reg_write[8]~output_o ;
wire \data_reg_write[9]~output_o ;
wire \data_reg_write[10]~output_o ;
wire \data_reg_write[11]~output_o ;
wire \data_reg_write[12]~output_o ;
wire \data_reg_write[13]~output_o ;
wire \data_reg_write[14]~output_o ;
wire \data_reg_write[15]~output_o ;
wire \data_reg_write[16]~output_o ;
wire \data_reg_write[17]~output_o ;
wire \data_reg_write[18]~output_o ;
wire \data_reg_write[19]~output_o ;
wire \data_reg_write[20]~output_o ;
wire \data_reg_write[21]~output_o ;
wire \data_reg_write[22]~output_o ;
wire \data_reg_write[23]~output_o ;
wire \data_reg_write[24]~output_o ;
wire \data_reg_write[25]~output_o ;
wire \data_reg_write[26]~output_o ;
wire \data_reg_write[27]~output_o ;
wire \data_reg_write[28]~output_o ;
wire \data_reg_write[29]~output_o ;
wire \data_reg_write[30]~output_o ;
wire \data_reg_write[31]~output_o ;
wire \aluinput[0]~output_o ;
wire \aluinput[1]~output_o ;
wire \aluinput[2]~output_o ;
wire \aluinput[3]~output_o ;
wire \aluinput[4]~output_o ;
wire \aluinput[5]~output_o ;
wire \aluinput[6]~output_o ;
wire \aluinput[7]~output_o ;
wire \aluinput[8]~output_o ;
wire \aluinput[9]~output_o ;
wire \aluinput[10]~output_o ;
wire \aluinput[11]~output_o ;
wire \aluinput[12]~output_o ;
wire \aluinput[13]~output_o ;
wire \aluinput[14]~output_o ;
wire \aluinput[15]~output_o ;
wire \aluinput[16]~output_o ;
wire \aluinput[17]~output_o ;
wire \aluinput[18]~output_o ;
wire \aluinput[19]~output_o ;
wire \aluinput[20]~output_o ;
wire \aluinput[21]~output_o ;
wire \aluinput[22]~output_o ;
wire \aluinput[23]~output_o ;
wire \aluinput[24]~output_o ;
wire \aluinput[25]~output_o ;
wire \aluinput[26]~output_o ;
wire \aluinput[27]~output_o ;
wire \aluinput[28]~output_o ;
wire \aluinput[29]~output_o ;
wire \aluinput[30]~output_o ;
wire \aluinput[31]~output_o ;
wire \alu_opcode[0]~output_o ;
wire \alu_opcode[1]~output_o ;
wire \alu_opcode[2]~output_o ;
wire \alu_opcode[3]~output_o ;
wire \alu_opcode[4]~output_o ;
wire \sximmed[0]~output_o ;
wire \sximmed[1]~output_o ;
wire \sximmed[2]~output_o ;
wire \sximmed[3]~output_o ;
wire \sximmed[4]~output_o ;
wire \sximmed[5]~output_o ;
wire \sximmed[6]~output_o ;
wire \sximmed[7]~output_o ;
wire \sximmed[8]~output_o ;
wire \sximmed[9]~output_o ;
wire \sximmed[10]~output_o ;
wire \sximmed[11]~output_o ;
wire \sximmed[12]~output_o ;
wire \sximmed[13]~output_o ;
wire \sximmed[14]~output_o ;
wire \sximmed[15]~output_o ;
wire \sximmed[16]~output_o ;
wire \sximmed[17]~output_o ;
wire \sximmed[18]~output_o ;
wire \sximmed[19]~output_o ;
wire \sximmed[20]~output_o ;
wire \sximmed[21]~output_o ;
wire \sximmed[22]~output_o ;
wire \sximmed[23]~output_o ;
wire \sximmed[24]~output_o ;
wire \sximmed[25]~output_o ;
wire \sximmed[26]~output_o ;
wire \sximmed[27]~output_o ;
wire \sximmed[28]~output_o ;
wire \sximmed[29]~output_o ;
wire \sximmed[30]~output_o ;
wire \sximmed[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \pc_clk|r_reg[0]~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \pc_clk|clk_track~0_combout ;
wire \pc_clk|clk_track~feeder_combout ;
wire \pc_clk|clk_track~q ;
wire \pc_clk|clk_track~clkctrl_outclk ;
wire \my_processor|pc1|pc[0].pc_dffe|q~0_combout ;
wire \my_processor|pc1|pc[0].pc_dffe|q~q ;
wire \my_processor|pc1|pc[1].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[1].pc_dffe|q~q ;
wire \my_processor|pc1|pc[1].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[2].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[2].pc_dffe|q~q ;
wire \my_processor|pc1|pc[2].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[3].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[3].pc_dffe|q~q ;
wire \my_processor|pc1|pc[3].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[4].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[4].pc_dffe|q~q ;
wire \my_processor|pc1|pc[4].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[5].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[5].pc_dffe|q~q ;
wire \my_processor|pc1|pc[5].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[6].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[6].pc_dffe|q~q ;
wire \my_processor|pc1|pc[6].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[7].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[7].pc_dffe|q~q ;
wire \my_processor|pc1|pc[7].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[8].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[8].pc_dffe|q~q ;
wire \my_processor|pc1|pc[8].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[9].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[9].pc_dffe|q~q ;
wire \my_processor|pc1|pc[9].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[10].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[10].pc_dffe|q~q ;
wire \my_processor|pc1|pc[10].pc_dffe|q~2 ;
wire \my_processor|pc1|pc[11].pc_dffe|q~1_combout ;
wire \my_processor|pc1|pc[11].pc_dffe|q~q ;
wire \my_regfile|d0|d0|and2~1_combout ;
wire \my_regfile|d0|d3|and1~combout ;
wire \my_regfile|d0|d3|and2~combout ;
wire \my_processor|cmp2|ad4~0_combout ;
wire \my_processor|c3|ad4~0_combout ;
wire \my_processor|c3|ad4~combout ;
wire \my_processor|c1|ad4~combout ;
wire \my_regfile|d1|d0|and1~2_combout ;
wire \my_regfile|d1|d0|and1~1_combout ;
wire \my_regfile|d1|d0|and1~3_combout ;
wire \my_regfile|d1|d0|and1~4_combout ;
wire \my_regfile|d1|d0|and1~5_combout ;
wire \my_regfile|d1|d0|and1~6_combout ;
wire \my_processor|ctrl_readRegB[4]~4_combout ;
wire \my_processor|ctrl_readRegB[3]~3_combout ;
wire \my_regfile|d1|d0|and1~0_combout ;
wire \my_regfile|d1|d0|and0~combout ;
wire \my_regfile|data_readRegB[0]~22_combout ;
wire \my_processor|ctrl_readRegB[2]~2_combout ;
wire \my_processor|ctrl_readRegB[0]~0_combout ;
wire \my_processor|ctrl_readRegB[1]~1_combout ;
wire \my_regfile|d1|d2|and3~combout ;
wire \my_processor|or1~0_combout ;
wire \my_regfile|write0|and_loop[11].and0~0_combout ;
wire \my_regfile|write0|and_loop[11].and0~combout ;
wire \my_regfile|register[11].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[12].and0~0_combout ;
wire \my_regfile|write0|and_loop[12].and0~combout ;
wire \my_regfile|register[12].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and4~combout ;
wire \my_regfile|data_readRegB[0]~7_combout ;
wire \my_regfile|write0|and_loop[13].and0~0_combout ;
wire \my_regfile|write0|and_loop[13].and0~combout ;
wire \my_regfile|register[13].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and5~combout ;
wire \my_regfile|write0|and_loop[14].and0~0_combout ;
wire \my_regfile|write0|and_loop[14].and0~combout ;
wire \my_regfile|register[14].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and6~combout ;
wire \my_regfile|data_readRegB[0]~8_combout ;
wire \my_regfile|d1|d2|and1~combout ;
wire \my_regfile|write0|and_loop[9].and0~0_combout ;
wire \my_regfile|write0|and_loop[9].and0~combout ;
wire \my_regfile|register[9].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[10].and0~0_combout ;
wire \my_regfile|write0|and_loop[10].and0~combout ;
wire \my_regfile|register[10].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and2~combout ;
wire \my_regfile|data_readRegB[0]~6_combout ;
wire \my_regfile|d1|d3|and0~combout ;
wire \my_regfile|d1|d2|and7~combout ;
wire \my_regfile|write0|and_loop[8].and0~0_combout ;
wire \my_regfile|write0|and_loop[16].and0~combout ;
wire \my_regfile|register[16].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[15].and0~0_combout ;
wire \my_regfile|write0|and_loop[15].and0~combout ;
wire \my_regfile|register[15].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegB[0]~9_combout ;
wire \my_regfile|data_readRegB[0]~10_combout ;
wire \my_regfile|d1|d1|and0~combout ;
wire \my_regfile|d1|d1|and4~0_combout ;
wire \my_regfile|write0|and_loop[4].and0~0_combout ;
wire \my_regfile|register[4].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegB[0]~1_combout ;
wire \my_regfile|write0|and_loop[3].and0~0_combout ;
wire \my_regfile|register[3].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and3~combout ;
wire \my_regfile|data_readRegB[0]~2_combout ;
wire \my_regfile|d1|d2|and0~combout ;
wire \my_regfile|write0|and_loop[7].and0~0_combout ;
wire \my_regfile|register[7].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[8].and0~combout ;
wire \my_regfile|register[8].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and7~combout ;
wire \my_regfile|data_readRegB[0]~4_combout ;
wire \my_regfile|d1|d1|and6~combout ;
wire \my_regfile|write0|and_loop[5].and0~0_combout ;
wire \my_regfile|register[5].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and5~combout ;
wire \my_regfile|register[6].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|write0|and_loop[6].and0~0_combout ;
wire \my_regfile|register[6].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegB[0]~3_combout ;
wire \my_regfile|d1|d1|and2~combout ;
wire \my_regfile|write0|and_loop[1].and0~0_combout ;
wire \my_regfile|register[1].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[2].and0~0_combout ;
wire \my_regfile|register[2].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d1|and1~combout ;
wire \my_regfile|data_readRegB[0]~0_combout ;
wire \my_regfile|data_readRegB[0]~5_combout ;
wire \my_regfile|write0|and_loop[23].and0~combout ;
wire \my_regfile|register[23].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and7~combout ;
wire \my_regfile|write0|and_loop[24].and0~combout ;
wire \my_regfile|register[24].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and0~combout ;
wire \my_regfile|data_readRegB[0]~14_combout ;
wire \my_regfile|register[18].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|write0|and_loop[18].and0~combout ;
wire \my_regfile|register[18].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and2~combout ;
wire \my_regfile|d1|d3|and1~combout ;
wire \my_regfile|data_readRegB[0]~11_combout ;
wire \my_regfile|write0|and_loop[20].and0~combout ;
wire \my_regfile|register[20].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and4~combout ;
wire \my_regfile|write0|and_loop[19].and0~combout ;
wire \my_regfile|register[19].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and3~combout ;
wire \my_regfile|data_readRegB[0]~12_combout ;
wire \my_regfile|d1|d3|and5~combout ;
wire \my_regfile|write0|and_loop[21].and0~combout ;
wire \my_regfile|register[21].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d3|and6~combout ;
wire \my_regfile|register[22].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|write0|and_loop[22].and0~combout ;
wire \my_regfile|register[22].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegB[0]~13_combout ;
wire \my_regfile|data_readRegB[0]~15_combout ;
wire \my_regfile|write0|and_loop[27].and0~combout ;
wire \my_regfile|register[27].df|dffe_array[0].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|write0|and_loop[28].and0~combout ;
wire \my_regfile|register[28].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and4~combout ;
wire \my_regfile|d1|d4|and3~combout ;
wire \my_regfile|data_readRegB[0]~17_combout ;
wire \my_regfile|d1|d4|and2~combout ;
wire \my_regfile|write0|and_loop[25].and0~combout ;
wire \my_regfile|register[25].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[26].and0~combout ;
wire \my_regfile|register[26].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and1~combout ;
wire \my_regfile|data_readRegB[0]~16_combout ;
wire \my_regfile|register[29].df|dffe_array[0].df|q~feeder_combout ;
wire \my_regfile|write0|and_loop[29].and0~combout ;
wire \my_regfile|register[29].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d2|and5~0_combout ;
wire \my_regfile|data_readRegB[0]~18_combout ;
wire \my_regfile|write0|and_loop[30].and0~combout ;
wire \my_regfile|register[30].df|dffe_array[0].df|q~q ;
wire \my_regfile|write0|and_loop[31].and0~combout ;
wire \my_regfile|register[31].df|dffe_array[0].df|q~q ;
wire \my_regfile|d1|d4|and6~combout ;
wire \my_regfile|d1|d4|and7~combout ;
wire \my_regfile|data_readRegB[0]~19_combout ;
wire \my_regfile|data_readRegB[0]~20_combout ;
wire \my_regfile|data_readRegB[0]~21_combout ;
wire \my_processor|data[0]~2_combout ;
wire \my_processor|my_alu|Selector31~15_combout ;
wire \my_processor|my_alu|Selector31~16_combout ;
wire \my_processor|my_alu|Selector31~18_combout ;
wire \my_processor|my_alu|Add0~0_combout ;
wire \my_processor|alu_opcode[0]~10_combout ;
wire \my_processor|my_alu|Selector31~12_combout ;
wire \my_processor|my_alu|Selector31~11_combout ;
wire \my_processor|my_alu|Selector31~13_combout ;
wire \my_processor|my_alu|Add1~0_combout ;
wire \my_regfile|d0|d0|and2~0_combout ;
wire \my_regfile|d0|d2|and0~combout ;
wire \my_regfile|d0|d0|and0~combout ;
wire \my_regfile|d0|d1|and7~combout ;
wire \my_regfile|register[5].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~303_combout ;
wire \my_regfile|register[8].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~304_combout ;
wire \my_regfile|register[3].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~301_combout ;
wire \my_regfile|d1|d1|and4~combout ;
wire \my_regfile|register[4].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~300_combout ;
wire \my_regfile|data_readRegB[14]~302_combout ;
wire \my_regfile|data_readRegB[14]~305_combout ;
wire \my_regfile|register[13].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~308_combout ;
wire \my_regfile|register[15].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[16].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~309_combout ;
wire \my_regfile|register[12].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~307_combout ;
wire \my_regfile|register[10].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~306_combout ;
wire \my_regfile|data_readRegB[14]~310_combout ;
wire \my_regfile|register[25].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~316_combout ;
wire \my_regfile|register[30].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~319_combout ;
wire \my_regfile|register[29].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~318_combout ;
wire \my_regfile|register[27].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~317_combout ;
wire \my_regfile|data_readRegB[14]~320_combout ;
wire \my_regfile|write0|and_loop[17].and0~combout ;
wire \my_regfile|register[17].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~311_combout ;
wire \my_regfile|register[21].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~313_combout ;
wire \my_regfile|register[23].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[14].df|q~feeder_combout ;
wire \my_regfile|register[24].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~314_combout ;
wire \my_regfile|register[19].df|dffe_array[14].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegB[14]~312_combout ;
wire \my_regfile|data_readRegB[14]~315_combout ;
wire \my_regfile|data_readRegB[14]~321_combout ;
wire \my_processor|data[14]~23_combout ;
wire \my_regfile|d0|d1|and2~combout ;
wire \my_regfile|d0|d1|and1~combout ;
wire \my_regfile|d0|d1|and6~combout ;
wire \my_regfile|d0|d1|and5~combout ;
wire \my_processor|data[4]~6_combout ;
wire \my_regfile|register[28].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~96_combout ;
wire \my_regfile|register[25].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~95_combout ;
wire \my_regfile|register[6].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~94_combout ;
wire \my_processor|data[4]~7_combout ;
wire \my_regfile|register[11].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~90_combout ;
wire \my_regfile|register[15].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~92_combout ;
wire \my_regfile|register[10].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[4].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~89_combout ;
wire \my_regfile|register[13].df|dffe_array[4].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[4].df|q~feeder_combout ;
wire \my_regfile|register[14].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~91_combout ;
wire \my_regfile|data_readRegB[4]~93_combout ;
wire \my_regfile|register[4].df|dffe_array[4].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~97_combout ;
wire \my_regfile|register[3].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~98_combout ;
wire \my_regfile|data_readRegB[4]~99_combout ;
wire \my_regfile|register[7].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~100_combout ;
wire \my_regfile|register[30].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~106_combout ;
wire \my_regfile|register[29].df|dffe_array[4].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~107_combout ;
wire \my_regfile|register[21].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~103_combout ;
wire \my_regfile|register[17].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~101_combout ;
wire \my_regfile|register[23].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~104_combout ;
wire \my_regfile|register[19].df|dffe_array[4].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[4].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegB[4]~102_combout ;
wire \my_regfile|data_readRegB[4]~105_combout ;
wire \my_processor|data[4]~8_combout ;
wire \my_processor|data[4]~9_combout ;
wire \my_regfile|d0|d1|and3~combout ;
wire \my_regfile|d0|d1|and0~combout ;
wire \my_processor|data[6]~12_combout ;
wire \my_regfile|register[13].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~136_combout ;
wire \my_regfile|register[9].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~134_combout ;
wire \my_regfile|register[11].df|dffe_array[6].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~135_combout ;
wire \my_regfile|register[15].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~137_combout ;
wire \my_regfile|data_readRegB[6]~138_combout ;
wire \my_regfile|register[6].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~132_combout ;
wire \my_regfile|register[7].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~133_combout ;
wire \my_regfile|register[4].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~130_combout ;
wire \my_regfile|register[1].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~129_combout ;
wire \my_regfile|data_readRegB[6]~131_combout ;
wire \my_regfile|data_readRegB[6]~139_combout ;
wire \my_regfile|register[26].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~145_combout ;
wire \my_regfile|register[27].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~146_combout ;
wire \my_regfile|register[29].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~147_combout ;
wire \my_regfile|data_readRegB[6]~148_combout ;
wire \my_regfile|register[18].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~140_combout ;
wire \my_regfile|register[23].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~143_combout ;
wire \my_regfile|register[21].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~142_combout ;
wire \my_regfile|register[19].df|dffe_array[6].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegB[6]~141_combout ;
wire \my_regfile|data_readRegB[6]~144_combout ;
wire \my_regfile|data_readRegB[6]~149_combout ;
wire \my_processor|data[6]~13_combout ;
wire \my_processor|data[8]~16_combout ;
wire \my_regfile|register[27].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~188_combout ;
wire \my_regfile|register[25].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~187_combout ;
wire \my_regfile|register[29].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~189_combout ;
wire \my_regfile|data_readRegB[8]~190_combout ;
wire \my_regfile|register[19].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~183_combout ;
wire \my_regfile|register[22].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~184_combout ;
wire \my_regfile|register[17].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~182_combout ;
wire \my_regfile|register[23].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~185_combout ;
wire \my_regfile|data_readRegB[8]~186_combout ;
wire \my_regfile|data_readRegB[8]~191_combout ;
wire \my_regfile|register[7].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~175_combout ;
wire \my_regfile|register[5].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~174_combout ;
wire \my_regfile|register[1].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~171_combout ;
wire \my_regfile|register[4].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[3].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~172_combout ;
wire \my_regfile|data_readRegB[8]~173_combout ;
wire \my_regfile|register[12].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~177_combout ;
wire \my_regfile|register[9].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~176_combout ;
wire \my_regfile|register[16].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~179_combout ;
wire \my_regfile|register[14].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[14].df|dffe_array[8].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[8].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegB[8]~178_combout ;
wire \my_regfile|data_readRegB[8]~180_combout ;
wire \my_regfile|data_readRegB[8]~181_combout ;
wire \my_processor|data[8]~17_combout ;
wire \my_processor|data[10]~41_combout ;
wire \my_regfile|register[26].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~230_combout ;
wire \my_regfile|register[28].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~231_combout ;
wire \my_regfile|register[21].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~227_combout ;
wire \my_regfile|register[19].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~226_combout ;
wire \my_regfile|register[18].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~225_combout ;
wire \my_regfile|register[23].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~228_combout ;
wire \my_regfile|data_readRegB[10]~229_combout ;
wire \my_regfile|register[30].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~232_combout ;
wire \my_regfile|register[29].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~233_combout ;
wire \my_regfile|data_readRegB[10]~234_combout ;
wire \my_regfile|register[5].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~217_combout ;
wire \my_regfile|register[7].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~218_combout ;
wire \my_regfile|register[11].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~220_combout ;
wire \my_regfile|register[9].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~219_combout ;
wire \my_regfile|register[13].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~221_combout ;
wire \my_regfile|register[16].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[16].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~222_combout ;
wire \my_regfile|data_readRegB[10]~223_combout ;
wire \my_regfile|register[3].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~215_combout ;
wire \my_regfile|register[4].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[10].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[10].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegB[10]~214_combout ;
wire \my_regfile|data_readRegB[10]~216_combout ;
wire \my_regfile|data_readRegB[10]~224_combout ;
wire \my_processor|data[10]~19_combout ;
wire \my_regfile|d0|d2|and7~combout ;
wire \my_regfile|d0|d3|and0~combout ;
wire \my_regfile|register[4].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~235_combout ;
wire \my_regfile|register[3].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~236_combout ;
wire \my_regfile|data_readRegB[11]~237_combout ;
wire \my_regfile|register[15].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~244_combout ;
wire \my_regfile|register[13].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~243_combout ;
wire \my_regfile|register[11].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~242_combout ;
wire \my_regfile|register[10].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~241_combout ;
wire \my_regfile|data_readRegB[11]~245_combout ;
wire \my_regfile|register[5].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~238_combout ;
wire \my_regfile|register[6].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~239_combout ;
wire \my_regfile|data_readRegB[11]~240_combout ;
wire \my_regfile|register[28].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~252_combout ;
wire \my_regfile|register[26].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~251_combout ;
wire \my_regfile|register[17].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~246_combout ;
wire \my_regfile|register[20].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~247_combout ;
wire \my_regfile|register[21].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~248_combout ;
wire \my_regfile|register[24].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[24].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~249_combout ;
wire \my_regfile|data_readRegB[11]~250_combout ;
wire \my_regfile|register[29].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[11].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[11].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegB[11]~253_combout ;
wire \my_regfile|data_readRegB[11]~254_combout ;
wire \my_regfile|data_readRegB[11]~255_combout ;
wire \my_regfile|data_readRegB[11]~256_combout ;
wire \my_processor|data[11]~20_combout ;
wire \my_processor|data_writeReg[11]~11_combout ;
wire \my_regfile|register[16].df|dffe_array[11].df|q~q ;
wire \my_regfile|data_readRegA[11]~273_combout ;
wire \my_regfile|d0|d2|and6~combout ;
wire \my_regfile|d0|d2|and5~combout ;
wire \my_regfile|data_readRegA[11]~272_combout ;
wire \my_regfile|d0|d2|and2~combout ;
wire \my_regfile|d0|d2|and1~combout ;
wire \my_regfile|data_readRegA[11]~270_combout ;
wire \my_regfile|d0|d2|and3~combout ;
wire \my_regfile|d0|d2|and4~combout ;
wire \my_regfile|data_readRegA[11]~271_combout ;
wire \my_regfile|data_readRegA[11]~274_combout ;
wire \my_regfile|d0|d0|and2~2_combout ;
wire \my_regfile|d0|d4|and7~combout ;
wire \my_regfile|d0|d4|and6~combout ;
wire \my_regfile|data_readRegA[11]~283_combout ;
wire \my_regfile|d0|d4|and5~combout ;
wire \my_regfile|d0|d1|and0~4_combout ;
wire \my_regfile|data_readRegA[11]~281_combout ;
wire \my_regfile|d0|d4|and3~combout ;
wire \my_regfile|d0|d4|and2~combout ;
wire \my_regfile|d0|d4|and1~combout ;
wire \my_regfile|data_readRegA[11]~280_combout ;
wire \my_regfile|data_readRegA[11]~282_combout ;
wire \my_regfile|data_readRegA[11]~284_combout ;
wire \my_regfile|d0|d3|and7~combout ;
wire \my_regfile|d0|d4|and0~combout ;
wire \my_regfile|data_readRegA[11]~278_combout ;
wire \my_regfile|data_readRegA[11]~275_combout ;
wire \my_regfile|d0|d3|and4~combout ;
wire \my_regfile|d0|d3|and3~combout ;
wire \my_regfile|data_readRegA[11]~276_combout ;
wire \my_regfile|d0|d3|and6~combout ;
wire \my_regfile|d0|d3|and5~combout ;
wire \my_regfile|data_readRegA[11]~277_combout ;
wire \my_regfile|data_readRegA[11]~279_combout ;
wire \my_regfile|data_readRegA[11]~268_combout ;
wire \my_regfile|data_readRegA[11]~267_combout ;
wire \my_regfile|data_readRegA[11]~264_combout ;
wire \my_regfile|data_readRegA[11]~265_combout ;
wire \my_regfile|data_readRegA[11]~266_combout ;
wire \my_regfile|data_readRegA[11]~269_combout ;
wire \my_regfile|data_readRegA[11]~285_combout ;
wire \my_regfile|register[7].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~196_combout ;
wire \my_regfile|register[8].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~195_combout ;
wire \my_regfile|data_readRegB[9]~197_combout ;
wire \my_regfile|register[13].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~200_combout ;
wire \my_regfile|register[12].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[9].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~199_combout ;
wire \my_regfile|register[9].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~198_combout ;
wire \my_regfile|register[15].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~201_combout ;
wire \my_regfile|data_readRegB[9]~202_combout ;
wire \my_regfile|register[4].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~192_combout ;
wire \my_regfile|register[3].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~193_combout ;
wire \my_regfile|data_readRegB[9]~194_combout ;
wire \my_regfile|register[22].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~205_combout ;
wire \my_regfile|register[24].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[9].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~206_combout ;
wire \my_regfile|register[19].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~204_combout ;
wire \my_regfile|register[18].df|dffe_array[9].df|q~feeder_combout ;
wire \my_regfile|register[18].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[9].df|q~feeder_combout ;
wire \my_regfile|register[17].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~203_combout ;
wire \my_regfile|data_readRegB[9]~207_combout ;
wire \my_regfile|register[26].df|dffe_array[9].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~208_combout ;
wire \my_regfile|register[27].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~209_combout ;
wire \my_regfile|register[29].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[9].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegB[9]~210_combout ;
wire \my_regfile|data_readRegB[9]~211_combout ;
wire \my_regfile|data_readRegB[9]~212_combout ;
wire \my_regfile|data_readRegB[9]~213_combout ;
wire \my_processor|data[9]~18_combout ;
wire \my_regfile|register[29].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~107_combout ;
wire \my_regfile|register[27].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~105_combout ;
wire \my_regfile|register[25].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~104_combout ;
wire \my_regfile|data_readRegA[7]~106_combout ;
wire \my_regfile|data_readRegA[7]~108_combout ;
wire \my_regfile|register[5].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~91_combout ;
wire \my_regfile|register[8].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~92_combout ;
wire \my_regfile|register[2].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~88_combout ;
wire \my_regfile|register[3].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~89_combout ;
wire \my_regfile|data_readRegA[7]~90_combout ;
wire \my_regfile|data_readRegA[7]~93_combout ;
wire \my_regfile|register[11].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~95_combout ;
wire \my_regfile|register[13].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~96_combout ;
wire \my_regfile|register[9].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~94_combout ;
wire \my_regfile|register[15].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[16].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~97_combout ;
wire \my_regfile|data_readRegA[7]~98_combout ;
wire \my_regfile|register[21].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~101_combout ;
wire \my_regfile|register[19].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~100_combout ;
wire \my_regfile|register[17].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~99_combout ;
wire \my_regfile|register[24].df|dffe_array[7].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegA[7]~102_combout ;
wire \my_regfile|data_readRegA[7]~103_combout ;
wire \my_regfile|data_readRegA[7]~109_combout ;
wire \my_processor|data[5]~10_combout ;
wire \my_regfile|register[28].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~125_combout ;
wire \my_regfile|register[20].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~120_combout ;
wire \my_regfile|register[17].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[17].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~119_combout ;
wire \my_regfile|register[22].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~121_combout ;
wire \my_regfile|register[23].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~122_combout ;
wire \my_regfile|data_readRegB[5]~123_combout ;
wire \my_regfile|register[26].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~124_combout ;
wire \my_regfile|register[29].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~126_combout ;
wire \my_regfile|data_readRegB[5]~127_combout ;
wire \my_regfile|data_readRegB[5]~128_combout ;
wire \my_regfile|register[4].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~109_combout ;
wire \my_regfile|register[1].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~108_combout ;
wire \my_regfile|data_readRegB[5]~110_combout ;
wire \my_regfile|register[5].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~111_combout ;
wire \my_regfile|register[7].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~112_combout ;
wire \my_regfile|register[15].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[16].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~116_combout ;
wire \my_regfile|register[11].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~114_combout ;
wire \my_regfile|register[13].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~115_combout ;
wire \my_regfile|register[10].df|dffe_array[5].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[5].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegB[5]~113_combout ;
wire \my_regfile|data_readRegB[5]~117_combout ;
wire \my_regfile|data_readRegB[5]~118_combout ;
wire \my_processor|data[5]~11_combout ;
wire \my_regfile|register[13].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~75_combout ;
wire \my_regfile|register[9].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~73_combout ;
wire \my_regfile|register[12].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~74_combout ;
wire \my_regfile|register[15].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~76_combout ;
wire \my_regfile|data_readRegB[3]~77_combout ;
wire \my_regfile|register[17].df|dffe_array[3].df|q~feeder_combout ;
wire \my_regfile|register[17].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~78_combout ;
wire \my_regfile|register[22].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~80_combout ;
wire \my_regfile|register[24].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~81_combout ;
wire \my_regfile|register[19].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~79_combout ;
wire \my_regfile|data_readRegB[3]~82_combout ;
wire \my_regfile|register[7].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~71_combout ;
wire \my_regfile|register[2].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~67_combout ;
wire \my_regfile|register[3].df|dffe_array[3].df|q~feeder_combout ;
wire \my_regfile|register[3].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[3].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~68_combout ;
wire \my_regfile|data_readRegB[3]~69_combout ;
wire \my_regfile|register[5].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~70_combout ;
wire \my_regfile|data_readRegB[3]~72_combout ;
wire \my_regfile|register[29].df|dffe_array[3].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~85_combout ;
wire \my_regfile|register[26].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~83_combout ;
wire \my_regfile|register[28].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~84_combout ;
wire \my_regfile|register[30].df|dffe_array[3].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegB[3]~86_combout ;
wire \my_regfile|data_readRegB[3]~87_combout ;
wire \my_regfile|data_readRegB[3]~88_combout ;
wire \my_processor|data[3]~5_combout ;
wire \my_regfile|register[30].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~85_combout ;
wire \my_regfile|register[29].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~82_combout ;
wire \my_regfile|register[27].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~83_combout ;
wire \my_regfile|data_readRegA[2]~84_combout ;
wire \my_regfile|data_readRegA[2]~86_combout ;
wire \my_regfile|register[12].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~73_combout ;
wire \my_regfile|register[14].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~74_combout ;
wire \my_regfile|register[16].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~75_combout ;
wire \my_regfile|register[9].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~72_combout ;
wire \my_regfile|data_readRegA[2]~76_combout ;
wire \my_regfile|register[4].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~67_combout ;
wire \my_regfile|register[3].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~68_combout ;
wire \my_regfile|register[2].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~66_combout ;
wire \my_regfile|register[6].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~69_combout ;
wire \my_regfile|register[7].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~70_combout ;
wire \my_regfile|data_readRegA[2]~71_combout ;
wire \my_regfile|register[24].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~80_combout ;
wire \my_regfile|register[19].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~78_combout ;
wire \my_regfile|register[18].df|dffe_array[2].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[17].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~77_combout ;
wire \my_regfile|register[22].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegA[2]~79_combout ;
wire \my_regfile|data_readRegA[2]~81_combout ;
wire \my_regfile|data_readRegA[2]~87_combout ;
wire \my_regfile|register[20].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~34_combout ;
wire \my_regfile|register[22].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~35_combout ;
wire \my_regfile|register[18].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~33_combout ;
wire \my_regfile|register[24].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~36_combout ;
wire \my_regfile|data_readRegA[1]~37_combout ;
wire \my_regfile|register[11].df|dffe_array[1].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[1].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~29_combout ;
wire \my_regfile|register[16].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~31_combout ;
wire \my_regfile|register[13].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~30_combout ;
wire \my_regfile|register[10].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~28_combout ;
wire \my_regfile|data_readRegA[1]~32_combout ;
wire \my_regfile|register[4].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~23_combout ;
wire \my_regfile|register[3].df|dffe_array[1].df|q~feeder_combout ;
wire \my_regfile|register[3].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~24_combout ;
wire \my_regfile|register[1].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~22_combout ;
wire \my_regfile|register[8].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~26_combout ;
wire \my_regfile|register[5].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~25_combout ;
wire \my_regfile|data_readRegA[1]~27_combout ;
wire \my_regfile|register[31].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~41_combout ;
wire \my_regfile|register[27].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~39_combout ;
wire \my_regfile|register[25].df|dffe_array[1].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegA[1]~38_combout ;
wire \my_regfile|data_readRegA[1]~40_combout ;
wire \my_regfile|data_readRegA[1]~42_combout ;
wire \my_regfile|data_readRegA[1]~43_combout ;
wire \my_processor|my_alu|Add0~1 ;
wire \my_processor|my_alu|Add0~3 ;
wire \my_processor|my_alu|Add0~5 ;
wire \my_processor|my_alu|Add0~7 ;
wire \my_processor|my_alu|Add0~9 ;
wire \my_processor|my_alu|Add0~11 ;
wire \my_processor|my_alu|Add0~13 ;
wire \my_processor|my_alu|Add0~15 ;
wire \my_processor|my_alu|Add0~17 ;
wire \my_processor|my_alu|Add0~19 ;
wire \my_processor|my_alu|Add0~21 ;
wire \my_processor|my_alu|Add0~22_combout ;
wire \my_processor|my_alu|Selector31~6_combout ;
wire \my_processor|alu_opcode[0]~11_combout ;
wire \my_processor|my_alu|Selector15~0_combout ;
wire \my_regfile|register[25].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~679_combout ;
wire \my_regfile|register[27].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~680_combout ;
wire \my_regfile|register[23].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~677_combout ;
wire \my_regfile|register[20].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~675_combout ;
wire \my_regfile|register[21].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~676_combout ;
wire \my_regfile|register[17].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~674_combout ;
wire \my_regfile|data_readRegB[31]~678_combout ;
wire \my_regfile|register[31].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~681_combout ;
wire \my_regfile|register[29].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~682_combout ;
wire \my_regfile|data_readRegB[31]~683_combout ;
wire \my_regfile|register[8].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~686_combout ;
wire \my_regfile|register[1].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~684_combout ;
wire \my_regfile|register[6].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~685_combout ;
wire \my_regfile|register[4].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~687_combout ;
wire \my_regfile|data_readRegB[31]~688_combout ;
wire \my_regfile|register[10].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[31].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~669_combout ;
wire \my_regfile|register[11].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~670_combout ;
wire \my_regfile|register[13].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~671_combout ;
wire \my_regfile|register[16].df|dffe_array[31].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegB[31]~672_combout ;
wire \my_regfile|data_readRegB[31]~673_combout ;
wire \my_regfile|data_readRegB[31]~689_combout ;
wire \my_processor|data[31]~40_combout ;
wire \my_processor|my_alu|Selector0~21_combout ;
wire \my_processor|my_alu|Selector0~20_combout ;
wire \my_processor|alu_opcode[1]~12_combout ;
wire \my_processor|my_alu|Selector0~8_combout ;
wire \my_processor|my_alu|Selector1~4_combout ;
wire \my_regfile|register[18].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~495_combout ;
wire \my_regfile|register[24].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~498_combout ;
wire \my_regfile|register[20].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~496_combout ;
wire \my_regfile|register[21].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~497_combout ;
wire \my_regfile|data_readRegA[30]~499_combout ;
wire \my_regfile|register[1].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~484_combout ;
wire \my_regfile|register[3].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~485_combout ;
wire \my_regfile|data_readRegA[30]~486_combout ;
wire \my_regfile|register[7].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[7].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~488_combout ;
wire \my_regfile|register[5].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~487_combout ;
wire \my_regfile|data_readRegA[30]~489_combout ;
wire \my_regfile|register[31].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~503_combout ;
wire \my_regfile|register[29].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~501_combout ;
wire \my_regfile|register[27].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~500_combout ;
wire \my_regfile|data_readRegA[30]~502_combout ;
wire \my_regfile|data_readRegA[30]~504_combout ;
wire \my_regfile|register[10].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~490_combout ;
wire \my_regfile|register[16].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[16].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[15].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~493_combout ;
wire \my_regfile|register[11].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~491_combout ;
wire \my_regfile|register[13].df|dffe_array[30].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[30].df|q~feeder_combout ;
wire \my_regfile|register[14].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegA[30]~492_combout ;
wire \my_regfile|data_readRegA[30]~494_combout ;
wire \my_regfile|data_readRegA[30]~505_combout ;
wire \my_processor|my_alu|Selector1~5_combout ;
wire \my_regfile|register[16].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~391_combout ;
wire \my_regfile|register[11].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~389_combout ;
wire \my_regfile|register[13].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~390_combout ;
wire \my_regfile|register[9].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~388_combout ;
wire \my_regfile|data_readRegB[18]~392_combout ;
wire \my_regfile|register[4].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~406_combout ;
wire \my_regfile|register[1].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~403_combout ;
wire \my_regfile|register[7].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~405_combout ;
wire \my_regfile|register[5].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~404_combout ;
wire \my_regfile|data_readRegB[18]~407_combout ;
wire \my_regfile|register[27].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~399_combout ;
wire \my_regfile|register[25].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~398_combout ;
wire \my_regfile|register[23].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~396_combout ;
wire \my_regfile|register[17].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~393_combout ;
wire \my_regfile|register[20].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[20].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~394_combout ;
wire \my_regfile|register[21].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~395_combout ;
wire \my_regfile|data_readRegB[18]~397_combout ;
wire \my_regfile|register[29].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[18].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[18].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegB[18]~400_combout ;
wire \my_regfile|data_readRegB[18]~401_combout ;
wire \my_regfile|data_readRegB[18]~402_combout ;
wire \my_regfile|data_readRegB[18]~408_combout ;
wire \my_processor|data[18]~27_combout ;
wire \my_processor|my_alu|Selector15~8_combout ;
wire \my_regfile|register[12].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~623_combout ;
wire \my_regfile|register[14].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~624_combout ;
wire \my_regfile|register[15].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~625_combout ;
wire \my_regfile|register[9].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~622_combout ;
wire \my_regfile|data_readRegA[19]~626_combout ;
wire \my_regfile|register[29].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~635_combout ;
wire \my_regfile|register[28].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~633_combout ;
wire \my_regfile|register[27].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~632_combout ;
wire \my_regfile|data_readRegA[19]~634_combout ;
wire \my_regfile|data_readRegA[19]~636_combout ;
wire \my_regfile|register[6].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~619_combout ;
wire \my_regfile|register[1].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~616_combout ;
wire \my_regfile|register[3].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~617_combout ;
wire \my_regfile|data_readRegA[19]~618_combout ;
wire \my_regfile|register[7].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[7].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~620_combout ;
wire \my_regfile|data_readRegA[19]~621_combout ;
wire \my_regfile|register[22].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~629_combout ;
wire \my_regfile|register[19].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~628_combout ;
wire \my_regfile|register[23].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[19].df|q~feeder_combout ;
wire \my_regfile|register[24].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~630_combout ;
wire \my_regfile|register[18].df|dffe_array[19].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegA[19]~627_combout ;
wire \my_regfile|data_readRegA[19]~631_combout ;
wire \my_regfile|data_readRegA[19]~637_combout ;
wire \my_regfile|register[4].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~344_combout ;
wire \my_regfile|register[3].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~345_combout ;
wire \my_regfile|data_readRegB[16]~346_combout ;
wire \my_regfile|register[5].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~347_combout ;
wire \my_regfile|register[6].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~348_combout ;
wire \my_regfile|data_readRegB[16]~349_combout ;
wire \my_regfile|register[25].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~360_combout ;
wire \my_regfile|register[17].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~355_combout ;
wire \my_regfile|register[19].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~356_combout ;
wire \my_regfile|register[23].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~358_combout ;
wire \my_regfile|register[21].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~357_combout ;
wire \my_regfile|data_readRegB[16]~359_combout ;
wire \my_regfile|register[29].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~362_combout ;
wire \my_regfile|data_readRegB[16]~363_combout ;
wire \my_regfile|register[28].df|dffe_array[16].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[16].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~361_combout ;
wire \my_regfile|data_readRegB[16]~364_combout ;
wire \my_regfile|register[13].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~352_combout ;
wire \my_regfile|register[10].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~350_combout ;
wire \my_regfile|register[12].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~351_combout ;
wire \my_regfile|register[16].df|dffe_array[16].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegB[16]~353_combout ;
wire \my_regfile|data_readRegB[16]~354_combout ;
wire \my_regfile|data_readRegB[16]~365_combout ;
wire \my_processor|data[16]~25_combout ;
wire \my_regfile|register[3].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~639_combout ;
wire \my_regfile|data_readRegA[17]~640_combout ;
wire \my_regfile|register[2].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~638_combout ;
wire \my_regfile|register[8].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~642_combout ;
wire \my_regfile|register[6].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~641_combout ;
wire \my_regfile|data_readRegA[17]~643_combout ;
wire \my_regfile|register[13].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~646_combout ;
wire \my_regfile|register[12].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~645_combout ;
wire \my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~644_combout ;
wire \my_regfile|register[16].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~647_combout ;
wire \my_regfile|data_readRegA[17]~648_combout ;
wire \my_regfile|register[29].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~657_combout ;
wire \my_regfile|register[25].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~654_combout ;
wire \my_regfile|register[27].df|dffe_array[17].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~655_combout ;
wire \my_regfile|data_readRegA[17]~656_combout ;
wire \my_regfile|data_readRegA[17]~658_combout ;
wire \my_regfile|register[22].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~651_combout ;
wire \my_regfile|register[18].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~649_combout ;
wire \my_regfile|register[20].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~650_combout ;
wire \my_regfile|register[24].df|dffe_array[17].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegA[17]~652_combout ;
wire \my_regfile|data_readRegA[17]~653_combout ;
wire \my_regfile|data_readRegA[17]~659_combout ;
wire \my_regfile|register[17].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~333_combout ;
wire \my_regfile|register[24].df|dffe_array[15].df|q~feeder_combout ;
wire \my_regfile|register[24].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[15].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~336_combout ;
wire \my_regfile|register[21].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~335_combout ;
wire \my_regfile|register[19].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~334_combout ;
wire \my_regfile|data_readRegB[15]~337_combout ;
wire \my_regfile|register[27].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~339_combout ;
wire \my_regfile|register[25].df|dffe_array[15].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~338_combout ;
wire \my_regfile|register[30].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~341_combout ;
wire \my_regfile|register[29].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~340_combout ;
wire \my_regfile|data_readRegB[15]~342_combout ;
wire \my_regfile|register[9].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~327_combout ;
wire \my_regfile|register[11].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~328_combout ;
wire \my_regfile|register[13].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~329_combout ;
wire \my_regfile|register[15].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~330_combout ;
wire \my_regfile|data_readRegB[15]~331_combout ;
wire \my_regfile|register[4].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[15].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~322_combout ;
wire \my_regfile|register[3].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~323_combout ;
wire \my_regfile|data_readRegB[15]~324_combout ;
wire \my_regfile|register[8].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~326_combout ;
wire \my_regfile|register[5].df|dffe_array[15].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[15].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[15].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegB[15]~325_combout ;
wire \my_regfile|data_readRegB[15]~332_combout ;
wire \my_regfile|data_readRegB[15]~343_combout ;
wire \my_processor|data[15]~24_combout ;
wire \my_regfile|register[19].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~254_combout ;
wire \my_regfile|register[23].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~256_combout ;
wire \my_regfile|register[22].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~255_combout ;
wire \my_regfile|register[18].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~253_combout ;
wire \my_regfile|data_readRegA[12]~257_combout ;
wire \my_regfile|register[11].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~249_combout ;
wire \my_regfile|register[10].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~248_combout ;
wire \my_regfile|register[13].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[14].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~250_combout ;
wire \my_regfile|register[15].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~251_combout ;
wire \my_regfile|data_readRegA[12]~252_combout ;
wire \my_regfile|register[8].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~246_combout ;
wire \my_regfile|register[6].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~245_combout ;
wire \my_regfile|data_readRegA[12]~243_combout ;
wire \my_regfile|register[3].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~244_combout ;
wire \my_regfile|register[2].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~242_combout ;
wire \my_regfile|data_readRegA[12]~247_combout ;
wire \my_regfile|register[29].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~261_combout ;
wire \my_regfile|register[27].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[12].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[12].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~258_combout ;
wire \my_regfile|register[28].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegA[12]~259_combout ;
wire \my_regfile|data_readRegA[12]~260_combout ;
wire \my_regfile|data_readRegA[12]~262_combout ;
wire \my_regfile|data_readRegA[12]~263_combout ;
wire \my_processor|my_alu|Add0~23 ;
wire \my_processor|my_alu|Add0~24_combout ;
wire \my_processor|my_alu|Selector19~2_combout ;
wire \my_processor|my_alu|Add1~1 ;
wire \my_processor|my_alu|Add1~3 ;
wire \my_processor|my_alu|Add1~5 ;
wire \my_processor|my_alu|Add1~7 ;
wire \my_processor|my_alu|Add1~9 ;
wire \my_processor|my_alu|Add1~11 ;
wire \my_processor|my_alu|Add1~13 ;
wire \my_processor|my_alu|Add1~15 ;
wire \my_processor|my_alu|Add1~17 ;
wire \my_processor|my_alu|Add1~19 ;
wire \my_processor|my_alu|Add1~21 ;
wire \my_processor|my_alu|Add1~23 ;
wire \my_processor|my_alu|Add1~24_combout ;
wire \my_regfile|register[31].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~450_combout ;
wire \my_regfile|data_readRegB[20]~451_combout ;
wire \my_regfile|register[22].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~444_combout ;
wire \my_regfile|register[18].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~442_combout ;
wire \my_regfile|register[24].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~445_combout ;
wire \my_regfile|register[20].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~443_combout ;
wire \my_regfile|data_readRegB[20]~446_combout ;
wire \my_regfile|register[26].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[20].df|q~q ;
wire \my_regfile|d1|d1|and1~0_combout ;
wire \my_regfile|register[25].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~447_combout ;
wire \my_regfile|register[28].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[20].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~448_combout ;
wire \my_regfile|data_readRegB[20]~449_combout ;
wire \my_regfile|register[7].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~435_combout ;
wire \my_regfile|register[6].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~434_combout ;
wire \my_regfile|register[4].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~432_combout ;
wire \my_regfile|register[1].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~431_combout ;
wire \my_regfile|data_readRegB[20]~433_combout ;
wire \my_regfile|register[10].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~436_combout ;
wire \my_regfile|register[15].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~439_combout ;
wire \my_regfile|register[13].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~438_combout ;
wire \my_regfile|register[11].df|dffe_array[20].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegB[20]~437_combout ;
wire \my_regfile|data_readRegB[20]~440_combout ;
wire \my_regfile|data_readRegB[20]~441_combout ;
wire \my_regfile|data_readRegB[20]~452_combout ;
wire \my_processor|data[20]~29_combout ;
wire \my_regfile|register[11].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[11].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~557_combout ;
wire \my_regfile|register[14].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~558_combout ;
wire \my_regfile|register[9].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~556_combout ;
wire \my_regfile|register[15].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~559_combout ;
wire \my_regfile|data_readRegA[21]~560_combout ;
wire \my_regfile|register[29].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~566_combout ;
wire \my_regfile|register[28].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~567_combout ;
wire \my_regfile|data_readRegA[21]~568_combout ;
wire \my_regfile|register[30].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~569_combout ;
wire \my_regfile|data_readRegA[21]~570_combout ;
wire \my_regfile|register[23].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~564_combout ;
wire \my_regfile|register[18].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~561_combout ;
wire \my_regfile|register[21].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~563_combout ;
wire \my_regfile|register[19].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[21].df|q~feeder_combout ;
wire \my_regfile|register[20].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~562_combout ;
wire \my_regfile|data_readRegA[21]~565_combout ;
wire \my_regfile|register[7].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~554_combout ;
wire \my_regfile|register[5].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~553_combout ;
wire \my_regfile|register[4].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~551_combout ;
wire \my_regfile|register[3].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~552_combout ;
wire \my_regfile|register[2].df|dffe_array[21].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegA[21]~550_combout ;
wire \my_regfile|data_readRegA[21]~555_combout ;
wire \my_regfile|data_readRegA[21]~571_combout ;
wire \my_processor|my_alu|Add0~39 ;
wire \my_processor|my_alu|Add0~41 ;
wire \my_processor|my_alu|Add0~42_combout ;
wire \my_processor|my_alu|Selector10~0_combout ;
wire \my_processor|my_alu|Selector15~3_combout ;
wire \my_processor|my_alu|Selector15~2_combout ;
wire \my_processor|my_alu|ShiftLeft0~63_combout ;
wire \my_processor|my_alu|ShiftLeft0~60_combout ;
wire \my_processor|my_alu|ShiftLeft0~64_combout ;
wire \my_processor|my_alu|ShiftLeft0~72_combout ;
wire \my_processor|my_alu|ShiftLeft0~75_combout ;
wire \my_processor|my_alu|ShiftLeft0~76_combout ;
wire \my_processor|my_alu|ShiftLeft0~77_combout ;
wire \my_processor|my_alu|ShiftLeft0~11_combout ;
wire \my_processor|my_alu|ShiftLeft0~15_combout ;
wire \my_processor|my_alu|ShiftLeft0~16_combout ;
wire \my_processor|my_alu|ShiftLeft0~3_combout ;
wire \my_processor|my_alu|ShiftLeft0~17_combout ;
wire \my_processor|my_alu|ShiftLeft0~18_combout ;
wire \my_processor|my_alu|Selector10~1_combout ;
wire \my_processor|my_alu|Selector31~3_combout ;
wire \my_regfile|register[31].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~645_combout ;
wire \my_regfile|data_readRegB[29]~646_combout ;
wire \my_regfile|register[7].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[8].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~630_combout ;
wire \my_regfile|register[6].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~629_combout ;
wire \my_regfile|register[4].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~627_combout ;
wire \my_regfile|register[2].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~626_combout ;
wire \my_regfile|data_readRegB[29]~628_combout ;
wire \my_regfile|register[11].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~632_combout ;
wire \my_regfile|register[14].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~633_combout ;
wire \my_regfile|register[10].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~631_combout ;
wire \my_regfile|register[16].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~634_combout ;
wire \my_regfile|data_readRegB[29]~635_combout ;
wire \my_regfile|data_readRegB[29]~636_combout ;
wire \my_regfile|register[17].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~637_combout ;
wire \my_regfile|register[22].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~639_combout ;
wire \my_regfile|register[24].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[24].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[23].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~640_combout ;
wire \my_regfile|register[20].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~638_combout ;
wire \my_regfile|data_readRegB[29]~641_combout ;
wire \my_regfile|register[25].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~642_combout ;
wire \my_regfile|register[26].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[29].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[29].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegB[29]~643_combout ;
wire \my_regfile|data_readRegB[29]~644_combout ;
wire \my_regfile|data_readRegB[29]~647_combout ;
wire \my_processor|data[29]~38_combout ;
wire \my_regfile|register[13].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~514_combout ;
wire \my_regfile|register[16].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~515_combout ;
wire \my_regfile|register[10].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~512_combout ;
wire \my_regfile|register[11].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~513_combout ;
wire \my_regfile|data_readRegA[28]~516_combout ;
wire \my_regfile|register[31].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~525_combout ;
wire \my_regfile|register[29].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~522_combout ;
wire \my_regfile|register[27].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[28].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~523_combout ;
wire \my_regfile|data_readRegA[28]~524_combout ;
wire \my_regfile|data_readRegA[28]~526_combout ;
wire \my_regfile|register[8].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~510_combout ;
wire \my_regfile|register[4].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~507_combout ;
wire \my_regfile|register[3].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~508_combout ;
wire \my_regfile|register[5].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~509_combout ;
wire \my_regfile|register[2].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~506_combout ;
wire \my_regfile|data_readRegA[28]~511_combout ;
wire \my_regfile|register[20].df|dffe_array[28].df|q~feeder_combout ;
wire \my_regfile|register[20].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~518_combout ;
wire \my_regfile|register[24].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~520_combout ;
wire \my_regfile|register[22].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~519_combout ;
wire \my_regfile|register[18].df|dffe_array[28].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegA[28]~517_combout ;
wire \my_regfile|data_readRegA[28]~521_combout ;
wire \my_regfile|data_readRegA[28]~527_combout ;
wire \my_regfile|register[21].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~409_combout ;
wire \my_regfile|register[17].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~407_combout ;
wire \my_regfile|register[23].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~410_combout ;
wire \my_regfile|register[20].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[20].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~408_combout ;
wire \my_regfile|data_readRegA[26]~411_combout ;
wire \my_regfile|register[27].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~413_combout ;
wire \my_regfile|register[25].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~412_combout ;
wire \my_regfile|data_readRegA[26]~414_combout ;
wire \my_regfile|register[29].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~415_combout ;
wire \my_regfile|data_readRegA[26]~416_combout ;
wire \my_regfile|register[9].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~402_combout ;
wire \my_regfile|register[16].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~405_combout ;
wire \my_regfile|register[11].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~403_combout ;
wire \my_regfile|register[13].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[14].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~404_combout ;
wire \my_regfile|data_readRegA[26]~406_combout ;
wire \my_regfile|register[2].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~396_combout ;
wire \my_regfile|register[3].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[4].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~397_combout ;
wire \my_regfile|data_readRegA[26]~398_combout ;
wire \my_regfile|register[7].df|dffe_array[26].df|q~feeder_combout ;
wire \my_regfile|register[7].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~400_combout ;
wire \my_regfile|register[6].df|dffe_array[26].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegA[26]~399_combout ;
wire \my_regfile|data_readRegA[26]~401_combout ;
wire \my_regfile|data_readRegA[26]~417_combout ;
wire \my_processor|my_alu|Selector28~5_combout ;
wire \my_processor|my_alu|Selector28~6_combout ;
wire \my_processor|my_alu|Selector5~4_combout ;
wire \my_regfile|register[27].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~557_combout ;
wire \my_regfile|register[25].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~556_combout ;
wire \my_regfile|data_readRegB[25]~558_combout ;
wire \my_regfile|register[17].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~551_combout ;
wire \my_regfile|register[20].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~552_combout ;
wire \my_regfile|register[22].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~553_combout ;
wire \my_regfile|register[23].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~554_combout ;
wire \my_regfile|data_readRegB[25]~555_combout ;
wire \my_regfile|register[31].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~559_combout ;
wire \my_regfile|register[29].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[29].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~560_combout ;
wire \my_regfile|register[7].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[7].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~544_combout ;
wire \my_regfile|register[6].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~543_combout ;
wire \my_regfile|register[14].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~547_combout ;
wire \my_regfile|register[10].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~545_combout ;
wire \my_regfile|register[12].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~546_combout ;
wire \my_regfile|register[16].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~548_combout ;
wire \my_regfile|data_readRegB[25]~549_combout ;
wire \my_regfile|register[4].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[3].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~541_combout ;
wire \my_regfile|register[2].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[2].df|dffe_array[25].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[25].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegB[25]~540_combout ;
wire \my_regfile|data_readRegB[25]~542_combout ;
wire \my_regfile|data_readRegB[25]~550_combout ;
wire \my_regfile|data_readRegB[25]~561_combout ;
wire \my_processor|data[25]~34_combout ;
wire \my_regfile|register[20].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~430_combout ;
wire \my_regfile|register[24].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~432_combout ;
wire \my_regfile|register[21].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~431_combout ;
wire \my_regfile|register[18].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~429_combout ;
wire \my_regfile|data_readRegA[24]~433_combout ;
wire \my_regfile|register[1].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~418_combout ;
wire \my_regfile|register[3].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~419_combout ;
wire \my_regfile|data_readRegA[24]~420_combout ;
wire \my_regfile|register[7].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~422_combout ;
wire \my_regfile|register[5].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[5].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~421_combout ;
wire \my_regfile|data_readRegA[24]~423_combout ;
wire \my_regfile|register[29].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~437_combout ;
wire \my_regfile|register[27].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~435_combout ;
wire \my_regfile|register[25].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~434_combout ;
wire \my_regfile|data_readRegA[24]~436_combout ;
wire \my_regfile|data_readRegA[24]~438_combout ;
wire \my_regfile|register[14].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~426_combout ;
wire \my_regfile|register[9].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~424_combout ;
wire \my_regfile|register[16].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~427_combout ;
wire \my_regfile|register[11].df|dffe_array[24].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[12].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegA[24]~425_combout ;
wire \my_regfile|data_readRegA[24]~428_combout ;
wire \my_regfile|data_readRegA[24]~439_combout ;
wire \my_processor|my_alu|Selector7~4_combout ;
wire \my_regfile|register[21].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~585_combout ;
wire \my_regfile|register[18].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~583_combout ;
wire \my_regfile|register[19].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~584_combout ;
wire \my_regfile|register[23].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~586_combout ;
wire \my_regfile|data_readRegA[22]~587_combout ;
wire \my_regfile|register[15].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~581_combout ;
wire \my_regfile|register[14].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~580_combout ;
wire \my_regfile|register[12].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~579_combout ;
wire \my_regfile|register[10].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~578_combout ;
wire \my_regfile|data_readRegA[22]~582_combout ;
wire \my_regfile|register[2].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[1].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~572_combout ;
wire \my_regfile|register[3].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~573_combout ;
wire \my_regfile|data_readRegA[22]~574_combout ;
wire \my_regfile|register[5].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~575_combout ;
wire \my_regfile|register[8].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~576_combout ;
wire \my_regfile|data_readRegA[22]~577_combout ;
wire \my_regfile|register[31].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~591_combout ;
wire \my_regfile|register[29].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[22].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~589_combout ;
wire \my_regfile|register[26].df|dffe_array[22].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegA[22]~588_combout ;
wire \my_regfile|data_readRegA[22]~590_combout ;
wire \my_regfile|data_readRegA[22]~592_combout ;
wire \my_regfile|data_readRegA[22]~593_combout ;
wire \my_processor|my_alu|Selector9~3_combout ;
wire \my_processor|my_alu|ShiftLeft0~19_combout ;
wire \my_processor|my_alu|ShiftLeft0~20_combout ;
wire \my_processor|my_alu|ShiftLeft0~6_combout ;
wire \my_processor|my_alu|ShiftLeft0~7_combout ;
wire \my_processor|my_alu|ShiftLeft0~21_combout ;
wire \my_processor|my_alu|ShiftRight0~85_combout ;
wire \my_processor|my_alu|ShiftRight0~36_combout ;
wire \my_regfile|register[17].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[18].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~539_combout ;
wire \my_regfile|register[22].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~541_combout ;
wire \my_regfile|register[24].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~542_combout ;
wire \my_regfile|register[19].df|dffe_array[23].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~540_combout ;
wire \my_regfile|data_readRegA[23]~543_combout ;
wire \my_regfile|register[5].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~531_combout ;
wire \my_regfile|register[7].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~532_combout ;
wire \my_regfile|register[4].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~529_combout ;
wire \my_regfile|register[3].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~530_combout ;
wire \my_regfile|register[1].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~528_combout ;
wire \my_regfile|data_readRegA[23]~533_combout ;
wire \my_regfile|register[15].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~537_combout ;
wire \my_regfile|register[14].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[13].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~536_combout ;
wire \my_regfile|register[11].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~535_combout ;
wire \my_regfile|register[9].df|dffe_array[23].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[23].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~534_combout ;
wire \my_regfile|data_readRegA[23]~538_combout ;
wire \my_regfile|register[29].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~547_combout ;
wire \my_regfile|register[28].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~545_combout ;
wire \my_regfile|register[27].df|dffe_array[23].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[23].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[23].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[23].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegA[23]~544_combout ;
wire \my_regfile|data_readRegA[23]~546_combout ;
wire \my_regfile|data_readRegA[23]~548_combout ;
wire \my_regfile|data_readRegA[23]~549_combout ;
wire \my_processor|my_alu|ShiftRight0~50_combout ;
wire \my_processor|my_alu|ShiftRight0~51_combout ;
wire \my_regfile|register[1].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[1].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~352_combout ;
wire \my_regfile|register[5].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[6].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~355_combout ;
wire \my_regfile|register[7].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[8].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~356_combout ;
wire \my_regfile|register[3].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~353_combout ;
wire \my_regfile|data_readRegA[27]~354_combout ;
wire \my_regfile|data_readRegA[27]~357_combout ;
wire \my_regfile|register[16].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[15].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~361_combout ;
wire \my_regfile|register[12].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[11].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~359_combout ;
wire \my_regfile|register[13].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[13].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[14].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~360_combout ;
wire \my_regfile|register[10].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[10].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[9].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[9].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~358_combout ;
wire \my_regfile|data_readRegA[27]~362_combout ;
wire \my_regfile|register[30].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[31].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[31].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~371_combout ;
wire \my_regfile|register[29].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[27].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[27].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~368_combout ;
wire \my_regfile|register[28].df|dffe_array[27].df|q~feeder_combout ;
wire \my_regfile|register[28].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~369_combout ;
wire \my_regfile|data_readRegA[27]~370_combout ;
wire \my_regfile|data_readRegA[27]~372_combout ;
wire \my_regfile|register[24].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[23].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~366_combout ;
wire \my_regfile|register[20].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[19].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~364_combout ;
wire \my_regfile|register[18].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~363_combout ;
wire \my_regfile|register[22].df|dffe_array[27].df|q~q ;
wire \my_regfile|register[21].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegA[27]~365_combout ;
wire \my_regfile|data_readRegA[27]~367_combout ;
wire \my_regfile|data_readRegA[27]~373_combout ;
wire \my_processor|my_alu|ShiftRight0~47_combout ;
wire \my_processor|my_alu|ShiftRight0~41_combout ;
wire \my_processor|my_alu|ShiftRight0~48_combout ;
wire \my_processor|my_alu|ShiftRight0~86_combout ;
wire \my_processor|my_alu|ShiftRight0~87_combout ;
wire \my_processor|my_alu|ShiftLeft0~30_combout ;
wire \my_processor|my_alu|ShiftLeft0~34_combout ;
wire \my_processor|my_alu|ShiftLeft0~35_combout ;
wire \my_processor|my_alu|ShiftLeft0~51_combout ;
wire \my_regfile|register[6].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[5].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~201_combout ;
wire \my_regfile|register[8].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[7].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~202_combout ;
wire \my_regfile|register[3].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[4].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~199_combout ;
wire \my_regfile|data_readRegA[13]~200_combout ;
wire \my_regfile|register[1].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[2].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~198_combout ;
wire \my_regfile|data_readRegA[13]~203_combout ;
wire \my_regfile|register[9].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[10].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~204_combout ;
wire \my_regfile|register[14].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~206_combout ;
wire \my_regfile|register[15].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[16].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~207_combout ;
wire \my_regfile|register[11].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[12].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~205_combout ;
wire \my_regfile|data_readRegA[13]~208_combout ;
wire \my_regfile|register[29].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[28].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~215_combout ;
wire \my_regfile|register[27].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[25].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[25].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[26].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~214_combout ;
wire \my_regfile|data_readRegA[13]~216_combout ;
wire \my_regfile|register[31].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[30].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[30].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~217_combout ;
wire \my_regfile|data_readRegA[13]~218_combout ;
wire \my_regfile|register[23].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[24].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~212_combout ;
wire \my_regfile|register[19].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[20].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~210_combout ;
wire \my_regfile|register[18].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[17].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~209_combout ;
wire \my_regfile|register[21].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[13].df|q~q ;
wire \my_regfile|register[22].df|dffe_array[13].df|q~feeder_combout ;
wire \my_regfile|register[22].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegA[13]~211_combout ;
wire \my_regfile|data_readRegA[13]~213_combout ;
wire \my_regfile|data_readRegA[13]~219_combout ;
wire \my_processor|my_alu|ShiftLeft0~46_combout ;
wire \my_processor|my_alu|ShiftLeft0~52_combout ;
wire \my_processor|my_alu|ShiftLeft0~53_combout ;
wire \my_processor|my_alu|Selector9~1_combout ;
wire \my_processor|my_alu|Selector9~2_combout ;
wire \my_processor|my_alu|Add1~25 ;
wire \my_processor|my_alu|Add1~27 ;
wire \my_processor|my_alu|Add1~29 ;
wire \my_processor|my_alu|Add1~31 ;
wire \my_processor|my_alu|Add1~33 ;
wire \my_processor|my_alu|Add1~35 ;
wire \my_processor|my_alu|Add1~37 ;
wire \my_processor|my_alu|Add1~39 ;
wire \my_processor|my_alu|Add1~41 ;
wire \my_processor|my_alu|Add1~43 ;
wire \my_processor|my_alu|Add1~44_combout ;
wire \my_processor|my_alu|Selector9~4_combout ;
wire \my_processor|my_alu|Add0~43 ;
wire \my_processor|my_alu|Add0~44_combout ;
wire \my_processor|my_alu|Selector9~0_combout ;
wire \my_processor|my_alu|Selector9~5_combout ;
wire \my_processor|data_writeReg[22]~22_combout ;
wire \my_regfile|register[13].df|dffe_array[22].df|q~q ;
wire \my_regfile|data_readRegB[22]~482_combout ;
wire \my_regfile|data_readRegB[22]~483_combout ;
wire \my_regfile|data_readRegB[22]~480_combout ;
wire \my_regfile|data_readRegB[22]~481_combout ;
wire \my_regfile|data_readRegB[22]~484_combout ;
wire \my_regfile|data_readRegB[22]~477_combout ;
wire \my_regfile|data_readRegB[22]~478_combout ;
wire \my_regfile|data_readRegB[22]~479_combout ;
wire \my_regfile|data_readRegB[22]~474_combout ;
wire \my_regfile|data_readRegB[22]~475_combout ;
wire \my_regfile|data_readRegB[22]~476_combout ;
wire \my_regfile|data_readRegB[22]~490_combout ;
wire \my_regfile|data_readRegB[22]~491_combout ;
wire \my_regfile|data_readRegB[22]~492_combout ;
wire \my_regfile|data_readRegB[22]~493_combout ;
wire \my_regfile|data_readRegB[22]~485_combout ;
wire \my_regfile|data_readRegB[22]~487_combout ;
wire \my_regfile|data_readRegB[22]~486_combout ;
wire \my_regfile|data_readRegB[22]~488_combout ;
wire \my_regfile|data_readRegB[22]~489_combout ;
wire \my_regfile|data_readRegB[22]~494_combout ;
wire \my_regfile|data_readRegB[22]~495_combout ;
wire \my_processor|data[22]~31_combout ;
wire \my_processor|my_alu|Add0~45 ;
wire \my_processor|my_alu|Add0~46_combout ;
wire \my_processor|my_alu|Selector8~0_combout ;
wire \my_processor|my_alu|ShiftLeft0~56_combout ;
wire \my_processor|my_alu|ShiftLeft0~57_combout ;
wire \my_processor|my_alu|ShiftLeft0~38_combout ;
wire \my_processor|my_alu|ShiftLeft0~39_combout ;
wire \my_processor|my_alu|ShiftLeft0~58_combout ;
wire \my_processor|my_alu|ShiftRight0~14_combout ;
wire \my_processor|my_alu|ShiftRight0~67_combout ;
wire \my_processor|my_alu|ShiftRight0~64_combout ;
wire \my_processor|my_alu|ShiftRight0~65_combout ;
wire \my_processor|my_alu|ShiftRight0~89_combout ;
wire \my_processor|my_alu|ShiftRight0~90_combout ;
wire \my_processor|my_alu|ShiftLeft0~8_combout ;
wire \my_processor|my_alu|ShiftLeft0~22_combout ;
wire \my_processor|my_alu|ShiftLeft0~23_combout ;
wire \my_processor|my_alu|ShiftLeft0~24_combout ;
wire \my_processor|my_alu|ShiftLeft0~25_combout ;
wire \my_processor|my_alu|ShiftLeft0~69_combout ;
wire \my_processor|my_alu|ShiftLeft0~70_combout ;
wire \my_processor|my_alu|ShiftLeft0~78_combout ;
wire \my_processor|my_alu|ShiftLeft0~81_combout ;
wire \my_processor|my_alu|ShiftLeft0~82_combout ;
wire \my_processor|my_alu|ShiftLeft0~83_combout ;
wire \my_processor|my_alu|Selector8~1_combout ;
wire \my_processor|my_alu|Selector8~2_combout ;
wire \my_processor|my_alu|Add1~45 ;
wire \my_processor|my_alu|Add1~46_combout ;
wire \my_processor|my_alu|Selector8~3_combout ;
wire \my_processor|my_alu|Selector8~4_combout ;
wire \my_processor|my_alu|Selector8~5_combout ;
wire \my_processor|data_writeReg[23]~23_combout ;
wire \my_regfile|register[20].df|dffe_array[23].df|q~q ;
wire \my_regfile|data_readRegB[23]~508_combout ;
wire \my_regfile|data_readRegB[23]~510_combout ;
wire \my_regfile|data_readRegB[23]~509_combout ;
wire \my_regfile|data_readRegB[23]~507_combout ;
wire \my_regfile|data_readRegB[23]~511_combout ;
wire \my_regfile|data_readRegB[23]~513_combout ;
wire \my_regfile|data_readRegB[23]~512_combout ;
wire \my_regfile|data_readRegB[23]~514_combout ;
wire \my_regfile|data_readRegB[23]~515_combout ;
wire \my_regfile|data_readRegB[23]~516_combout ;
wire \my_regfile|data_readRegB[23]~500_combout ;
wire \my_regfile|data_readRegB[23]~499_combout ;
wire \my_regfile|data_readRegB[23]~496_combout ;
wire \my_regfile|data_readRegB[23]~497_combout ;
wire \my_regfile|data_readRegB[23]~498_combout ;
wire \my_regfile|data_readRegB[23]~503_combout ;
wire \my_regfile|data_readRegB[23]~504_combout ;
wire \my_regfile|data_readRegB[23]~501_combout ;
wire \my_regfile|data_readRegB[23]~502_combout ;
wire \my_regfile|data_readRegB[23]~505_combout ;
wire \my_regfile|data_readRegB[23]~506_combout ;
wire \my_regfile|data_readRegB[23]~517_combout ;
wire \my_processor|data[23]~32_combout ;
wire \my_processor|my_alu|Add0~47 ;
wire \my_processor|my_alu|Add0~48_combout ;
wire \my_processor|my_alu|Selector28~4_combout ;
wire \my_processor|my_alu|Selector0~9_combout ;
wire \my_processor|my_alu|ShiftLeft0~26_combout ;
wire \my_processor|my_alu|ShiftLeft0~27_combout ;
wire \my_processor|my_alu|ShiftLeft0~10_combout ;
wire \my_processor|my_alu|ShiftLeft0~12_combout ;
wire \my_processor|my_alu|ShiftLeft0~28_combout ;
wire \my_processor|my_alu|ShiftLeft0~29_combout ;
wire \my_processor|my_alu|Selector24~0_combout ;
wire \my_processor|my_alu|ShiftLeft0~73_combout ;
wire \my_processor|my_alu|ShiftLeft0~84_combout ;
wire \my_processor|my_alu|ShiftLeft0~85_combout ;
wire \my_processor|my_alu|Selector7~0_combout ;
wire \my_processor|my_alu|ShiftLeft0~42_combout ;
wire \my_processor|my_alu|ShiftLeft0~43_combout ;
wire \my_processor|my_alu|ShiftLeft0~61_combout ;
wire \my_processor|my_alu|ShiftLeft0~62_combout ;
wire \my_processor|my_alu|Selector7~1_combout ;
wire \my_processor|my_alu|Selector28~2_combout ;
wire \my_processor|my_alu|ShiftRight0~17_combout ;
wire \my_processor|my_alu|ShiftRight0~16_combout ;
wire \my_processor|my_alu|ShiftRight0~13_combout ;
wire \my_processor|my_alu|ShiftRight0~15_combout ;
wire \my_processor|my_alu|ShiftRight0~18_combout ;
wire \my_processor|my_alu|ShiftRight0~91_combout ;
wire \my_processor|my_alu|Add1~47 ;
wire \my_processor|my_alu|Add1~48_combout ;
wire \my_processor|my_alu|Selector7~2_combout ;
wire \my_processor|my_alu|Selector7~3_combout ;
wire \my_processor|my_alu|Selector7~5_combout ;
wire \my_processor|data_writeReg[24]~24_combout ;
wire \my_regfile|register[6].df|dffe_array[24].df|q~feeder_combout ;
wire \my_regfile|register[6].df|dffe_array[24].df|q~q ;
wire \my_regfile|data_readRegB[24]~522_combout ;
wire \my_regfile|data_readRegB[24]~521_combout ;
wire \my_regfile|data_readRegB[24]~523_combout ;
wire \my_regfile|data_readRegB[24]~529_combout ;
wire \my_regfile|data_readRegB[24]~530_combout ;
wire \my_regfile|data_readRegB[24]~532_combout ;
wire \my_regfile|data_readRegB[24]~531_combout ;
wire \my_regfile|data_readRegB[24]~533_combout ;
wire \my_regfile|data_readRegB[24]~535_combout ;
wire \my_regfile|data_readRegB[24]~534_combout ;
wire \my_regfile|data_readRegB[24]~536_combout ;
wire \my_regfile|data_readRegB[24]~537_combout ;
wire \my_regfile|data_readRegB[24]~538_combout ;
wire \my_regfile|data_readRegB[24]~519_combout ;
wire \my_regfile|data_readRegB[24]~518_combout ;
wire \my_regfile|data_readRegB[24]~520_combout ;
wire \my_regfile|data_readRegB[24]~527_combout ;
wire \my_regfile|data_readRegB[24]~526_combout ;
wire \my_regfile|data_readRegB[24]~525_combout ;
wire \my_regfile|data_readRegB[24]~524_combout ;
wire \my_regfile|data_readRegB[24]~528_combout ;
wire \my_regfile|data_readRegB[24]~539_combout ;
wire \my_processor|data[24]~33_combout ;
wire \my_processor|my_alu|Add0~49 ;
wire \my_processor|my_alu|Add0~50_combout ;
wire \my_processor|my_alu|ShiftLeft0~31_combout ;
wire \my_processor|my_alu|ShiftLeft0~32_combout ;
wire \my_processor|my_alu|ShiftLeft0~33_combout ;
wire \my_processor|my_alu|ShiftLeft0~86_combout ;
wire \my_processor|my_alu|ShiftLeft0~87_combout ;
wire \my_processor|my_alu|ShiftLeft0~47_combout ;
wire \my_processor|my_alu|ShiftLeft0~65_combout ;
wire \my_processor|my_alu|Selector6~0_combout ;
wire \my_processor|my_alu|Selector6~1_combout ;
wire \my_processor|my_alu|ShiftRight0~42_combout ;
wire \my_processor|my_alu|ShiftRight0~44_combout ;
wire \my_processor|my_alu|ShiftRight0~92_combout ;
wire \my_processor|my_alu|Add1~49 ;
wire \my_processor|my_alu|Add1~50_combout ;
wire \my_processor|my_alu|Selector6~2_combout ;
wire \my_processor|my_alu|Selector6~3_combout ;
wire \my_processor|my_alu|Selector6~4_combout ;
wire \my_processor|my_alu|Selector6~5_combout ;
wire \my_processor|data_writeReg[25]~25_combout ;
wire \my_regfile|register[13].df|dffe_array[25].df|q~q ;
wire \my_regfile|data_readRegA[25]~382_combout ;
wire \my_regfile|data_readRegA[25]~381_combout ;
wire \my_regfile|data_readRegA[25]~383_combout ;
wire \my_regfile|data_readRegA[25]~380_combout ;
wire \my_regfile|data_readRegA[25]~384_combout ;
wire \my_regfile|data_readRegA[25]~374_combout ;
wire \my_regfile|data_readRegA[25]~375_combout ;
wire \my_regfile|data_readRegA[25]~376_combout ;
wire \my_regfile|data_readRegA[25]~378_combout ;
wire \my_regfile|data_readRegA[25]~377_combout ;
wire \my_regfile|data_readRegA[25]~379_combout ;
wire \my_regfile|data_readRegA[25]~393_combout ;
wire \my_regfile|data_readRegA[25]~391_combout ;
wire \my_regfile|data_readRegA[25]~390_combout ;
wire \my_regfile|data_readRegA[25]~392_combout ;
wire \my_regfile|data_readRegA[25]~394_combout ;
wire \my_regfile|data_readRegA[25]~388_combout ;
wire \my_regfile|data_readRegA[25]~386_combout ;
wire \my_regfile|data_readRegA[25]~385_combout ;
wire \my_regfile|data_readRegA[25]~387_combout ;
wire \my_regfile|data_readRegA[25]~389_combout ;
wire \my_regfile|data_readRegA[25]~395_combout ;
wire \my_processor|my_alu|Add0~51 ;
wire \my_processor|my_alu|Add0~52_combout ;
wire \my_processor|my_alu|ShiftLeft0~5_combout ;
wire \my_processor|my_alu|ShiftRight0~46_combout ;
wire \my_processor|my_alu|ShiftRight0~49_combout ;
wire \my_processor|my_alu|ShiftRight0~93_combout ;
wire \my_processor|my_alu|Add1~51 ;
wire \my_processor|my_alu|Add1~52_combout ;
wire \my_processor|my_alu|ShiftLeft0~88_combout ;
wire \my_processor|my_alu|ShiftLeft0~89_combout ;
wire \my_processor|my_alu|ShiftLeft0~90_combout ;
wire \my_processor|my_alu|ShiftLeft0~79_combout ;
wire \my_processor|my_alu|Selector5~0_combout ;
wire \my_processor|my_alu|ShiftLeft0~36_combout ;
wire \my_processor|my_alu|ShiftLeft0~37_combout ;
wire \my_processor|my_alu|ShiftLeft0~68_combout ;
wire \my_processor|my_alu|Selector5~1_combout ;
wire \my_processor|my_alu|Selector5~2_combout ;
wire \my_processor|my_alu|Selector5~3_combout ;
wire \my_processor|my_alu|Selector5~5_combout ;
wire \my_processor|data_writeReg[26]~26_combout ;
wire \my_regfile|register[15].df|dffe_array[26].df|q~q ;
wire \my_regfile|data_readRegB[26]~571_combout ;
wire \my_regfile|data_readRegB[26]~569_combout ;
wire \my_regfile|data_readRegB[26]~568_combout ;
wire \my_regfile|data_readRegB[26]~570_combout ;
wire \my_regfile|data_readRegB[26]~572_combout ;
wire \my_regfile|data_readRegB[26]~565_combout ;
wire \my_regfile|data_readRegB[26]~566_combout ;
wire \my_regfile|data_readRegB[26]~567_combout ;
wire \my_regfile|data_readRegB[26]~579_combout ;
wire \my_regfile|data_readRegB[26]~580_combout ;
wire \my_regfile|data_readRegB[26]~581_combout ;
wire \my_regfile|data_readRegB[26]~573_combout ;
wire \my_regfile|data_readRegB[26]~576_combout ;
wire \my_regfile|data_readRegB[26]~574_combout ;
wire \my_regfile|data_readRegB[26]~575_combout ;
wire \my_regfile|data_readRegB[26]~577_combout ;
wire \my_regfile|data_readRegB[26]~578_combout ;
wire \my_regfile|data_readRegB[26]~582_combout ;
wire \my_regfile|data_readRegB[26]~562_combout ;
wire \my_regfile|data_readRegB[26]~563_combout ;
wire \my_regfile|data_readRegB[26]~564_combout ;
wire \my_regfile|data_readRegB[26]~583_combout ;
wire \my_processor|data[26]~35_combout ;
wire \my_processor|my_alu|Add0~53 ;
wire \my_processor|my_alu|Add0~54_combout ;
wire \my_processor|my_alu|ShiftRight0~97_combout ;
wire \my_processor|my_alu|Add1~53 ;
wire \my_processor|my_alu|Add1~54_combout ;
wire \my_processor|my_alu|ShiftLeft0~40_combout ;
wire \my_processor|my_alu|ShiftLeft0~41_combout ;
wire \my_processor|my_alu|ShiftLeft0~92_combout ;
wire \my_processor|my_alu|ShiftLeft0~91_combout ;
wire \my_processor|my_alu|ShiftLeft0~93_combout ;
wire \my_processor|my_alu|ShiftLeft0~71_combout ;
wire \my_processor|my_alu|Selector4~0_combout ;
wire \my_processor|my_alu|Selector4~1_combout ;
wire \my_processor|my_alu|Selector4~2_combout ;
wire \my_processor|my_alu|Selector4~3_combout ;
wire \my_processor|my_alu|Selector4~4_combout ;
wire \my_processor|my_alu|Selector4~5_combout ;
wire \my_processor|data_writeReg[27]~27_combout ;
wire \my_regfile|register[26].df|dffe_array[27].df|q~q ;
wire \my_regfile|data_readRegB[27]~594_combout ;
wire \my_regfile|data_readRegB[27]~595_combout ;
wire \my_regfile|data_readRegB[27]~590_combout ;
wire \my_regfile|data_readRegB[27]~589_combout ;
wire \my_regfile|data_readRegB[27]~592_combout ;
wire \my_regfile|data_readRegB[27]~591_combout ;
wire \my_regfile|data_readRegB[27]~593_combout ;
wire \my_regfile|data_readRegB[27]~596_combout ;
wire \my_regfile|data_readRegB[27]~597_combout ;
wire \my_regfile|data_readRegB[27]~598_combout ;
wire \my_regfile|data_readRegB[27]~587_combout ;
wire \my_regfile|data_readRegB[27]~585_combout ;
wire \my_regfile|data_readRegB[27]~586_combout ;
wire \my_regfile|data_readRegB[27]~584_combout ;
wire \my_regfile|data_readRegB[27]~588_combout ;
wire \my_regfile|data_readRegB[27]~599_combout ;
wire \my_regfile|data_readRegB[27]~602_combout ;
wire \my_regfile|data_readRegB[27]~601_combout ;
wire \my_regfile|data_readRegB[27]~600_combout ;
wire \my_regfile|data_readRegB[27]~603_combout ;
wire \my_regfile|data_readRegB[27]~604_combout ;
wire \my_processor|data[27]~36_combout ;
wire \my_processor|my_alu|Add0~55 ;
wire \my_processor|my_alu|Add0~56_combout ;
wire \my_processor|my_alu|Selector3~4_combout ;
wire \my_processor|my_alu|Add1~55 ;
wire \my_processor|my_alu|Add1~56_combout ;
wire \my_processor|my_alu|Selector28~1_combout ;
wire \my_processor|my_alu|ShiftRight0~94_combout ;
wire \my_processor|my_alu|ShiftLeft0~44_combout ;
wire \my_processor|my_alu|ShiftLeft0~13_combout ;
wire \my_processor|my_alu|ShiftLeft0~45_combout ;
wire \my_processor|my_alu|Selector28~0_combout ;
wire \my_processor|my_alu|ShiftLeft0~94_combout ;
wire \my_processor|my_alu|Selector3~0_combout ;
wire \my_processor|my_alu|ShiftLeft0~74_combout ;
wire \my_processor|my_alu|Selector3~1_combout ;
wire \my_processor|my_alu|Selector3~2_combout ;
wire \my_processor|my_alu|Selector3~3_combout ;
wire \my_processor|my_alu|Selector3~5_combout ;
wire \my_processor|my_alu|Selector3~6_combout ;
wire \my_processor|data_writeReg[28]~28_combout ;
wire \my_regfile|register[19].df|dffe_array[28].df|q~feeder_combout ;
wire \my_regfile|register[19].df|dffe_array[28].df|q~q ;
wire \my_regfile|data_readRegB[28]~611_combout ;
wire \my_regfile|data_readRegB[28]~612_combout ;
wire \my_regfile|data_readRegB[28]~610_combout ;
wire \my_regfile|data_readRegB[28]~613_combout ;
wire \my_regfile|data_readRegB[28]~614_combout ;
wire \my_regfile|data_readRegB[28]~615_combout ;
wire \my_regfile|data_readRegB[28]~616_combout ;
wire \my_regfile|data_readRegB[28]~617_combout ;
wire \my_regfile|data_readRegB[28]~618_combout ;
wire \my_regfile|data_readRegB[28]~619_combout ;
wire \my_regfile|data_readRegB[28]~622_combout ;
wire \my_regfile|data_readRegB[28]~620_combout ;
wire \my_regfile|data_readRegB[28]~621_combout ;
wire \my_regfile|data_readRegB[28]~623_combout ;
wire \my_regfile|data_readRegB[28]~624_combout ;
wire \my_regfile|data_readRegB[28]~605_combout ;
wire \my_regfile|data_readRegB[28]~606_combout ;
wire \my_regfile|data_readRegB[28]~608_combout ;
wire \my_regfile|data_readRegB[28]~607_combout ;
wire \my_regfile|data_readRegB[28]~609_combout ;
wire \my_regfile|data_readRegB[28]~625_combout ;
wire \my_processor|data[28]~37_combout ;
wire \my_processor|my_alu|Add0~57 ;
wire \my_processor|my_alu|Add0~58_combout ;
wire \my_processor|my_alu|Add1~57 ;
wire \my_processor|my_alu|Add1~58_combout ;
wire \my_processor|my_alu|ShiftRight0~95_combout ;
wire \my_processor|my_alu|ShiftLeft0~48_combout ;
wire \my_processor|my_alu|ShiftLeft0~49_combout ;
wire \my_processor|my_alu|ShiftLeft0~95_combout ;
wire \my_processor|my_alu|Selector2~0_combout ;
wire \my_processor|my_alu|Selector2~1_combout ;
wire \my_processor|my_alu|Selector2~2_combout ;
wire \my_processor|my_alu|Selector2~3_combout ;
wire \my_processor|my_alu|Selector2~4_combout ;
wire \my_processor|my_alu|Selector2~5_combout ;
wire \my_processor|my_alu|Selector2~6_combout ;
wire \my_processor|data_writeReg[29]~29_combout ;
wire \my_regfile|register[29].df|dffe_array[29].df|q~q ;
wire \my_regfile|data_readRegA[29]~481_combout ;
wire \my_regfile|data_readRegA[29]~479_combout ;
wire \my_regfile|data_readRegA[29]~478_combout ;
wire \my_regfile|data_readRegA[29]~480_combout ;
wire \my_regfile|data_readRegA[29]~482_combout ;
wire \my_regfile|data_readRegA[29]~468_combout ;
wire \my_regfile|data_readRegA[29]~471_combout ;
wire \my_regfile|data_readRegA[29]~469_combout ;
wire \my_regfile|data_readRegA[29]~470_combout ;
wire \my_regfile|data_readRegA[29]~472_combout ;
wire \my_regfile|data_readRegA[29]~473_combout ;
wire \my_regfile|data_readRegA[29]~474_combout ;
wire \my_regfile|data_readRegA[29]~476_combout ;
wire \my_regfile|data_readRegA[29]~475_combout ;
wire \my_regfile|data_readRegA[29]~477_combout ;
wire \my_regfile|data_readRegA[29]~465_combout ;
wire \my_regfile|data_readRegA[29]~462_combout ;
wire \my_regfile|data_readRegA[29]~463_combout ;
wire \my_regfile|data_readRegA[29]~464_combout ;
wire \my_regfile|data_readRegA[29]~466_combout ;
wire \my_regfile|data_readRegA[29]~467_combout ;
wire \my_regfile|data_readRegA[29]~483_combout ;
wire \my_processor|my_alu|ShiftRight0~43_combout ;
wire \my_processor|my_alu|ShiftRight0~80_combout ;
wire \my_processor|my_alu|ShiftRight0~81_combout ;
wire \my_processor|my_alu|ShiftRight0~19_combout ;
wire \my_processor|my_alu|ShiftRight0~37_combout ;
wire \my_processor|my_alu|ShiftRight0~82_combout ;
wire \my_processor|my_alu|ShiftRight0~83_combout ;
wire \my_processor|my_alu|Selector10~2_combout ;
wire \my_processor|my_alu|Add1~42_combout ;
wire \my_processor|my_alu|Selector10~3_combout ;
wire \my_processor|my_alu|Selector10~4_combout ;
wire \my_processor|my_alu|Selector10~5_combout ;
wire \my_processor|data_writeReg[21]~21_combout ;
wire \my_regfile|register[8].df|dffe_array[21].df|q~q ;
wire \my_regfile|data_readRegB[21]~470_combout ;
wire \my_regfile|data_readRegB[21]~468_combout ;
wire \my_regfile|data_readRegB[21]~471_combout ;
wire \my_regfile|data_readRegB[21]~469_combout ;
wire \my_regfile|data_readRegB[21]~472_combout ;
wire \my_regfile|data_readRegB[21]~453_combout ;
wire \my_regfile|data_readRegB[21]~455_combout ;
wire \my_regfile|data_readRegB[21]~454_combout ;
wire \my_regfile|data_readRegB[21]~456_combout ;
wire \my_regfile|data_readRegB[21]~457_combout ;
wire \my_regfile|data_readRegB[21]~464_combout ;
wire \my_regfile|data_readRegB[21]~460_combout ;
wire \my_regfile|data_readRegB[21]~459_combout ;
wire \my_regfile|data_readRegB[21]~461_combout ;
wire \my_regfile|data_readRegB[21]~458_combout ;
wire \my_regfile|data_readRegB[21]~462_combout ;
wire \my_regfile|data_readRegB[21]~463_combout ;
wire \my_regfile|data_readRegB[21]~465_combout ;
wire \my_regfile|data_readRegB[21]~466_combout ;
wire \my_regfile|data_readRegB[21]~467_combout ;
wire \my_regfile|data_readRegB[21]~473_combout ;
wire \my_processor|data[21]~30_combout ;
wire \my_processor|my_alu|Add0~40_combout ;
wire \my_processor|my_alu|Add1~40_combout ;
wire \my_processor|my_alu|Selector11~2_combout ;
wire \my_processor|my_alu|ShiftRight0~76_combout ;
wire \my_processor|my_alu|ShiftRight0~78_combout ;
wire \my_processor|my_alu|ShiftLeft0~14_combout ;
wire \my_processor|my_alu|Selector11~0_combout ;
wire \my_processor|my_alu|Selector11~1_combout ;
wire \my_processor|my_alu|Selector11~3_combout ;
wire \my_processor|my_alu|Selector11~4_combout ;
wire \my_processor|my_alu|Selector11~5_combout ;
wire \my_processor|data_writeReg[20]~20_combout ;
wire \my_regfile|register[29].df|dffe_array[20].df|q~q ;
wire \my_regfile|data_readRegA[20]~613_combout ;
wire \my_regfile|data_readRegA[20]~611_combout ;
wire \my_regfile|data_readRegA[20]~610_combout ;
wire \my_regfile|data_readRegA[20]~612_combout ;
wire \my_regfile|data_readRegA[20]~614_combout ;
wire \my_regfile|data_readRegA[20]~601_combout ;
wire \my_regfile|data_readRegA[20]~602_combout ;
wire \my_regfile|data_readRegA[20]~603_combout ;
wire \my_regfile|data_readRegA[20]~600_combout ;
wire \my_regfile|data_readRegA[20]~604_combout ;
wire \my_regfile|data_readRegA[20]~605_combout ;
wire \my_regfile|data_readRegA[20]~608_combout ;
wire \my_regfile|data_readRegA[20]~607_combout ;
wire \my_regfile|data_readRegA[20]~606_combout ;
wire \my_regfile|data_readRegA[20]~609_combout ;
wire \my_regfile|data_readRegA[20]~594_combout ;
wire \my_regfile|data_readRegA[20]~597_combout ;
wire \my_regfile|data_readRegA[20]~598_combout ;
wire \my_regfile|data_readRegA[20]~595_combout ;
wire \my_regfile|data_readRegA[20]~596_combout ;
wire \my_regfile|data_readRegA[20]~599_combout ;
wire \my_regfile|data_readRegA[20]~615_combout ;
wire \my_processor|my_alu|ShiftRight0~20_combout ;
wire \my_processor|my_alu|ShiftRight0~21_combout ;
wire \my_processor|my_alu|ShiftRight0~77_combout ;
wire \my_processor|my_alu|ShiftRight0~22_combout ;
wire \my_processor|my_alu|ShiftRight0~24_combout ;
wire \my_processor|my_alu|ShiftRight0~75_combout ;
wire \my_processor|my_alu|Selector31~8_combout ;
wire \my_processor|my_alu|Selector31~7_combout ;
wire \my_processor|my_alu|Selector19~0_combout ;
wire \my_processor|my_alu|Selector19~1_combout ;
wire \my_processor|my_alu|Selector19~3_combout ;
wire \my_processor|my_alu|Selector19~4_combout ;
wire \my_processor|data_writeReg[12]~12_combout ;
wire \my_regfile|register[4].df|dffe_array[12].df|q~q ;
wire \my_regfile|data_readRegB[12]~257_combout ;
wire \my_regfile|data_readRegB[12]~258_combout ;
wire \my_regfile|data_readRegB[12]~259_combout ;
wire \my_regfile|data_readRegB[12]~274_combout ;
wire \my_regfile|data_readRegB[12]~273_combout ;
wire \my_regfile|data_readRegB[12]~275_combout ;
wire \my_regfile|data_readRegB[12]~276_combout ;
wire \my_regfile|data_readRegB[12]~268_combout ;
wire \my_regfile|data_readRegB[12]~270_combout ;
wire \my_regfile|data_readRegB[12]~269_combout ;
wire \my_regfile|data_readRegB[12]~271_combout ;
wire \my_regfile|data_readRegB[12]~272_combout ;
wire \my_regfile|data_readRegB[12]~277_combout ;
wire \my_regfile|data_readRegB[12]~266_combout ;
wire \my_regfile|data_readRegB[12]~264_combout ;
wire \my_regfile|data_readRegB[12]~263_combout ;
wire \my_regfile|data_readRegB[12]~265_combout ;
wire \my_regfile|data_readRegB[12]~267_combout ;
wire \my_regfile|data_readRegB[12]~260_combout ;
wire \my_regfile|data_readRegB[12]~261_combout ;
wire \my_regfile|data_readRegB[12]~262_combout ;
wire \my_regfile|data_readRegB[12]~278_combout ;
wire \my_processor|data[12]~21_combout ;
wire \my_processor|my_alu|Add0~25 ;
wire \my_processor|my_alu|Add0~26_combout ;
wire \my_processor|my_alu|ShiftRight0~31_combout ;
wire \my_processor|my_alu|ShiftRight0~6_combout ;
wire \my_processor|my_alu|ShiftRight0~32_combout ;
wire \my_processor|my_alu|ShiftRight0~38_combout ;
wire \my_processor|my_alu|ShiftRight0~39_combout ;
wire \my_processor|my_alu|ShiftRight0~79_combout ;
wire \my_processor|my_alu|Selector18~0_combout ;
wire \my_processor|my_alu|Selector18~1_combout ;
wire \my_processor|my_alu|Add1~26_combout ;
wire \my_processor|my_alu|Selector18~2_combout ;
wire \my_processor|my_alu|Selector18~3_combout ;
wire \my_processor|my_alu|Selector18~4_combout ;
wire \my_processor|data_writeReg[13]~13_combout ;
wire \my_regfile|register[13].df|dffe_array[13].df|q~q ;
wire \my_regfile|data_readRegB[13]~281_combout ;
wire \my_regfile|data_readRegB[13]~280_combout ;
wire \my_regfile|data_readRegB[13]~282_combout ;
wire \my_regfile|data_readRegB[13]~279_combout ;
wire \my_regfile|data_readRegB[13]~283_combout ;
wire \my_regfile|data_readRegB[13]~294_combout ;
wire \my_regfile|data_readRegB[13]~295_combout ;
wire \my_regfile|data_readRegB[13]~297_combout ;
wire \my_regfile|data_readRegB[13]~296_combout ;
wire \my_regfile|data_readRegB[13]~298_combout ;
wire \my_regfile|data_readRegB[13]~291_combout ;
wire \my_regfile|data_readRegB[13]~292_combout ;
wire \my_regfile|data_readRegB[13]~289_combout ;
wire \my_regfile|data_readRegB[13]~290_combout ;
wire \my_regfile|data_readRegB[13]~284_combout ;
wire \my_regfile|data_readRegB[13]~285_combout ;
wire \my_regfile|data_readRegB[13]~286_combout ;
wire \my_regfile|data_readRegB[13]~287_combout ;
wire \my_regfile|data_readRegB[13]~288_combout ;
wire \my_regfile|data_readRegB[13]~293_combout ;
wire \my_regfile|data_readRegB[13]~299_combout ;
wire \my_processor|data[13]~22_combout ;
wire \my_processor|my_alu|Add0~27 ;
wire \my_processor|my_alu|Add0~29 ;
wire \my_processor|my_alu|Add0~30_combout ;
wire \my_processor|my_alu|ShiftRight0~52_combout ;
wire \my_processor|my_alu|ShiftRight0~68_combout ;
wire \my_processor|my_alu|ShiftRight0~88_combout ;
wire \my_processor|my_alu|ShiftLeft0~55_combout ;
wire \my_processor|my_alu|ShiftLeft0~59_combout ;
wire \my_processor|my_alu|Selector16~0_combout ;
wire \my_processor|my_alu|Selector16~1_combout ;
wire \my_processor|my_alu|Add1~30_combout ;
wire \my_processor|my_alu|Selector16~2_combout ;
wire \my_processor|my_alu|Selector16~3_combout ;
wire \my_processor|my_alu|Selector16~4_combout ;
wire \my_processor|data_writeReg[15]~15_combout ;
wire \my_regfile|register[18].df|dffe_array[15].df|q~q ;
wire \my_regfile|data_readRegA[15]~187_combout ;
wire \my_regfile|data_readRegA[15]~189_combout ;
wire \my_regfile|data_readRegA[15]~190_combout ;
wire \my_regfile|data_readRegA[15]~188_combout ;
wire \my_regfile|data_readRegA[15]~191_combout ;
wire \my_regfile|data_readRegA[15]~185_combout ;
wire \my_regfile|data_readRegA[15]~182_combout ;
wire \my_regfile|data_readRegA[15]~183_combout ;
wire \my_regfile|data_readRegA[15]~184_combout ;
wire \my_regfile|data_readRegA[15]~186_combout ;
wire \my_regfile|data_readRegA[15]~195_combout ;
wire \my_regfile|data_readRegA[15]~192_combout ;
wire \my_regfile|data_readRegA[15]~193_combout ;
wire \my_regfile|data_readRegA[15]~194_combout ;
wire \my_regfile|data_readRegA[15]~196_combout ;
wire \my_regfile|data_readRegA[15]~177_combout ;
wire \my_regfile|data_readRegA[15]~178_combout ;
wire \my_regfile|data_readRegA[15]~176_combout ;
wire \my_regfile|data_readRegA[15]~180_combout ;
wire \my_regfile|data_readRegA[15]~179_combout ;
wire \my_regfile|data_readRegA[15]~181_combout ;
wire \my_regfile|data_readRegA[15]~197_combout ;
wire \my_processor|my_alu|Add0~31 ;
wire \my_processor|my_alu|Add0~33 ;
wire \my_processor|my_alu|Add0~34_combout ;
wire \my_processor|my_alu|Add1~34_combout ;
wire \my_processor|my_alu|ShiftRight0~40_combout ;
wire \my_processor|my_alu|ShiftRight0~45_combout ;
wire \my_processor|my_alu|ShiftLeft0~4_combout ;
wire \my_processor|my_alu|Selector14~0_combout ;
wire \my_processor|my_alu|Selector14~1_combout ;
wire \my_processor|my_alu|Selector14~2_combout ;
wire \my_processor|my_alu|Selector14~3_combout ;
wire \my_processor|my_alu|Selector14~4_combout ;
wire \my_processor|my_alu|Selector14~5_combout ;
wire \my_processor|data_writeReg[17]~17_combout ;
wire \my_regfile|register[19].df|dffe_array[17].df|q~q ;
wire \my_regfile|data_readRegB[17]~378_combout ;
wire \my_regfile|data_readRegB[17]~377_combout ;
wire \my_regfile|data_readRegB[17]~379_combout ;
wire \my_regfile|data_readRegB[17]~380_combout ;
wire \my_regfile|data_readRegB[17]~381_combout ;
wire \my_regfile|data_readRegB[17]~383_combout ;
wire \my_regfile|data_readRegB[17]~384_combout ;
wire \my_regfile|data_readRegB[17]~385_combout ;
wire \my_regfile|data_readRegB[17]~382_combout ;
wire \my_regfile|data_readRegB[17]~386_combout ;
wire \my_regfile|data_readRegB[17]~372_combout ;
wire \my_regfile|data_readRegB[17]~375_combout ;
wire \my_regfile|data_readRegB[17]~374_combout ;
wire \my_regfile|data_readRegB[17]~373_combout ;
wire \my_regfile|data_readRegB[17]~376_combout ;
wire \my_regfile|data_readRegB[17]~369_combout ;
wire \my_regfile|data_readRegB[17]~370_combout ;
wire \my_regfile|data_readRegB[17]~366_combout ;
wire \my_regfile|data_readRegB[17]~367_combout ;
wire \my_regfile|data_readRegB[17]~368_combout ;
wire \my_regfile|data_readRegB[17]~371_combout ;
wire \my_regfile|data_readRegB[17]~387_combout ;
wire \my_processor|data[17]~26_combout ;
wire \my_processor|my_alu|Add0~35 ;
wire \my_processor|my_alu|Add0~37 ;
wire \my_processor|my_alu|Add0~38_combout ;
wire \my_processor|my_alu|Selector12~0_combout ;
wire \my_processor|my_alu|ShiftRight0~69_combout ;
wire \my_processor|my_alu|ShiftRight0~66_combout ;
wire \my_processor|my_alu|ShiftRight0~70_combout ;
wire \my_processor|my_alu|ShiftLeft0~9_combout ;
wire \my_processor|my_alu|Selector12~1_combout ;
wire \my_processor|my_alu|Selector12~2_combout ;
wire \my_processor|my_alu|Add1~38_combout ;
wire \my_processor|my_alu|Selector12~3_combout ;
wire \my_processor|my_alu|Selector12~4_combout ;
wire \my_processor|my_alu|Selector12~5_combout ;
wire \my_processor|data_writeReg[19]~19_combout ;
wire \my_regfile|register[5].df|dffe_array[19].df|q~q ;
wire \my_regfile|data_readRegB[19]~412_combout ;
wire \my_regfile|data_readRegB[19]~413_combout ;
wire \my_regfile|data_readRegB[19]~414_combout ;
wire \my_regfile|data_readRegB[19]~409_combout ;
wire \my_regfile|data_readRegB[19]~410_combout ;
wire \my_regfile|data_readRegB[19]~411_combout ;
wire \my_regfile|data_readRegB[19]~425_combout ;
wire \my_regfile|data_readRegB[19]~426_combout ;
wire \my_regfile|data_readRegB[19]~427_combout ;
wire \my_regfile|data_readRegB[19]~428_combout ;
wire \my_regfile|data_readRegB[19]~421_combout ;
wire \my_regfile|data_readRegB[19]~422_combout ;
wire \my_regfile|data_readRegB[19]~423_combout ;
wire \my_regfile|data_readRegB[19]~420_combout ;
wire \my_regfile|data_readRegB[19]~424_combout ;
wire \my_regfile|data_readRegB[19]~429_combout ;
wire \my_regfile|data_readRegB[19]~418_combout ;
wire \my_regfile|data_readRegB[19]~415_combout ;
wire \my_regfile|data_readRegB[19]~417_combout ;
wire \my_regfile|data_readRegB[19]~416_combout ;
wire \my_regfile|data_readRegB[19]~419_combout ;
wire \my_regfile|data_readRegB[19]~430_combout ;
wire \my_processor|data[19]~28_combout ;
wire \my_processor|my_alu|Add0~36_combout ;
wire \my_processor|my_alu|Selector13~0_combout ;
wire \my_processor|my_alu|Selector13~3_combout ;
wire \my_processor|my_alu|Add1~36_combout ;
wire \my_processor|my_alu|ShiftLeft0~96_combout ;
wire \my_processor|my_alu|ShiftRight0~53_combout ;
wire \my_processor|my_alu|ShiftRight0~54_combout ;
wire \my_processor|my_alu|ShiftRight0~55_combout ;
wire \my_processor|my_alu|Selector13~1_combout ;
wire \my_processor|my_alu|Selector13~2_combout ;
wire \my_processor|my_alu|Selector13~4_combout ;
wire \my_processor|my_alu|Selector13~5_combout ;
wire \my_processor|data_writeReg[18]~18_combout ;
wire \my_regfile|register[15].df|dffe_array[18].df|q~q ;
wire \my_regfile|data_readRegA[18]~669_combout ;
wire \my_regfile|data_readRegA[18]~668_combout ;
wire \my_regfile|data_readRegA[18]~667_combout ;
wire \my_regfile|data_readRegA[18]~666_combout ;
wire \my_regfile|data_readRegA[18]~670_combout ;
wire \my_regfile|data_readRegA[18]~663_combout ;
wire \my_regfile|data_readRegA[18]~664_combout ;
wire \my_regfile|data_readRegA[18]~660_combout ;
wire \my_regfile|data_readRegA[18]~661_combout ;
wire \my_regfile|data_readRegA[18]~662_combout ;
wire \my_regfile|data_readRegA[18]~665_combout ;
wire \my_regfile|data_readRegA[18]~679_combout ;
wire \my_regfile|data_readRegA[18]~677_combout ;
wire \my_regfile|data_readRegA[18]~676_combout ;
wire \my_regfile|data_readRegA[18]~678_combout ;
wire \my_regfile|data_readRegA[18]~680_combout ;
wire \my_regfile|data_readRegA[18]~671_combout ;
wire \my_regfile|data_readRegA[18]~672_combout ;
wire \my_regfile|data_readRegA[18]~673_combout ;
wire \my_regfile|data_readRegA[18]~674_combout ;
wire \my_regfile|data_readRegA[18]~675_combout ;
wire \my_regfile|data_readRegA[18]~681_combout ;
wire \my_processor|my_alu|ShiftLeft0~66_combout ;
wire \my_processor|my_alu|ShiftLeft0~67_combout ;
wire \my_processor|my_alu|ShiftLeft0~80_combout ;
wire \my_processor|my_alu|Selector1~6_combout ;
wire \my_processor|my_alu|Selector1~7_combout ;
wire \my_processor|my_alu|Selector1~8_combout ;
wire \my_processor|my_alu|Selector1~9_combout ;
wire \my_processor|my_alu|ShiftLeft0~50_combout ;
wire \my_processor|my_alu|ShiftLeft0~54_combout ;
wire \my_processor|my_alu|Selector1~10_combout ;
wire \my_processor|my_alu|Selector1~11_combout ;
wire \my_processor|my_alu|Selector1~16_combout ;
wire \my_processor|alu_opcode[2]~13_combout ;
wire \my_processor|my_alu|Add0~59 ;
wire \my_processor|my_alu|Add0~60_combout ;
wire \my_processor|my_alu|Selector1~12_combout ;
wire \my_processor|my_alu|Selector1~13_combout ;
wire \my_processor|my_alu|Add1~59 ;
wire \my_processor|my_alu|Add1~60_combout ;
wire \my_processor|my_alu|Selector1~14_combout ;
wire \my_processor|my_alu|Selector1~15_combout ;
wire \my_processor|data_writeReg[30]~30_combout ;
wire \my_regfile|register[2].df|dffe_array[30].df|q~q ;
wire \my_regfile|data_readRegB[30]~663_combout ;
wire \my_regfile|data_readRegB[30]~666_combout ;
wire \my_regfile|data_readRegB[30]~664_combout ;
wire \my_regfile|data_readRegB[30]~665_combout ;
wire \my_regfile|data_readRegB[30]~667_combout ;
wire \my_regfile|data_readRegB[30]~659_combout ;
wire \my_regfile|data_readRegB[30]~660_combout ;
wire \my_regfile|data_readRegB[30]~661_combout ;
wire \my_regfile|data_readRegB[30]~658_combout ;
wire \my_regfile|data_readRegB[30]~653_combout ;
wire \my_regfile|data_readRegB[30]~655_combout ;
wire \my_regfile|data_readRegB[30]~654_combout ;
wire \my_regfile|data_readRegB[30]~656_combout ;
wire \my_regfile|data_readRegB[30]~657_combout ;
wire \my_regfile|data_readRegB[30]~662_combout ;
wire \my_regfile|data_readRegB[30]~650_combout ;
wire \my_regfile|data_readRegB[30]~651_combout ;
wire \my_regfile|data_readRegB[30]~648_combout ;
wire \my_regfile|data_readRegB[30]~649_combout ;
wire \my_regfile|data_readRegB[30]~652_combout ;
wire \my_regfile|data_readRegB[30]~668_combout ;
wire \my_processor|data[30]~39_combout ;
wire \my_processor|my_alu|Add0~61 ;
wire \my_processor|my_alu|Add0~62_combout ;
wire \my_processor|my_alu|Selector0~16_combout ;
wire \my_processor|my_alu|Selector0~17_combout ;
wire \my_processor|my_alu|Add1~61 ;
wire \my_processor|my_alu|Add1~62_combout ;
wire \my_processor|my_alu|Selector0~18_combout ;
wire \my_processor|my_alu|Selector0~22_combout ;
wire \my_processor|my_alu|Selector0~10_combout ;
wire \my_processor|my_alu|Selector0~11_combout ;
wire \my_processor|my_alu|Selector0~12_combout ;
wire \my_processor|my_alu|Selector0~13_combout ;
wire \my_processor|my_alu|Selector0~14_combout ;
wire \my_processor|my_alu|Selector0~15_combout ;
wire \my_processor|my_alu|Selector0~19_combout ;
wire \my_processor|data_writeReg[31]~31_combout ;
wire \my_regfile|register[18].df|dffe_array[31].df|q~q ;
wire \my_regfile|data_readRegA[31]~451_combout ;
wire \my_regfile|data_readRegA[31]~454_combout ;
wire \my_regfile|data_readRegA[31]~452_combout ;
wire \my_regfile|data_readRegA[31]~453_combout ;
wire \my_regfile|data_readRegA[31]~455_combout ;
wire \my_regfile|data_readRegA[31]~444_combout ;
wire \my_regfile|data_readRegA[31]~443_combout ;
wire \my_regfile|data_readRegA[31]~441_combout ;
wire \my_regfile|data_readRegA[31]~442_combout ;
wire \my_regfile|data_readRegA[31]~440_combout ;
wire \my_regfile|data_readRegA[31]~445_combout ;
wire \my_regfile|data_readRegA[31]~459_combout ;
wire \my_regfile|data_readRegA[31]~457_combout ;
wire \my_regfile|data_readRegA[31]~456_combout ;
wire \my_regfile|data_readRegA[31]~458_combout ;
wire \my_regfile|data_readRegA[31]~460_combout ;
wire \my_regfile|data_readRegA[31]~447_combout ;
wire \my_regfile|data_readRegA[31]~446_combout ;
wire \my_regfile|data_readRegA[31]~448_combout ;
wire \my_regfile|data_readRegA[31]~449_combout ;
wire \my_regfile|data_readRegA[31]~450_combout ;
wire \my_regfile|data_readRegA[31]~461_combout ;
wire \my_processor|my_alu|Selector15~1_combout ;
wire \my_processor|my_alu|Add1~32_combout ;
wire \my_processor|my_alu|Selector15~6_combout ;
wire \my_processor|my_alu|ShiftLeft0~2_combout ;
wire \my_processor|my_alu|ShiftRight0~25_combout ;
wire \my_processor|my_alu|ShiftRight0~26_combout ;
wire \my_processor|my_alu|Selector15~4_combout ;
wire \my_processor|my_alu|Selector15~5_combout ;
wire \my_processor|my_alu|Selector15~7_combout ;
wire \my_processor|my_alu|Add0~32_combout ;
wire \my_processor|my_alu|Selector15~9_combout ;
wire \my_processor|my_alu|Selector15~10_combout ;
wire \my_processor|data_writeReg[16]~16_combout ;
wire \my_regfile|register[7].df|dffe_array[16].df|q~q ;
wire \my_regfile|data_readRegA[16]~686_combout ;
wire \my_regfile|data_readRegA[16]~685_combout ;
wire \my_regfile|data_readRegA[16]~682_combout ;
wire \my_regfile|data_readRegA[16]~683_combout ;
wire \my_regfile|data_readRegA[16]~684_combout ;
wire \my_regfile|data_readRegA[16]~687_combout ;
wire \my_regfile|data_readRegA[16]~698_combout ;
wire \my_regfile|data_readRegA[16]~699_combout ;
wire \my_regfile|data_readRegA[16]~700_combout ;
wire \my_regfile|data_readRegA[16]~701_combout ;
wire \my_regfile|data_readRegA[16]~702_combout ;
wire \my_regfile|data_readRegA[16]~691_combout ;
wire \my_regfile|data_readRegA[16]~689_combout ;
wire \my_regfile|data_readRegA[16]~690_combout ;
wire \my_regfile|data_readRegA[16]~688_combout ;
wire \my_regfile|data_readRegA[16]~692_combout ;
wire \my_regfile|data_readRegA[16]~694_combout ;
wire \my_regfile|data_readRegA[16]~693_combout ;
wire \my_regfile|data_readRegA[16]~695_combout ;
wire \my_regfile|data_readRegA[16]~696_combout ;
wire \my_regfile|data_readRegA[16]~697_combout ;
wire \my_regfile|data_readRegA[16]~703_combout ;
wire \my_processor|my_alu|ShiftRight0~23_combout ;
wire \my_processor|my_alu|ShiftRight0~59_combout ;
wire \my_processor|my_alu|ShiftRight0~72_combout ;
wire \my_processor|my_alu|ShiftRight0~61_combout ;
wire \my_processor|my_alu|ShiftRight0~73_combout ;
wire \my_processor|my_alu|ShiftRight0~74_combout ;
wire \my_processor|my_alu|Selector20~0_combout ;
wire \my_processor|my_alu|Selector20~1_combout ;
wire \my_processor|my_alu|Add1~22_combout ;
wire \my_processor|my_alu|Selector20~2_combout ;
wire \my_processor|my_alu|Selector20~3_combout ;
wire \my_processor|my_alu|Selector20~4_combout ;
wire \my_processor|data_writeReg[10]~10_combout ;
wire \my_regfile|register[17].df|dffe_array[10].df|q~q ;
wire \my_regfile|data_readRegA[10]~319_combout ;
wire \my_regfile|data_readRegA[10]~321_combout ;
wire \my_regfile|data_readRegA[10]~320_combout ;
wire \my_regfile|data_readRegA[10]~322_combout ;
wire \my_regfile|data_readRegA[10]~323_combout ;
wire \my_regfile|data_readRegA[10]~317_combout ;
wire \my_regfile|data_readRegA[10]~315_combout ;
wire \my_regfile|data_readRegA[10]~314_combout ;
wire \my_regfile|data_readRegA[10]~316_combout ;
wire \my_regfile|data_readRegA[10]~318_combout ;
wire \my_regfile|data_readRegA[10]~327_combout ;
wire \my_regfile|data_readRegA[10]~325_combout ;
wire \my_regfile|data_readRegA[10]~324_combout ;
wire \my_regfile|data_readRegA[10]~326_combout ;
wire \my_regfile|data_readRegA[10]~328_combout ;
wire \my_regfile|data_readRegA[10]~311_combout ;
wire \my_regfile|data_readRegA[10]~308_combout ;
wire \my_regfile|data_readRegA[10]~312_combout ;
wire \my_regfile|data_readRegA[10]~309_combout ;
wire \my_regfile|data_readRegA[10]~310_combout ;
wire \my_regfile|data_readRegA[10]~313_combout ;
wire \my_regfile|data_readRegA[10]~329_combout ;
wire \my_processor|my_alu|Add0~20_combout ;
wire \my_processor|my_alu|Add1~20_combout ;
wire \my_processor|my_alu|Selector21~2_combout ;
wire \my_processor|my_alu|ShiftRight0~60_combout ;
wire \my_processor|my_alu|ShiftRight0~33_combout ;
wire \my_processor|my_alu|ShiftRight0~62_combout ;
wire \my_processor|my_alu|ShiftRight0~63_combout ;
wire \my_processor|my_alu|Selector21~0_combout ;
wire \my_processor|my_alu|Selector21~1_combout ;
wire \my_processor|my_alu|Selector21~3_combout ;
wire \my_processor|my_alu|Selector21~4_combout ;
wire \my_processor|data_writeReg[9]~9_combout ;
wire \my_regfile|register[2].df|dffe_array[9].df|q~q ;
wire \my_regfile|data_readRegA[9]~286_combout ;
wire \my_regfile|data_readRegA[9]~289_combout ;
wire \my_regfile|data_readRegA[9]~290_combout ;
wire \my_regfile|data_readRegA[9]~287_combout ;
wire \my_regfile|data_readRegA[9]~288_combout ;
wire \my_regfile|data_readRegA[9]~291_combout ;
wire \my_regfile|data_readRegA[9]~305_combout ;
wire \my_regfile|data_readRegA[9]~303_combout ;
wire \my_regfile|data_readRegA[9]~302_combout ;
wire \my_regfile|data_readRegA[9]~304_combout ;
wire \my_regfile|data_readRegA[9]~306_combout ;
wire \my_regfile|data_readRegA[9]~300_combout ;
wire \my_regfile|data_readRegA[9]~297_combout ;
wire \my_regfile|data_readRegA[9]~298_combout ;
wire \my_regfile|data_readRegA[9]~299_combout ;
wire \my_regfile|data_readRegA[9]~301_combout ;
wire \my_regfile|data_readRegA[9]~294_combout ;
wire \my_regfile|data_readRegA[9]~292_combout ;
wire \my_regfile|data_readRegA[9]~293_combout ;
wire \my_regfile|data_readRegA[9]~295_combout ;
wire \my_regfile|data_readRegA[9]~296_combout ;
wire \my_regfile|data_readRegA[9]~307_combout ;
wire \my_processor|my_alu|Add0~18_combout ;
wire \my_processor|my_alu|Add1~18_combout ;
wire \my_processor|my_alu|Selector22~0_combout ;
wire \my_processor|my_alu|ShiftRight0~9_combout ;
wire \my_processor|my_alu|ShiftRight0~34_combout ;
wire \my_processor|my_alu|ShiftRight0~35_combout ;
wire \my_processor|my_alu|Selector22~1_combout ;
wire \my_processor|my_alu|Selector22~2_combout ;
wire \my_processor|my_alu|Selector22~3_combout ;
wire \my_processor|my_alu|Selector22~4_combout ;
wire \my_processor|data_writeReg[8]~8_combout ;
wire \my_regfile|register[31].df|dffe_array[8].df|q~q ;
wire \my_regfile|data_readRegA[8]~349_combout ;
wire \my_regfile|data_readRegA[8]~347_combout ;
wire \my_regfile|data_readRegA[8]~346_combout ;
wire \my_regfile|data_readRegA[8]~348_combout ;
wire \my_regfile|data_readRegA[8]~350_combout ;
wire \my_regfile|data_readRegA[8]~341_combout ;
wire \my_regfile|data_readRegA[8]~342_combout ;
wire \my_regfile|data_readRegA[8]~343_combout ;
wire \my_regfile|data_readRegA[8]~344_combout ;
wire \my_regfile|data_readRegA[8]~345_combout ;
wire \my_regfile|data_readRegA[8]~336_combout ;
wire \my_regfile|data_readRegA[8]~338_combout ;
wire \my_regfile|data_readRegA[8]~339_combout ;
wire \my_regfile|data_readRegA[8]~337_combout ;
wire \my_regfile|data_readRegA[8]~340_combout ;
wire \my_regfile|data_readRegA[8]~333_combout ;
wire \my_regfile|data_readRegA[8]~334_combout ;
wire \my_regfile|data_readRegA[8]~331_combout ;
wire \my_regfile|data_readRegA[8]~332_combout ;
wire \my_regfile|data_readRegA[8]~330_combout ;
wire \my_regfile|data_readRegA[8]~335_combout ;
wire \my_regfile|data_readRegA[8]~351_combout ;
wire \my_processor|my_alu|Add0~16_combout ;
wire \my_processor|my_alu|Add1~16_combout ;
wire \my_processor|my_alu|Selector23~2_combout ;
wire \my_processor|my_alu|Selector23~0_combout ;
wire \my_processor|my_alu|Selector23~1_combout ;
wire \my_processor|my_alu|Selector23~3_combout ;
wire \my_processor|my_alu|Selector23~4_combout ;
wire \my_processor|data_writeReg[7]~7_combout ;
wire \my_regfile|register[26].df|dffe_array[7].df|q~feeder_combout ;
wire \my_regfile|register[26].df|dffe_array[7].df|q~q ;
wire \my_regfile|data_readRegB[7]~166_combout ;
wire \my_regfile|data_readRegB[7]~167_combout ;
wire \my_regfile|data_readRegB[7]~168_combout ;
wire \my_regfile|data_readRegB[7]~169_combout ;
wire \my_regfile|data_readRegB[7]~162_combout ;
wire \my_regfile|data_readRegB[7]~161_combout ;
wire \my_regfile|data_readRegB[7]~164_combout ;
wire \my_regfile|data_readRegB[7]~163_combout ;
wire \my_regfile|data_readRegB[7]~165_combout ;
wire \my_regfile|data_readRegB[7]~170_combout ;
wire \my_processor|data[7]~14_combout ;
wire \my_regfile|data_readRegB[7]~154_combout ;
wire \my_regfile|data_readRegB[7]~153_combout ;
wire \my_regfile|data_readRegB[7]~156_combout ;
wire \my_regfile|data_readRegB[7]~158_combout ;
wire \my_regfile|data_readRegB[7]~157_combout ;
wire \my_regfile|data_readRegB[7]~155_combout ;
wire \my_regfile|data_readRegB[7]~159_combout ;
wire \my_regfile|data_readRegB[7]~150_combout ;
wire \my_regfile|data_readRegB[7]~151_combout ;
wire \my_regfile|data_readRegB[7]~152_combout ;
wire \my_regfile|data_readRegB[7]~160_combout ;
wire \my_processor|data[7]~15_combout ;
wire \my_processor|my_alu|Add0~14_combout ;
wire \my_processor|my_alu|Selector24~1_combout ;
wire \my_processor|my_alu|Add1~14_combout ;
wire \my_processor|my_alu|Selector24~4_combout ;
wire \my_processor|my_alu|Selector24~5_combout ;
wire \my_processor|my_alu|ShiftRight0~10_combout ;
wire \my_processor|my_alu|ShiftRight0~57_combout ;
wire \my_processor|my_alu|ShiftRight0~71_combout ;
wire \my_processor|my_alu|Selector24~2_combout ;
wire \my_processor|my_alu|Selector24~3_combout ;
wire \my_processor|my_alu|Selector24~6_combout ;
wire \my_processor|my_alu|Selector24~7_combout ;
wire \my_processor|data_writeReg[6]~6_combout ;
wire \my_regfile|register[5].df|dffe_array[6].df|q~q ;
wire \my_regfile|data_readRegA[6]~113_combout ;
wire \my_regfile|data_readRegA[6]~114_combout ;
wire \my_regfile|data_readRegA[6]~111_combout ;
wire \my_regfile|data_readRegA[6]~112_combout ;
wire \my_regfile|data_readRegA[6]~110_combout ;
wire \my_regfile|data_readRegA[6]~115_combout ;
wire \my_regfile|data_readRegA[6]~118_combout ;
wire \my_regfile|data_readRegA[6]~116_combout ;
wire \my_regfile|data_readRegA[6]~119_combout ;
wire \my_regfile|data_readRegA[6]~117_combout ;
wire \my_regfile|data_readRegA[6]~120_combout ;
wire \my_regfile|data_readRegA[6]~126_combout ;
wire \my_regfile|data_readRegA[6]~127_combout ;
wire \my_regfile|data_readRegA[6]~128_combout ;
wire \my_regfile|data_readRegA[6]~129_combout ;
wire \my_regfile|data_readRegA[6]~130_combout ;
wire \my_regfile|data_readRegA[6]~123_combout ;
wire \my_regfile|data_readRegA[6]~122_combout ;
wire \my_regfile|data_readRegA[6]~121_combout ;
wire \my_regfile|data_readRegA[6]~124_combout ;
wire \my_regfile|data_readRegA[6]~125_combout ;
wire \my_regfile|data_readRegA[6]~131_combout ;
wire \my_processor|my_alu|Add0~12_combout ;
wire \my_processor|my_alu|ShiftRight0~56_combout ;
wire \my_processor|my_alu|ShiftRight0~58_combout ;
wire \my_processor|my_alu|Selector25~0_combout ;
wire \my_processor|my_alu|ShiftRight0~84_combout ;
wire \my_processor|my_alu|Selector25~1_combout ;
wire \my_processor|my_alu|Add1~12_combout ;
wire \my_processor|my_alu|Selector25~2_combout ;
wire \my_processor|my_alu|Selector25~3_combout ;
wire \my_processor|my_alu|Selector25~4_combout ;
wire \my_processor|my_alu|Selector25~5_combout ;
wire \my_processor|data_writeReg[5]~5_combout ;
wire \my_regfile|register[3].df|dffe_array[5].df|q~q ;
wire \my_regfile|data_readRegA[5]~133_combout ;
wire \my_regfile|data_readRegA[5]~134_combout ;
wire \my_regfile|data_readRegA[5]~135_combout ;
wire \my_regfile|data_readRegA[5]~136_combout ;
wire \my_regfile|data_readRegA[5]~132_combout ;
wire \my_regfile|data_readRegA[5]~137_combout ;
wire \my_regfile|data_readRegA[5]~144_combout ;
wire \my_regfile|data_readRegA[5]~145_combout ;
wire \my_regfile|data_readRegA[5]~146_combout ;
wire \my_regfile|data_readRegA[5]~143_combout ;
wire \my_regfile|data_readRegA[5]~147_combout ;
wire \my_regfile|data_readRegA[5]~139_combout ;
wire \my_regfile|data_readRegA[5]~140_combout ;
wire \my_regfile|data_readRegA[5]~141_combout ;
wire \my_regfile|data_readRegA[5]~138_combout ;
wire \my_regfile|data_readRegA[5]~142_combout ;
wire \my_regfile|data_readRegA[5]~151_combout ;
wire \my_regfile|data_readRegA[5]~149_combout ;
wire \my_regfile|data_readRegA[5]~148_combout ;
wire \my_regfile|data_readRegA[5]~150_combout ;
wire \my_regfile|data_readRegA[5]~152_combout ;
wire \my_regfile|data_readRegA[5]~153_combout ;
wire \my_processor|my_alu|Add0~10_combout ;
wire \my_processor|my_alu|ShiftRight0~28_combout ;
wire \my_processor|my_alu|ShiftRight0~29_combout ;
wire \my_processor|my_alu|ShiftRight0~30_combout ;
wire \my_processor|my_alu|Selector26~0_combout ;
wire \my_processor|my_alu|Selector26~1_combout ;
wire \my_processor|my_alu|Add1~10_combout ;
wire \my_processor|my_alu|Selector26~2_combout ;
wire \my_processor|my_alu|Selector26~3_combout ;
wire \my_processor|my_alu|Selector26~4_combout ;
wire \my_processor|my_alu|Selector26~5_combout ;
wire \my_processor|data_writeReg[4]~4_combout ;
wire \my_regfile|register[5].df|dffe_array[4].df|q~q ;
wire \my_regfile|data_readRegA[4]~157_combout ;
wire \my_regfile|data_readRegA[4]~155_combout ;
wire \my_regfile|data_readRegA[4]~156_combout ;
wire \my_regfile|data_readRegA[4]~158_combout ;
wire \my_regfile|data_readRegA[4]~154_combout ;
wire \my_regfile|data_readRegA[4]~159_combout ;
wire \my_regfile|data_readRegA[4]~173_combout ;
wire \my_regfile|data_readRegA[4]~171_combout ;
wire \my_regfile|data_readRegA[4]~170_combout ;
wire \my_regfile|data_readRegA[4]~172_combout ;
wire \my_regfile|data_readRegA[4]~174_combout ;
wire \my_regfile|data_readRegA[4]~161_combout ;
wire \my_regfile|data_readRegA[4]~162_combout ;
wire \my_regfile|data_readRegA[4]~163_combout ;
wire \my_regfile|data_readRegA[4]~160_combout ;
wire \my_regfile|data_readRegA[4]~164_combout ;
wire \my_regfile|data_readRegA[4]~168_combout ;
wire \my_regfile|data_readRegA[4]~165_combout ;
wire \my_regfile|data_readRegA[4]~166_combout ;
wire \my_regfile|data_readRegA[4]~167_combout ;
wire \my_regfile|data_readRegA[4]~169_combout ;
wire \my_regfile|data_readRegA[4]~175_combout ;
wire \my_processor|my_alu|Add0~8_combout ;
wire \my_processor|my_alu|Add1~8_combout ;
wire \my_processor|my_alu|Selector27~2_combout ;
wire \my_processor|my_alu|Selector27~3_combout ;
wire \my_processor|my_alu|ShiftRight0~4_combout ;
wire \my_processor|my_alu|ShiftRight0~3_combout ;
wire \my_processor|my_alu|ShiftRight0~5_combout ;
wire \my_processor|my_alu|ShiftRight0~11_combout ;
wire \my_processor|my_alu|Selector27~0_combout ;
wire \my_processor|my_alu|Selector27~1_combout ;
wire \my_processor|my_alu|Selector27~4_combout ;
wire \my_processor|my_alu|Selector27~5_combout ;
wire \my_processor|data_writeReg[3]~3_combout ;
wire \my_regfile|register[1].df|dffe_array[3].df|q~q ;
wire \my_regfile|data_readRegA[3]~44_combout ;
wire \my_regfile|data_readRegA[3]~47_combout ;
wire \my_regfile|data_readRegA[3]~48_combout ;
wire \my_regfile|data_readRegA[3]~45_combout ;
wire \my_regfile|data_readRegA[3]~46_combout ;
wire \my_regfile|data_readRegA[3]~49_combout ;
wire \my_regfile|data_readRegA[3]~53_combout ;
wire \my_regfile|data_readRegA[3]~50_combout ;
wire \my_regfile|data_readRegA[3]~52_combout ;
wire \my_regfile|data_readRegA[3]~51_combout ;
wire \my_regfile|data_readRegA[3]~54_combout ;
wire \my_regfile|data_readRegA[3]~63_combout ;
wire \my_regfile|data_readRegA[3]~61_combout ;
wire \my_regfile|data_readRegA[3]~60_combout ;
wire \my_regfile|data_readRegA[3]~62_combout ;
wire \my_regfile|data_readRegA[3]~64_combout ;
wire \my_regfile|data_readRegA[3]~55_combout ;
wire \my_regfile|data_readRegA[3]~57_combout ;
wire \my_regfile|data_readRegA[3]~58_combout ;
wire \my_regfile|data_readRegA[3]~56_combout ;
wire \my_regfile|data_readRegA[3]~59_combout ;
wire \my_regfile|data_readRegA[3]~65_combout ;
wire \my_processor|my_alu|Add0~6_combout ;
wire \my_processor|my_alu|Selector28~3_combout ;
wire \my_processor|my_alu|Add1~6_combout ;
wire \my_processor|my_alu|Selector28~9_combout ;
wire \my_processor|my_alu|ShiftRight0~27_combout ;
wire \my_processor|my_alu|Selector28~7_combout ;
wire \my_processor|my_alu|Selector28~8_combout ;
wire \my_processor|my_alu|Selector28~10_combout ;
wire \my_processor|my_alu|Selector28~11_combout ;
wire \my_processor|my_alu|Selector28~12_combout ;
wire \my_processor|data_writeReg[2]~2_combout ;
wire \my_regfile|register[21].df|dffe_array[2].df|q~feeder_combout ;
wire \my_regfile|register[21].df|dffe_array[2].df|q~q ;
wire \my_regfile|data_readRegB[2]~58_combout ;
wire \my_regfile|data_readRegB[2]~56_combout ;
wire \my_regfile|data_readRegB[2]~59_combout ;
wire \my_regfile|data_readRegB[2]~57_combout ;
wire \my_regfile|data_readRegB[2]~60_combout ;
wire \my_regfile|data_readRegB[2]~48_combout ;
wire \my_regfile|data_readRegB[2]~45_combout ;
wire \my_regfile|data_readRegB[2]~49_combout ;
wire \my_regfile|data_readRegB[2]~46_combout ;
wire \my_regfile|data_readRegB[2]~47_combout ;
wire \my_regfile|data_readRegB[2]~50_combout ;
wire \my_regfile|data_readRegB[2]~52_combout ;
wire \my_regfile|data_readRegB[2]~53_combout ;
wire \my_regfile|data_readRegB[2]~51_combout ;
wire \my_regfile|data_readRegB[2]~54_combout ;
wire \my_regfile|data_readRegB[2]~55_combout ;
wire \my_regfile|data_readRegB[2]~61_combout ;
wire \my_regfile|data_readRegB[2]~62_combout ;
wire \my_regfile|data_readRegB[2]~63_combout ;
wire \my_regfile|data_readRegB[2]~64_combout ;
wire \my_regfile|data_readRegB[2]~65_combout ;
wire \my_regfile|data_readRegB[2]~66_combout ;
wire \my_processor|data[2]~4_combout ;
wire \my_processor|my_alu|Selector29~4_combout ;
wire \my_processor|my_alu|Add0~4_combout ;
wire \my_processor|my_alu|ShiftRight0~2_combout ;
wire \my_processor|my_alu|Selector29~0_combout ;
wire \my_processor|my_alu|Selector29~1_combout ;
wire \my_processor|my_alu|Add1~4_combout ;
wire \my_processor|my_alu|Selector29~2_combout ;
wire \my_processor|my_alu|Selector29~3_combout ;
wire \my_processor|my_alu|Selector29~5_combout ;
wire \my_processor|data_writeReg[1]~1_combout ;
wire \my_regfile|register[29].df|dffe_array[1].df|q~q ;
wire \my_regfile|data_readRegB[1]~41_combout ;
wire \my_regfile|data_readRegB[1]~40_combout ;
wire \my_regfile|data_readRegB[1]~39_combout ;
wire \my_regfile|data_readRegB[1]~42_combout ;
wire \my_regfile|data_readRegB[1]~43_combout ;
wire \my_regfile|data_readRegB[1]~37_combout ;
wire \my_regfile|data_readRegB[1]~36_combout ;
wire \my_regfile|data_readRegB[1]~35_combout ;
wire \my_regfile|data_readRegB[1]~34_combout ;
wire \my_regfile|data_readRegB[1]~38_combout ;
wire \my_regfile|data_readRegB[1]~29_combout ;
wire \my_regfile|data_readRegB[1]~30_combout ;
wire \my_regfile|data_readRegB[1]~31_combout ;
wire \my_regfile|data_readRegB[1]~32_combout ;
wire \my_regfile|data_readRegB[1]~33_combout ;
wire \my_regfile|data_readRegB[1]~23_combout ;
wire \my_regfile|data_readRegB[1]~25_combout ;
wire \my_regfile|data_readRegB[1]~24_combout ;
wire \my_regfile|data_readRegB[1]~26_combout ;
wire \my_regfile|data_readRegB[1]~27_combout ;
wire \my_regfile|data_readRegB[1]~28_combout ;
wire \my_regfile|data_readRegB[1]~44_combout ;
wire \my_processor|data[1]~3_combout ;
wire \my_processor|my_alu|Add0~2_combout ;
wire \my_processor|my_alu|Add1~2_combout ;
wire \my_processor|my_alu|Selector31~2_combout ;
wire \my_processor|my_alu|Selector30~0_combout ;
wire \my_processor|my_alu|Selector30~1_combout ;
wire \my_processor|my_alu|Selector30~2_combout ;
wire \my_processor|my_alu|Selector30~3_combout ;
wire \my_processor|my_alu|Selector30~4_combout ;
wire \my_processor|my_alu|Selector30~5_combout ;
wire \my_processor|my_alu|Selector30~6_combout ;
wire \my_processor|my_alu|Selector17~2_combout ;
wire \my_processor|my_alu|Add1~28_combout ;
wire \my_processor|my_alu|ShiftRight0~96_combout ;
wire \my_processor|my_alu|Selector17~0_combout ;
wire \my_processor|my_alu|Selector17~1_combout ;
wire \my_processor|my_alu|Selector17~3_combout ;
wire \my_processor|my_alu|Add0~28_combout ;
wire \my_processor|my_alu|Selector17~4_combout ;
wire \my_processor|data_writeReg[14]~14_combout ;
wire \my_regfile|register[7].df|dffe_array[14].df|q~q ;
wire \my_regfile|data_readRegA[14]~224_combout ;
wire \my_regfile|data_readRegA[14]~221_combout ;
wire \my_regfile|data_readRegA[14]~222_combout ;
wire \my_regfile|data_readRegA[14]~220_combout ;
wire \my_regfile|data_readRegA[14]~223_combout ;
wire \my_regfile|data_readRegA[14]~225_combout ;
wire \my_regfile|data_readRegA[14]~233_combout ;
wire \my_regfile|data_readRegA[14]~231_combout ;
wire \my_regfile|data_readRegA[14]~232_combout ;
wire \my_regfile|data_readRegA[14]~234_combout ;
wire \my_regfile|data_readRegA[14]~235_combout ;
wire \my_regfile|data_readRegA[14]~229_combout ;
wire \my_regfile|data_readRegA[14]~228_combout ;
wire \my_regfile|data_readRegA[14]~227_combout ;
wire \my_regfile|data_readRegA[14]~226_combout ;
wire \my_regfile|data_readRegA[14]~230_combout ;
wire \my_regfile|data_readRegA[14]~239_combout ;
wire \my_regfile|data_readRegA[14]~237_combout ;
wire \my_regfile|data_readRegA[14]~236_combout ;
wire \my_regfile|data_readRegA[14]~238_combout ;
wire \my_regfile|data_readRegA[14]~240_combout ;
wire \my_regfile|data_readRegA[14]~241_combout ;
wire \my_processor|my_alu|ShiftRight0~7_combout ;
wire \my_processor|my_alu|ShiftRight0~8_combout ;
wire \my_processor|my_alu|ShiftRight0~12_combout ;
wire \my_processor|my_alu|Selector31~4_combout ;
wire \my_processor|my_alu|Selector31~5_combout ;
wire \my_processor|my_alu|Selector31~9_combout ;
wire \my_processor|my_alu|Selector31~10_combout ;
wire \my_processor|my_alu|Selector31~14_combout ;
wire \my_processor|my_alu|Selector31~17_combout ;
wire \my_processor|data_writeReg[0]~0_combout ;
wire \my_regfile|register[17].df|dffe_array[0].df|q~q ;
wire \my_regfile|data_readRegA[0]~11_combout ;
wire \my_regfile|data_readRegA[0]~12_combout ;
wire \my_regfile|data_readRegA[0]~14_combout ;
wire \my_regfile|data_readRegA[0]~13_combout ;
wire \my_regfile|data_readRegA[0]~15_combout ;
wire \my_regfile|data_readRegA[0]~9_combout ;
wire \my_regfile|data_readRegA[0]~7_combout ;
wire \my_regfile|data_readRegA[0]~8_combout ;
wire \my_regfile|data_readRegA[0]~6_combout ;
wire \my_regfile|data_readRegA[0]~10_combout ;
wire \my_regfile|data_readRegA[0]~3_combout ;
wire \my_regfile|data_readRegA[0]~1_combout ;
wire \my_regfile|data_readRegA[0]~2_combout ;
wire \my_regfile|data_readRegA[0]~4_combout ;
wire \my_regfile|data_readRegA[0]~0_combout ;
wire \my_regfile|data_readRegA[0]~5_combout ;
wire \my_regfile|data_readRegA[0]~17_combout ;
wire \my_regfile|data_readRegA[0]~16_combout ;
wire \my_regfile|data_readRegA[0]~19_combout ;
wire \my_regfile|data_readRegA[0]~18_combout ;
wire \my_regfile|data_readRegA[0]~20_combout ;
wire \my_regfile|data_readRegA[0]~21_combout ;
wire \my_regfile|data_readRegB[4]~723_combout ;
wire \my_regfile|data_readRegB[4]~722_combout ;
wire \my_regfile|data_readRegB[4]~724_combout ;
wire \my_regfile|data_readRegB[5]~725_combout ;
wire \my_regfile|data_readRegB[6]~726_combout ;
wire \my_regfile|data_readRegB[7]~727_combout ;
wire \my_regfile|data_readRegB[8]~728_combout ;
wire \my_regfile|data_readRegB[10]~729_combout ;
wire \my_processor|alu_opcode[3]~14_combout ;
wire \my_processor|alu_opcode[4]~15_combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;
wire [1:0] \pc_clk|r_reg ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\my_regfile|data_readRegA[0]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\my_regfile|data_readRegA[1]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\my_regfile|data_readRegA[2]~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\my_regfile|data_readRegA[3]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\my_regfile|data_readRegA[4]~175_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\my_regfile|data_readRegA[5]~153_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\my_regfile|data_readRegA[6]~131_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\my_regfile|data_readRegA[7]~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\my_regfile|data_readRegA[8]~351_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\my_regfile|data_readRegA[9]~307_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\my_regfile|data_readRegA[10]~329_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\my_regfile|data_readRegA[11]~285_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\my_regfile|data_readRegA[12]~263_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\my_regfile|data_readRegA[13]~219_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\my_regfile|data_readRegA[14]~241_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\my_regfile|data_readRegA[15]~197_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\my_regfile|data_readRegA[16]~703_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\my_regfile|data_readRegA[17]~659_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\my_regfile|data_readRegA[18]~681_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\my_regfile|data_readRegA[19]~637_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\my_regfile|data_readRegA[20]~615_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\my_regfile|data_readRegA[21]~571_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\my_regfile|data_readRegA[22]~593_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\my_regfile|data_readRegA[23]~549_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\my_regfile|data_readRegA[24]~439_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\my_regfile|data_readRegA[25]~395_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\my_regfile|data_readRegA[26]~417_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\my_regfile|data_readRegA[27]~373_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\my_regfile|data_readRegA[28]~527_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\my_regfile|data_readRegA[29]~483_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\my_regfile|data_readRegA[30]~505_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\my_regfile|data_readRegA[31]~461_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\my_regfile|data_readRegB[0]~21_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\my_regfile|data_readRegB[1]~44_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\my_regfile|data_readRegB[2]~66_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\my_regfile|data_readRegB[3]~88_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\my_regfile|data_readRegB[4]~724_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\my_regfile|data_readRegB[5]~725_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\my_regfile|data_readRegB[6]~726_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\my_regfile|data_readRegB[7]~727_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\my_regfile|data_readRegB[8]~728_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\my_regfile|data_readRegB[9]~213_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\my_regfile|data_readRegB[10]~729_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\my_regfile|data_readRegB[11]~256_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\my_regfile|data_readRegB[12]~278_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\my_regfile|data_readRegB[13]~299_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\my_regfile|data_readRegB[14]~321_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\my_regfile|data_readRegB[15]~343_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\my_regfile|data_readRegB[16]~365_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\my_regfile|data_readRegB[17]~387_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\my_regfile|data_readRegB[18]~408_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\my_regfile|data_readRegB[19]~430_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\my_regfile|data_readRegB[20]~452_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\my_regfile|data_readRegB[21]~473_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\my_regfile|data_readRegB[22]~495_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\my_regfile|data_readRegB[23]~517_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\my_regfile|data_readRegB[24]~539_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\my_regfile|data_readRegB[25]~561_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\my_regfile|data_readRegB[26]~583_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\my_regfile|data_readRegB[27]~604_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\my_regfile|data_readRegB[28]~625_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\my_regfile|data_readRegB[29]~647_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\my_regfile|data_readRegB[30]~668_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\my_regfile|data_readRegB[31]~689_combout ),
	.oe(\my_regfile|data_readRegB[0]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|my_alu|Selector31~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|my_alu|Selector30~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|my_alu|Selector29~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|my_alu|Selector28~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|my_alu|Selector27~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|my_alu|Selector26~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|my_alu|Selector25~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|my_alu|Selector24~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|my_alu|Selector23~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|my_alu|Selector22~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|my_alu|Selector21~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|my_alu|Selector20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \data[0]~output (
	.i(\my_processor|data[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \data[1]~output (
	.i(\my_processor|data[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \data[2]~output (
	.i(\my_processor|data[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \data[3]~output (
	.i(\my_processor|data[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \data[4]~output (
	.i(\my_processor|data[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \data[5]~output (
	.i(\my_processor|data[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \data[6]~output (
	.i(\my_processor|data[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \data[7]~output (
	.i(\my_processor|data[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \data[8]~output (
	.i(\my_processor|data[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \data[9]~output (
	.i(\my_processor|data[9]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \data[10]~output (
	.i(\my_processor|data[10]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \data[11]~output (
	.i(\my_processor|data[11]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \data[12]~output (
	.i(\my_processor|data[12]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \data[13]~output (
	.i(\my_processor|data[13]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \data[14]~output (
	.i(\my_processor|data[14]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \data[15]~output (
	.i(\my_processor|data[15]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \data[16]~output (
	.i(\my_processor|data[16]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \data[17]~output (
	.i(\my_processor|data[17]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \data[18]~output (
	.i(\my_processor|data[18]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \data[19]~output (
	.i(\my_processor|data[19]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \data[20]~output (
	.i(\my_processor|data[20]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \data[21]~output (
	.i(\my_processor|data[21]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \data[22]~output (
	.i(\my_processor|data[22]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \data[23]~output (
	.i(\my_processor|data[23]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \data[24]~output (
	.i(\my_processor|data[24]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \data[25]~output (
	.i(\my_processor|data[25]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \data[26]~output (
	.i(\my_processor|data[26]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \data[27]~output (
	.i(\my_processor|data[27]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \data[28]~output (
	.i(\my_processor|data[28]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \data[29]~output (
	.i(\my_processor|data[29]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \data[30]~output (
	.i(\my_processor|data[30]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \data[31]~output (
	.i(\my_processor|data[31]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \wren~output (
	.i(\my_processor|c3|ad4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \q_dmem[0]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[0]~output .bus_hold = "false";
defparam \q_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \q_dmem[1]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[1]~output .bus_hold = "false";
defparam \q_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \q_dmem[2]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[2]~output .bus_hold = "false";
defparam \q_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \q_dmem[3]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[3]~output .bus_hold = "false";
defparam \q_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \q_dmem[4]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[4]~output .bus_hold = "false";
defparam \q_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \q_dmem[5]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[5]~output .bus_hold = "false";
defparam \q_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \q_dmem[6]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[6]~output .bus_hold = "false";
defparam \q_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \q_dmem[7]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[7]~output .bus_hold = "false";
defparam \q_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \q_dmem[8]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[8]~output .bus_hold = "false";
defparam \q_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \q_dmem[9]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[9]~output .bus_hold = "false";
defparam \q_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \q_dmem[10]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[10]~output .bus_hold = "false";
defparam \q_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \q_dmem[11]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[11]~output .bus_hold = "false";
defparam \q_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \q_dmem[12]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[12]~output .bus_hold = "false";
defparam \q_dmem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \q_dmem[13]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[13]~output .bus_hold = "false";
defparam \q_dmem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \q_dmem[14]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[14]~output .bus_hold = "false";
defparam \q_dmem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \q_dmem[15]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[15]~output .bus_hold = "false";
defparam \q_dmem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \q_dmem[16]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[16]~output .bus_hold = "false";
defparam \q_dmem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \q_dmem[17]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[17]~output .bus_hold = "false";
defparam \q_dmem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \q_dmem[18]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[18]~output .bus_hold = "false";
defparam \q_dmem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \q_dmem[19]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[19]~output .bus_hold = "false";
defparam \q_dmem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \q_dmem[20]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[20]~output .bus_hold = "false";
defparam \q_dmem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \q_dmem[21]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[21]~output .bus_hold = "false";
defparam \q_dmem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \q_dmem[22]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[22]~output .bus_hold = "false";
defparam \q_dmem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \q_dmem[23]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[23]~output .bus_hold = "false";
defparam \q_dmem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \q_dmem[24]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[24]~output .bus_hold = "false";
defparam \q_dmem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \q_dmem[25]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[25]~output .bus_hold = "false";
defparam \q_dmem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \q_dmem[26]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[26]~output .bus_hold = "false";
defparam \q_dmem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \q_dmem[27]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[27]~output .bus_hold = "false";
defparam \q_dmem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \q_dmem[28]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[28]~output .bus_hold = "false";
defparam \q_dmem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \q_dmem[29]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[29]~output .bus_hold = "false";
defparam \q_dmem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \q_dmem[30]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[30]~output .bus_hold = "false";
defparam \q_dmem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \q_dmem[31]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[31]~output .bus_hold = "false";
defparam \q_dmem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \dmem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \processor_clock~output (
	.i(\pc_clk|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \regfile_clock~output (
	.i(\pc_clk|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[0]~output .bus_hold = "false";
defparam \q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[1]~output .bus_hold = "false";
defparam \q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[2]~output .bus_hold = "false";
defparam \q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[3]~output .bus_hold = "false";
defparam \q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[4]~output .bus_hold = "false";
defparam \q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[5]~output .bus_hold = "false";
defparam \q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[6]~output .bus_hold = "false";
defparam \q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[7]~output .bus_hold = "false";
defparam \q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[8]~output .bus_hold = "false";
defparam \q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[9]~output .bus_hold = "false";
defparam \q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[10]~output .bus_hold = "false";
defparam \q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[11]~output .bus_hold = "false";
defparam \q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[12]~output .bus_hold = "false";
defparam \q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[13]~output .bus_hold = "false";
defparam \q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[14]~output .bus_hold = "false";
defparam \q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[15]~output .bus_hold = "false";
defparam \q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[16]~output .bus_hold = "false";
defparam \q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[17]~output .bus_hold = "false";
defparam \q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[18]~output .bus_hold = "false";
defparam \q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[19]~output .bus_hold = "false";
defparam \q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[20]~output .bus_hold = "false";
defparam \q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[21]~output .bus_hold = "false";
defparam \q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[22]~output .bus_hold = "false";
defparam \q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[23]~output .bus_hold = "false";
defparam \q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[24]~output .bus_hold = "false";
defparam \q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[25]~output .bus_hold = "false";
defparam \q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[26]~output .bus_hold = "false";
defparam \q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[27]~output .bus_hold = "false";
defparam \q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[28]~output .bus_hold = "false";
defparam \q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[29]~output .bus_hold = "false";
defparam \q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[30]~output .bus_hold = "false";
defparam \q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[31]~output .bus_hold = "false";
defparam \q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|or1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|data_writeReg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|data_writeReg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|data_writeReg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|data_writeReg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|data_writeReg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|data_writeReg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|data_writeReg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|data_writeReg[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|data_writeReg[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|data_writeReg[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|data_writeReg[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|data_writeReg[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|data_writeReg[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|data_writeReg[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|data_writeReg[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|data_writeReg[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|data_writeReg[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|data_writeReg[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|data_writeReg[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|data_writeReg[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|data_writeReg[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|data_writeReg[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|data_writeReg[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|data_writeReg[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|data_writeReg[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|data_writeReg[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|data_writeReg[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|data_writeReg[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|data_writeReg[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|data_writeReg[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|data_writeReg[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|data_writeReg[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \data_reg_write[0]~output (
	.i(\my_processor|my_alu|Selector31~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[0]~output .bus_hold = "false";
defparam \data_reg_write[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \data_reg_write[1]~output (
	.i(\my_processor|my_alu|Selector30~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[1]~output .bus_hold = "false";
defparam \data_reg_write[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \data_reg_write[2]~output (
	.i(\my_processor|my_alu|Selector29~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[2]~output .bus_hold = "false";
defparam \data_reg_write[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \data_reg_write[3]~output (
	.i(\my_processor|my_alu|Selector28~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[3]~output .bus_hold = "false";
defparam \data_reg_write[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \data_reg_write[4]~output (
	.i(\my_processor|my_alu|Selector27~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[4]~output .bus_hold = "false";
defparam \data_reg_write[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \data_reg_write[5]~output (
	.i(\my_processor|my_alu|Selector26~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[5]~output .bus_hold = "false";
defparam \data_reg_write[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \data_reg_write[6]~output (
	.i(\my_processor|my_alu|Selector25~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[6]~output .bus_hold = "false";
defparam \data_reg_write[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \data_reg_write[7]~output (
	.i(\my_processor|my_alu|Selector24~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[7]~output .bus_hold = "false";
defparam \data_reg_write[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \data_reg_write[8]~output (
	.i(\my_processor|my_alu|Selector23~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[8]~output .bus_hold = "false";
defparam \data_reg_write[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \data_reg_write[9]~output (
	.i(\my_processor|my_alu|Selector22~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[9]~output .bus_hold = "false";
defparam \data_reg_write[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \data_reg_write[10]~output (
	.i(\my_processor|my_alu|Selector21~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[10]~output .bus_hold = "false";
defparam \data_reg_write[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \data_reg_write[11]~output (
	.i(\my_processor|my_alu|Selector20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[11]~output .bus_hold = "false";
defparam \data_reg_write[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \data_reg_write[12]~output (
	.i(\my_processor|my_alu|Selector19~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[12]~output .bus_hold = "false";
defparam \data_reg_write[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \data_reg_write[13]~output (
	.i(\my_processor|my_alu|Selector18~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[13]~output .bus_hold = "false";
defparam \data_reg_write[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \data_reg_write[14]~output (
	.i(\my_processor|my_alu|Selector17~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[14]~output .bus_hold = "false";
defparam \data_reg_write[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \data_reg_write[15]~output (
	.i(\my_processor|my_alu|Selector16~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[15]~output .bus_hold = "false";
defparam \data_reg_write[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \data_reg_write[16]~output (
	.i(\my_processor|my_alu|Selector15~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[16]~output .bus_hold = "false";
defparam \data_reg_write[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \data_reg_write[17]~output (
	.i(\my_processor|my_alu|Selector14~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[17]~output .bus_hold = "false";
defparam \data_reg_write[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \data_reg_write[18]~output (
	.i(\my_processor|my_alu|Selector13~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[18]~output .bus_hold = "false";
defparam \data_reg_write[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \data_reg_write[19]~output (
	.i(\my_processor|my_alu|Selector12~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[19]~output .bus_hold = "false";
defparam \data_reg_write[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \data_reg_write[20]~output (
	.i(\my_processor|my_alu|Selector11~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[20]~output .bus_hold = "false";
defparam \data_reg_write[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \data_reg_write[21]~output (
	.i(\my_processor|my_alu|Selector10~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[21]~output .bus_hold = "false";
defparam \data_reg_write[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \data_reg_write[22]~output (
	.i(\my_processor|my_alu|Selector9~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[22]~output .bus_hold = "false";
defparam \data_reg_write[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \data_reg_write[23]~output (
	.i(\my_processor|my_alu|Selector8~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[23]~output .bus_hold = "false";
defparam \data_reg_write[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \data_reg_write[24]~output (
	.i(\my_processor|my_alu|Selector7~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[24]~output .bus_hold = "false";
defparam \data_reg_write[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \data_reg_write[25]~output (
	.i(\my_processor|my_alu|Selector6~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[25]~output .bus_hold = "false";
defparam \data_reg_write[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \data_reg_write[26]~output (
	.i(\my_processor|my_alu|Selector5~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[26]~output .bus_hold = "false";
defparam \data_reg_write[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \data_reg_write[27]~output (
	.i(\my_processor|my_alu|Selector4~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[27]~output .bus_hold = "false";
defparam \data_reg_write[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \data_reg_write[28]~output (
	.i(\my_processor|my_alu|Selector3~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[28]~output .bus_hold = "false";
defparam \data_reg_write[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \data_reg_write[29]~output (
	.i(\my_processor|my_alu|Selector2~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[29]~output .bus_hold = "false";
defparam \data_reg_write[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \data_reg_write[30]~output (
	.i(\my_processor|my_alu|Selector1~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[30]~output .bus_hold = "false";
defparam \data_reg_write[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \data_reg_write[31]~output (
	.i(\my_processor|my_alu|Selector0~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_reg_write[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_reg_write[31]~output .bus_hold = "false";
defparam \data_reg_write[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \aluinput[0]~output (
	.i(\my_processor|data[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[0]~output .bus_hold = "false";
defparam \aluinput[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \aluinput[1]~output (
	.i(\my_processor|data[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[1]~output .bus_hold = "false";
defparam \aluinput[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \aluinput[2]~output (
	.i(\my_processor|data[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[2]~output .bus_hold = "false";
defparam \aluinput[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \aluinput[3]~output (
	.i(\my_processor|data[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[3]~output .bus_hold = "false";
defparam \aluinput[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \aluinput[4]~output (
	.i(\my_processor|data[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[4]~output .bus_hold = "false";
defparam \aluinput[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \aluinput[5]~output (
	.i(\my_processor|data[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[5]~output .bus_hold = "false";
defparam \aluinput[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \aluinput[6]~output (
	.i(\my_processor|data[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[6]~output .bus_hold = "false";
defparam \aluinput[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \aluinput[7]~output (
	.i(\my_processor|data[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[7]~output .bus_hold = "false";
defparam \aluinput[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \aluinput[8]~output (
	.i(\my_processor|data[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[8]~output .bus_hold = "false";
defparam \aluinput[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \aluinput[9]~output (
	.i(\my_processor|data[9]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[9]~output .bus_hold = "false";
defparam \aluinput[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \aluinput[10]~output (
	.i(\my_processor|data[10]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[10]~output .bus_hold = "false";
defparam \aluinput[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \aluinput[11]~output (
	.i(\my_processor|data[11]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[11]~output .bus_hold = "false";
defparam \aluinput[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \aluinput[12]~output (
	.i(\my_processor|data[12]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[12]~output .bus_hold = "false";
defparam \aluinput[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \aluinput[13]~output (
	.i(\my_processor|data[13]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[13]~output .bus_hold = "false";
defparam \aluinput[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \aluinput[14]~output (
	.i(\my_processor|data[14]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[14]~output .bus_hold = "false";
defparam \aluinput[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \aluinput[15]~output (
	.i(\my_processor|data[15]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[15]~output .bus_hold = "false";
defparam \aluinput[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \aluinput[16]~output (
	.i(\my_processor|data[16]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[16]~output .bus_hold = "false";
defparam \aluinput[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \aluinput[17]~output (
	.i(\my_processor|data[17]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[17]~output .bus_hold = "false";
defparam \aluinput[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \aluinput[18]~output (
	.i(\my_processor|data[18]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[18]~output .bus_hold = "false";
defparam \aluinput[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \aluinput[19]~output (
	.i(\my_processor|data[19]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[19]~output .bus_hold = "false";
defparam \aluinput[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \aluinput[20]~output (
	.i(\my_processor|data[20]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[20]~output .bus_hold = "false";
defparam \aluinput[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \aluinput[21]~output (
	.i(\my_processor|data[21]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[21]~output .bus_hold = "false";
defparam \aluinput[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \aluinput[22]~output (
	.i(\my_processor|data[22]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[22]~output .bus_hold = "false";
defparam \aluinput[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \aluinput[23]~output (
	.i(\my_processor|data[23]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[23]~output .bus_hold = "false";
defparam \aluinput[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \aluinput[24]~output (
	.i(\my_processor|data[24]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[24]~output .bus_hold = "false";
defparam \aluinput[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \aluinput[25]~output (
	.i(\my_processor|data[25]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[25]~output .bus_hold = "false";
defparam \aluinput[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \aluinput[26]~output (
	.i(\my_processor|data[26]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[26]~output .bus_hold = "false";
defparam \aluinput[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \aluinput[27]~output (
	.i(\my_processor|data[27]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[27]~output .bus_hold = "false";
defparam \aluinput[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \aluinput[28]~output (
	.i(\my_processor|data[28]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[28]~output .bus_hold = "false";
defparam \aluinput[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \aluinput[29]~output (
	.i(\my_processor|data[29]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[29]~output .bus_hold = "false";
defparam \aluinput[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \aluinput[30]~output (
	.i(\my_processor|data[30]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[30]~output .bus_hold = "false";
defparam \aluinput[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \aluinput[31]~output (
	.i(\my_processor|data[31]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluinput[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluinput[31]~output .bus_hold = "false";
defparam \aluinput[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \alu_opcode[0]~output (
	.i(\my_processor|alu_opcode[0]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_opcode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_opcode[0]~output .bus_hold = "false";
defparam \alu_opcode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \alu_opcode[1]~output (
	.i(\my_processor|alu_opcode[1]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_opcode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_opcode[1]~output .bus_hold = "false";
defparam \alu_opcode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \alu_opcode[2]~output (
	.i(\my_processor|alu_opcode[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_opcode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_opcode[2]~output .bus_hold = "false";
defparam \alu_opcode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \alu_opcode[3]~output (
	.i(\my_processor|alu_opcode[3]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_opcode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_opcode[3]~output .bus_hold = "false";
defparam \alu_opcode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \alu_opcode[4]~output (
	.i(\my_processor|alu_opcode[4]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_opcode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_opcode[4]~output .bus_hold = "false";
defparam \alu_opcode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \sximmed[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[0]~output .bus_hold = "false";
defparam \sximmed[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \sximmed[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[1]~output .bus_hold = "false";
defparam \sximmed[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \sximmed[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[2]~output .bus_hold = "false";
defparam \sximmed[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \sximmed[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[3]~output .bus_hold = "false";
defparam \sximmed[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \sximmed[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[4]~output .bus_hold = "false";
defparam \sximmed[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \sximmed[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[5]~output .bus_hold = "false";
defparam \sximmed[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \sximmed[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[6]~output .bus_hold = "false";
defparam \sximmed[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \sximmed[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[7]~output .bus_hold = "false";
defparam \sximmed[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \sximmed[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[8]~output .bus_hold = "false";
defparam \sximmed[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \sximmed[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[9]~output .bus_hold = "false";
defparam \sximmed[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \sximmed[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[10]~output .bus_hold = "false";
defparam \sximmed[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \sximmed[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[11]~output .bus_hold = "false";
defparam \sximmed[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \sximmed[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[12]~output .bus_hold = "false";
defparam \sximmed[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \sximmed[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[13]~output .bus_hold = "false";
defparam \sximmed[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \sximmed[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[14]~output .bus_hold = "false";
defparam \sximmed[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \sximmed[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[15]~output .bus_hold = "false";
defparam \sximmed[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \sximmed[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[16]~output .bus_hold = "false";
defparam \sximmed[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \sximmed[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[17]~output .bus_hold = "false";
defparam \sximmed[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \sximmed[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[18]~output .bus_hold = "false";
defparam \sximmed[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \sximmed[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[19]~output .bus_hold = "false";
defparam \sximmed[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \sximmed[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[20]~output .bus_hold = "false";
defparam \sximmed[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \sximmed[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[21]~output .bus_hold = "false";
defparam \sximmed[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \sximmed[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[22]~output .bus_hold = "false";
defparam \sximmed[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \sximmed[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[23]~output .bus_hold = "false";
defparam \sximmed[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \sximmed[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[24]~output .bus_hold = "false";
defparam \sximmed[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \sximmed[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[25]~output .bus_hold = "false";
defparam \sximmed[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \sximmed[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[26]~output .bus_hold = "false";
defparam \sximmed[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \sximmed[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[27]~output .bus_hold = "false";
defparam \sximmed[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \sximmed[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[28]~output .bus_hold = "false";
defparam \sximmed[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \sximmed[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[29]~output .bus_hold = "false";
defparam \sximmed[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \sximmed[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[30]~output .bus_hold = "false";
defparam \sximmed[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \sximmed[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sximmed[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \sximmed[31]~output .bus_hold = "false";
defparam \sximmed[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N6
cycloneive_lcell_comb \pc_clk|r_reg[0]~0 (
// Equation(s):
// \pc_clk|r_reg[0]~0_combout  = !\pc_clk|r_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_clk|r_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_clk|r_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk|r_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \pc_clk|r_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X114_Y37_N7
dffeas \pc_clk|r_reg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc_clk|r_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_clk|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_clk|r_reg[0] .is_wysiwyg = "true";
defparam \pc_clk|r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N10
cycloneive_lcell_comb \pc_clk|clk_track~0 (
// Equation(s):
// \pc_clk|clk_track~0_combout  = \pc_clk|clk_track~q  $ (\pc_clk|r_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_clk|clk_track~q ),
	.datad(\pc_clk|r_reg [0]),
	.cin(gnd),
	.combout(\pc_clk|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk|clk_track~0 .lut_mask = 16'h0FF0;
defparam \pc_clk|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N8
cycloneive_lcell_comb \pc_clk|clk_track~feeder (
// Equation(s):
// \pc_clk|clk_track~feeder_combout  = \pc_clk|clk_track~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_clk|clk_track~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_clk|clk_track~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc_clk|clk_track~feeder .lut_mask = 16'hF0F0;
defparam \pc_clk|clk_track~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N9
dffeas \pc_clk|clk_track (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc_clk|clk_track~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_clk|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_clk|clk_track .is_wysiwyg = "true";
defparam \pc_clk|clk_track .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \pc_clk|clk_track~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pc_clk|clk_track~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pc_clk|clk_track~clkctrl_outclk ));
// synopsys translate_off
defparam \pc_clk|clk_track~clkctrl .clock_type = "global clock";
defparam \pc_clk|clk_track~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \my_processor|pc1|pc[0].pc_dffe|q~0 (
// Equation(s):
// \my_processor|pc1|pc[0].pc_dffe|q~0_combout  = !\my_processor|pc1|pc[0].pc_dffe|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|pc1|pc[0].pc_dffe|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc1|pc[0].pc_dffe|q~0 .lut_mask = 16'h0F0F;
defparam \my_processor|pc1|pc[0].pc_dffe|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N1
dffeas \my_processor|pc1|pc[0].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[0].pc_dffe|q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[0].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[0].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \my_processor|pc1|pc[1].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[1].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[0].pc_dffe|q~q  & (\my_processor|pc1|pc[1].pc_dffe|q~q  $ (VCC))) # (!\my_processor|pc1|pc[0].pc_dffe|q~q  & (\my_processor|pc1|pc[1].pc_dffe|q~q  & VCC))
// \my_processor|pc1|pc[1].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[0].pc_dffe|q~q  & \my_processor|pc1|pc[1].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[0].pc_dffe|q~q ),
	.datab(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|pc1|pc[1].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[1].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[1].pc_dffe|q~1 .lut_mask = 16'h6688;
defparam \my_processor|pc1|pc[1].pc_dffe|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \my_processor|pc1|pc[1].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[1].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[1].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[1].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[1].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \my_processor|pc1|pc[2].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[2].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[2].pc_dffe|q~q  & (!\my_processor|pc1|pc[1].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[2].pc_dffe|q~q  & ((\my_processor|pc1|pc[1].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[2].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[1].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[2].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[1].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[2].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[2].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[2].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \my_processor|pc1|pc[2].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N7
dffeas \my_processor|pc1|pc[2].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[2].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[2].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[2].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[2].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \my_processor|pc1|pc[3].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[3].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[3].pc_dffe|q~q  & (\my_processor|pc1|pc[2].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[3].pc_dffe|q~q  & (!\my_processor|pc1|pc[2].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[3].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[3].pc_dffe|q~q  & !\my_processor|pc1|pc[2].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[2].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[3].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[3].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[3].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[3].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N9
dffeas \my_processor|pc1|pc[3].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[3].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[3].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[3].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[3].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \my_processor|pc1|pc[4].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[4].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[4].pc_dffe|q~q  & (!\my_processor|pc1|pc[3].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[4].pc_dffe|q~q  & ((\my_processor|pc1|pc[3].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[4].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[3].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[4].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[3].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[4].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[4].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[4].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \my_processor|pc1|pc[4].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N11
dffeas \my_processor|pc1|pc[4].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[4].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[4].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[4].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[4].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \my_processor|pc1|pc[5].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[5].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[5].pc_dffe|q~q  & (\my_processor|pc1|pc[4].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[5].pc_dffe|q~q  & (!\my_processor|pc1|pc[4].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[5].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[5].pc_dffe|q~q  & !\my_processor|pc1|pc[4].pc_dffe|q~2 ))

	.dataa(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[4].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[5].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[5].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[5].pc_dffe|q~1 .lut_mask = 16'hA50A;
defparam \my_processor|pc1|pc[5].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N13
dffeas \my_processor|pc1|pc[5].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[5].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[5].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[5].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[5].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \my_processor|pc1|pc[6].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[6].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[6].pc_dffe|q~q  & (!\my_processor|pc1|pc[5].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[6].pc_dffe|q~q  & ((\my_processor|pc1|pc[5].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[6].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[5].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[6].pc_dffe|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[5].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[6].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[6].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[6].pc_dffe|q~1 .lut_mask = 16'h3C3F;
defparam \my_processor|pc1|pc[6].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N15
dffeas \my_processor|pc1|pc[6].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[6].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[6].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[6].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[6].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \my_processor|pc1|pc[7].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[7].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[7].pc_dffe|q~q  & (\my_processor|pc1|pc[6].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[7].pc_dffe|q~q  & (!\my_processor|pc1|pc[6].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[7].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[7].pc_dffe|q~q  & !\my_processor|pc1|pc[6].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[6].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[7].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[7].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[7].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[7].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N17
dffeas \my_processor|pc1|pc[7].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[7].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[7].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[7].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[7].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \my_processor|pc1|pc[8].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[8].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[8].pc_dffe|q~q  & (!\my_processor|pc1|pc[7].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[8].pc_dffe|q~q  & ((\my_processor|pc1|pc[7].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[8].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[7].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[8].pc_dffe|q~q ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[7].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[8].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[8].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[8].pc_dffe|q~1 .lut_mask = 16'h3C3F;
defparam \my_processor|pc1|pc[8].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N19
dffeas \my_processor|pc1|pc[8].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[8].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[8].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[8].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[8].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \my_processor|pc1|pc[9].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[9].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[9].pc_dffe|q~q  & (\my_processor|pc1|pc[8].pc_dffe|q~2  $ (GND))) # (!\my_processor|pc1|pc[9].pc_dffe|q~q  & (!\my_processor|pc1|pc[8].pc_dffe|q~2  & VCC))
// \my_processor|pc1|pc[9].pc_dffe|q~2  = CARRY((\my_processor|pc1|pc[9].pc_dffe|q~q  & !\my_processor|pc1|pc[8].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[8].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[9].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[9].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[9].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \my_processor|pc1|pc[9].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N21
dffeas \my_processor|pc1|pc[9].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[9].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[9].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[9].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[9].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \my_processor|pc1|pc[10].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[10].pc_dffe|q~1_combout  = (\my_processor|pc1|pc[10].pc_dffe|q~q  & (!\my_processor|pc1|pc[9].pc_dffe|q~2 )) # (!\my_processor|pc1|pc[10].pc_dffe|q~q  & ((\my_processor|pc1|pc[9].pc_dffe|q~2 ) # (GND)))
// \my_processor|pc1|pc[10].pc_dffe|q~2  = CARRY((!\my_processor|pc1|pc[9].pc_dffe|q~2 ) # (!\my_processor|pc1|pc[10].pc_dffe|q~q ))

	.dataa(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc1|pc[9].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[10].pc_dffe|q~1_combout ),
	.cout(\my_processor|pc1|pc[10].pc_dffe|q~2 ));
// synopsys translate_off
defparam \my_processor|pc1|pc[10].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \my_processor|pc1|pc[10].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N23
dffeas \my_processor|pc1|pc[10].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[10].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[10].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[10].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[10].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \my_processor|pc1|pc[11].pc_dffe|q~1 (
// Equation(s):
// \my_processor|pc1|pc[11].pc_dffe|q~1_combout  = \my_processor|pc1|pc[10].pc_dffe|q~2  $ (!\my_processor|pc1|pc[11].pc_dffe|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.cin(\my_processor|pc1|pc[10].pc_dffe|q~2 ),
	.combout(\my_processor|pc1|pc[11].pc_dffe|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc1|pc[11].pc_dffe|q~1 .lut_mask = 16'hF00F;
defparam \my_processor|pc1|pc[11].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \my_processor|pc1|pc[11].pc_dffe|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc1|pc[11].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc1|pc[11].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc1|pc[11].pc_dffe|q .is_wysiwyg = "true";
defparam \my_processor|pc1|pc[11].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \my_regfile|d0|d0|and2~1 (
// Equation(s):
// \my_regfile|d0|d0|and2~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and2~1 .lut_mask = 16'h00F0;
defparam \my_regfile|d0|d0|and2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2280;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \my_regfile|d0|d3|and1 (
// Equation(s):
// \my_regfile|d0|d3|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|d0|d0|and2~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|d0|d0|and2~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and1 .lut_mask = 16'h0040;
defparam \my_regfile|d0|d3|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \my_regfile|d0|d3|and2 (
// Equation(s):
// \my_regfile|d0|d3|and2~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|d0|d0|and2~1_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|d0|d0|and2~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and2 .lut_mask = 16'h0008;
defparam \my_regfile|d0|d3|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA00028;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FA00028;
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N24
cycloneive_lcell_comb \my_processor|cmp2|ad4~0 (
// Equation(s):
// \my_processor|cmp2|ad4~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & 
// \my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|cmp2|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|cmp2|ad4~0 .lut_mask = 16'h0400;
defparam \my_processor|cmp2|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \my_processor|c3|ad4~0 (
// Equation(s):
// \my_processor|c3|ad4~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|c3|ad4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|c3|ad4~0 .lut_mask = 16'h0001;
defparam \my_processor|c3|ad4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N26
cycloneive_lcell_comb \my_processor|c3|ad4 (
// Equation(s):
// \my_processor|c3|ad4~combout  = (\my_processor|c3|ad4~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30])

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|c3|ad4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|c3|ad4 .lut_mask = 16'hAA00;
defparam \my_processor|c3|ad4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000099D00034;
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N4
cycloneive_lcell_comb \my_processor|c1|ad4 (
// Equation(s):
// \my_processor|c1|ad4~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|c3|ad4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|c1|ad4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|c1|ad4 .lut_mask = 16'hF0FF;
defparam \my_processor|c1|ad4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \my_regfile|d1|d0|and1~2 (
// Equation(s):
// \my_regfile|d1|d0|and1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~2 .lut_mask = 16'h00CC;
defparam \my_regfile|d1|d0|and1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \my_regfile|d1|d0|and1~1 (
// Equation(s):
// \my_regfile|d1|d0|and1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~1 .lut_mask = 16'h505C;
defparam \my_regfile|d1|d0|and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \my_regfile|d1|d0|and1~3 (
// Equation(s):
// \my_regfile|d1|d0|and1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|d1|d0|and1~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((\my_regfile|d1|d0|and1~1_combout ))) # (!\my_processor|c3|ad4~0_combout  & (\my_regfile|d1|d0|and1~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_regfile|d1|d0|and1~2_combout ),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_regfile|d1|d0|and1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~3 .lut_mask = 16'hDC8C;
defparam \my_regfile|d1|d0|and1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \my_regfile|d1|d0|and1~4 (
// Equation(s):
// \my_regfile|d1|d0|and1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~4 .lut_mask = 16'hE2C0;
defparam \my_regfile|d1|d0|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \my_regfile|d1|d0|and1~5 (
// Equation(s):
// \my_regfile|d1|d0|and1~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & \my_imem|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~5 .lut_mask = 16'hF000;
defparam \my_regfile|d1|d0|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \my_regfile|d1|d0|and1~6 (
// Equation(s):
// \my_regfile|d1|d0|and1~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_regfile|d1|d0|and1~5_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// (\my_regfile|d1|d0|and1~4_combout )) # (!\my_processor|c3|ad4~0_combout  & ((\my_regfile|d1|d0|and1~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_regfile|d1|d0|and1~4_combout ),
	.datac(\my_regfile|d1|d0|and1~5_combout ),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~6 .lut_mask = 16'hE4F0;
defparam \my_regfile|d1|d0|and1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [21])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  
// & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~4 .lut_mask = 16'hE4F0;
defparam \my_processor|ctrl_readRegB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~3 .lut_mask = 16'hD8CC;
defparam \my_processor|ctrl_readRegB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \my_regfile|d1|d0|and1~0 (
// Equation(s):
// \my_regfile|d1|d0|and1~0_combout  = (!\my_processor|ctrl_readRegB[4]~4_combout  & \my_processor|ctrl_readRegB[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and1~0 .lut_mask = 16'h0F00;
defparam \my_regfile|d1|d0|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \my_regfile|d1|d0|and0 (
// Equation(s):
// \my_regfile|d1|d0|and0~combout  = (\my_processor|ctrl_readRegB[4]~4_combout ) # (\my_processor|ctrl_readRegB[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d0|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d0|and0 .lut_mask = 16'hFFF0;
defparam \my_regfile|d1|d0|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~22 (
// Equation(s):
// \my_regfile|data_readRegB[0]~22_combout  = (\my_regfile|d1|d0|and1~3_combout ) # ((\my_regfile|d1|d0|and1~6_combout ) # ((\my_regfile|d1|d0|and1~0_combout ) # (!\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_regfile|d1|d0|and1~3_combout ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|d1|d0|and1~0_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~22 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegB[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [14]))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~2 .lut_mask = 16'hACAA;
defparam \my_processor|ctrl_readRegB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A680;
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [12]))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~0 .lut_mask = 16'hD8CC;
defparam \my_processor|ctrl_readRegB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [13]))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~1 .lut_mask = 16'hD8CC;
defparam \my_processor|ctrl_readRegB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \my_regfile|d1|d2|and3 (
// Equation(s):
// \my_regfile|d1|d2|and3~combout  = (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and3 .lut_mask = 16'h4000;
defparam \my_regfile|d1|d2|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FAAA5500;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004EE4E4E4;
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N4
cycloneive_lcell_comb \my_processor|or1~0 (
// Equation(s):
// \my_processor|or1~0_combout  = (\my_processor|c3|ad4~0_combout ) # ((\my_processor|cmp2|ad4~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or1~0 .lut_mask = 16'hAAEE;
defparam \my_processor|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \my_regfile|write0|and_loop[11].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[11].and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|or1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[11].and0~0 .lut_mask = 16'h2000;
defparam \my_regfile|write0|and_loop[11].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N24
cycloneive_lcell_comb \my_regfile|write0|and_loop[11].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[11].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[11].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[11].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[11].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[11].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \my_regfile|register[11].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \my_regfile|write0|and_loop[12].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[12].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|or1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[12].and0~0 .lut_mask = 16'h0040;
defparam \my_regfile|write0|and_loop[12].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \my_regfile|write0|and_loop[12].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[12].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[12].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[12].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[12].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N11
dffeas \my_regfile|register[12].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \my_regfile|d1|d2|and4 (
// Equation(s):
// \my_regfile|d1|d2|and4~combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and4 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~7 (
// Equation(s):
// \my_regfile|data_readRegB[0]~7_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[0].df|q~q  & ((\my_regfile|register[12].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~7 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \my_regfile|write0|and_loop[13].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[13].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|or1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[13].and0~0 .lut_mask = 16'h4000;
defparam \my_regfile|write0|and_loop[13].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[13].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[13].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[13].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[13].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[13].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N5
dffeas \my_regfile|register[13].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \my_regfile|d1|d2|and5 (
// Equation(s):
// \my_regfile|d1|d2|and5~combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[2]~2_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and5 .lut_mask = 16'h2000;
defparam \my_regfile|d1|d2|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \my_regfile|write0|and_loop[14].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[14].and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|or1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[14].and0~0 .lut_mask = 16'h0080;
defparam \my_regfile|write0|and_loop[14].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N6
cycloneive_lcell_comb \my_regfile|write0|and_loop[14].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[14].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[14].and0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[14].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[14].and0 .lut_mask = 16'h5000;
defparam \my_regfile|write0|and_loop[14].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N23
dffeas \my_regfile|register[14].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \my_regfile|d1|d2|and6 (
// Equation(s):
// \my_regfile|d1|d2|and6~combout  = (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[2]~2_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and6 .lut_mask = 16'h4000;
defparam \my_regfile|d1|d2|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~8 (
// Equation(s):
// \my_regfile|data_readRegB[0]~8_combout  = (\my_regfile|register[13].df|dffe_array[0].df|q~q  & (((\my_regfile|register[14].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~8 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \my_regfile|d1|d2|and1 (
// Equation(s):
// \my_regfile|d1|d2|and1~combout  = (!\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and1 .lut_mask = 16'h1000;
defparam \my_regfile|d1|d2|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \my_regfile|write0|and_loop[9].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[9].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|or1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[9].and0~0 .lut_mask = 16'h1000;
defparam \my_regfile|write0|and_loop[9].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \my_regfile|write0|and_loop[9].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[9].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[9].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[9].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[9].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \my_regfile|register[9].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \my_regfile|write0|and_loop[10].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[10].and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|or1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[10].and0~0 .lut_mask = 16'h0020;
defparam \my_regfile|write0|and_loop[10].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \my_regfile|write0|and_loop[10].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[10].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[10].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[10].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[10].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[10].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \my_regfile|register[10].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \my_regfile|d1|d2|and2 (
// Equation(s):
// \my_regfile|d1|d2|and2~combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and2 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d2|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~6 (
// Equation(s):
// \my_regfile|data_readRegB[0]~6_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[0].df|q~q  & ((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~6 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \my_regfile|d1|d3|and0 (
// Equation(s):
// \my_regfile|d1|d3|and0~combout  = (!\my_processor|ctrl_readRegB[2]~2_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d1|d3|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \my_regfile|d1|d2|and7 (
// Equation(s):
// \my_regfile|d1|d2|and7~combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d2|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \my_regfile|write0|and_loop[8].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[8].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|or1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[8].and0~0 .lut_mask = 16'h0010;
defparam \my_regfile|write0|and_loop[8].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \my_regfile|write0|and_loop[16].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[16].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[8].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[16].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[16].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[16].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N15
dffeas \my_regfile|register[16].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \my_regfile|write0|and_loop[15].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[15].and0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|or1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|or1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[15].and0~0 .lut_mask = 16'h8000;
defparam \my_regfile|write0|and_loop[15].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \my_regfile|write0|and_loop[15].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[15].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[15].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[15].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[15].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[15].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N1
dffeas \my_regfile|register[15].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~9 (
// Equation(s):
// \my_regfile|data_readRegB[0]~9_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[0].df|q~q  & ((\my_regfile|register[15].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[0].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~9 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~10 (
// Equation(s):
// \my_regfile|data_readRegB[0]~10_combout  = (\my_regfile|data_readRegB[0]~7_combout  & (\my_regfile|data_readRegB[0]~8_combout  & (\my_regfile|data_readRegB[0]~6_combout  & \my_regfile|data_readRegB[0]~9_combout )))

	.dataa(\my_regfile|data_readRegB[0]~7_combout ),
	.datab(\my_regfile|data_readRegB[0]~8_combout ),
	.datac(\my_regfile|data_readRegB[0]~6_combout ),
	.datad(\my_regfile|data_readRegB[0]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~10 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \my_regfile|d1|d1|and0 (
// Equation(s):
// \my_regfile|d1|d1|and0~combout  = (!\my_processor|ctrl_readRegB[0]~0_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and0 .lut_mask = 16'h0001;
defparam \my_regfile|d1|d1|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \my_regfile|d1|d1|and4~0 (
// Equation(s):
// \my_regfile|d1|d1|and4~0_combout  = (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|ctrl_readRegB[2]~2_combout  & !\my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and4~0 .lut_mask = 16'h0050;
defparam \my_regfile|d1|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \my_regfile|write0|and_loop[4].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[4].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[4].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[4].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N5
dffeas \my_regfile|register[4].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~1 (
// Equation(s):
// \my_regfile|data_readRegB[0]~1_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|register[4].df|dffe_array[0].df|q~q ) # (\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_regfile|d1|d1|and4~0_combout )

	.dataa(\my_regfile|d1|d1|and4~0_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~1 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N16
cycloneive_lcell_comb \my_regfile|write0|and_loop[3].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[3].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[11].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[3].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[3].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N23
dffeas \my_regfile|register[3].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \my_regfile|d1|d1|and3 (
// Equation(s):
// \my_regfile|d1|d1|and3~combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and3 .lut_mask = 16'h0008;
defparam \my_regfile|d1|d1|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~2 (
// Equation(s):
// \my_regfile|data_readRegB[0]~2_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[0]~1_combout  & ((\my_regfile|register[3].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|data_readRegB[0]~1_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~2 .lut_mask = 16'h4044;
defparam \my_regfile|data_readRegB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \my_regfile|d1|d2|and0 (
// Equation(s):
// \my_regfile|d1|d2|and0~combout  = (!\my_processor|ctrl_readRegB[0]~0_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & \my_regfile|d1|d0|and1~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_regfile|d1|d0|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d1|d2|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[7].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[7].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[15].and0~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[7].and0~0 .lut_mask = 16'h0050;
defparam \my_regfile|write0|and_loop[7].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N5
dffeas \my_regfile|register[7].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \my_regfile|write0|and_loop[8].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[8].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[8].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[8].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[8].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[8].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N31
dffeas \my_regfile|register[8].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
cycloneive_lcell_comb \my_regfile|d1|d1|and7 (
// Equation(s):
// \my_regfile|d1|d1|and7~combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|d1|d1|and4~0_combout  & \my_processor|ctrl_readRegB[1]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and7 .lut_mask = 16'hC000;
defparam \my_regfile|d1|d1|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~4 (
// Equation(s):
// \my_regfile|data_readRegB[0]~4_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[0].df|q~q  & ((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # (!\my_regfile|d1|d2|and0~combout 
//  & ((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~4 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N0
cycloneive_lcell_comb \my_regfile|d1|d1|and6 (
// Equation(s):
// \my_regfile|d1|d1|and6~combout  = (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|d1|d1|and4~0_combout  & \my_processor|ctrl_readRegB[1]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and6 .lut_mask = 16'h3000;
defparam \my_regfile|d1|d1|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \my_regfile|write0|and_loop[5].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[5].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[5].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[5].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N25
dffeas \my_regfile|register[5].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
cycloneive_lcell_comb \my_regfile|d1|d1|and5 (
// Equation(s):
// \my_regfile|d1|d1|and5~combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|d1|d1|and4~0_combout  & !\my_processor|ctrl_readRegB[1]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and5 .lut_mask = 16'h00C0;
defparam \my_regfile|d1|d1|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[0].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[6].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[6].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[14].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[6].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[6].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N11
dffeas \my_regfile|register[6].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~3 (
// Equation(s):
// \my_regfile|data_readRegB[0]~3_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[0].df|q~q  & ((\my_regfile|register[5].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|d1|d1|and6~combout 
//  & ((\my_regfile|register[5].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d1|and5~combout ),
	.datad(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~3 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \my_regfile|d1|d1|and2 (
// Equation(s):
// \my_regfile|d1|d1|and2~combout  = (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and2 .lut_mask = 16'h0004;
defparam \my_regfile|d1|d1|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[1].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[1].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[1].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[1].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N5
dffeas \my_regfile|register[1].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \my_regfile|write0|and_loop[2].and0~0 (
// Equation(s):
// \my_regfile|write0|and_loop[2].and0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[10].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[2].and0~0 .lut_mask = 16'h0300;
defparam \my_regfile|write0|and_loop[2].and0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N19
dffeas \my_regfile|register[2].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \my_regfile|d1|d1|and1 (
// Equation(s):
// \my_regfile|d1|d1|and1~combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & !\my_regfile|d1|d0|and0~combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_regfile|d1|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and1 .lut_mask = 16'h0002;
defparam \my_regfile|d1|d1|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~0 (
// Equation(s):
// \my_regfile|data_readRegB[0]~0_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[0].df|q~q  & ((\my_regfile|register[1].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|d1|d1|and2~combout 
//  & ((\my_regfile|register[1].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~0 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~5 (
// Equation(s):
// \my_regfile|data_readRegB[0]~5_combout  = (\my_regfile|data_readRegB[0]~2_combout  & (\my_regfile|data_readRegB[0]~4_combout  & (\my_regfile|data_readRegB[0]~3_combout  & \my_regfile|data_readRegB[0]~0_combout )))

	.dataa(\my_regfile|data_readRegB[0]~2_combout ),
	.datab(\my_regfile|data_readRegB[0]~4_combout ),
	.datac(\my_regfile|data_readRegB[0]~3_combout ),
	.datad(\my_regfile|data_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~5 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \my_regfile|write0|and_loop[23].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[23].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[15].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[23].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[23].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[23].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N27
dffeas \my_regfile|register[23].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \my_regfile|d1|d3|and7 (
// Equation(s):
// \my_regfile|d1|d3|and7~combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|d1|d0|and1~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|d1|d0|and1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d3|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \my_regfile|write0|and_loop[24].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[24].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[8].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[8].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[24].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[24].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[24].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N25
dffeas \my_regfile|register[24].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \my_regfile|d1|d4|and0 (
// Equation(s):
// \my_regfile|d1|d4|and0~combout  = (!\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout  & \my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|d1|d0|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d1|d4|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~14 (
// Equation(s):
// \my_regfile|data_readRegB[0]~14_combout  = (\my_regfile|register[23].df|dffe_array[0].df|q~q  & (((\my_regfile|register[24].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~14 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
cycloneive_lcell_comb \my_regfile|register[18].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[18].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[0].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[18].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[18].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[10].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[18].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[18].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[18].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N3
dffeas \my_regfile|register[18].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \my_regfile|d1|d3|and2 (
// Equation(s):
// \my_regfile|d1|d3|and2~combout  = (\my_regfile|d1|d0|and1~3_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & !\my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_regfile|d1|d0|and1~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and2 .lut_mask = 16'h0008;
defparam \my_regfile|d1|d3|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \my_regfile|d1|d3|and1 (
// Equation(s):
// \my_regfile|d1|d3|and1~combout  = (\my_regfile|d1|d0|and1~3_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & \my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_regfile|d1|d0|and1~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and1 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d3|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~11 (
// Equation(s):
// \my_regfile|data_readRegB[0]~11_combout  = (\my_regfile|register[18].df|dffe_array[0].df|q~q  & ((\my_regfile|register[17].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d3|and2~combout ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~11 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \my_regfile|write0|and_loop[20].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[20].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[20].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[20].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[20].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \my_regfile|register[20].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \my_regfile|d1|d3|and4 (
// Equation(s):
// \my_regfile|d1|d3|and4~combout  = (\my_regfile|d1|d0|and1~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & !\my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_regfile|d1|d0|and1~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and4 .lut_mask = 16'h0008;
defparam \my_regfile|d1|d3|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \my_regfile|write0|and_loop[19].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[19].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[11].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[19].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[19].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[19].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \my_regfile|register[19].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \my_regfile|d1|d3|and3 (
// Equation(s):
// \my_regfile|d1|d3|and3~combout  = (\my_regfile|d1|d0|and1~3_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & \my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_regfile|d1|d0|and1~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and3 .lut_mask = 16'h0800;
defparam \my_regfile|d1|d3|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~12 (
// Equation(s):
// \my_regfile|data_readRegB[0]~12_combout  = (\my_regfile|register[20].df|dffe_array[0].df|q~q  & (((\my_regfile|register[19].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~12 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \my_regfile|d1|d3|and5 (
// Equation(s):
// \my_regfile|d1|d3|and5~combout  = (\my_regfile|d1|d0|and1~3_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[2]~2_combout  & \my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_regfile|d1|d0|and1~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and5 .lut_mask = 16'h2000;
defparam \my_regfile|d1|d3|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \my_regfile|write0|and_loop[21].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[21].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[21].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[21].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[21].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N5
dffeas \my_regfile|register[21].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \my_regfile|d1|d3|and6 (
// Equation(s):
// \my_regfile|d1|d3|and6~combout  = (\my_regfile|d1|d0|and1~3_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[2]~2_combout  & !\my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_regfile|d1|d0|and1~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d3|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d3|and6 .lut_mask = 16'h0080;
defparam \my_regfile|d1|d3|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[0].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \my_regfile|write0|and_loop[22].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[22].and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[14].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[22].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[22].and0 .lut_mask = 16'h3000;
defparam \my_regfile|write0|and_loop[22].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N27
dffeas \my_regfile|register[22].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~13 (
// Equation(s):
// \my_regfile|data_readRegB[0]~13_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[0].df|q~q  & ((\my_regfile|register[22].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d3|and6~combout ),
	.datad(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~13 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~15 (
// Equation(s):
// \my_regfile|data_readRegB[0]~15_combout  = (\my_regfile|data_readRegB[0]~14_combout  & (\my_regfile|data_readRegB[0]~11_combout  & (\my_regfile|data_readRegB[0]~12_combout  & \my_regfile|data_readRegB[0]~13_combout )))

	.dataa(\my_regfile|data_readRegB[0]~14_combout ),
	.datab(\my_regfile|data_readRegB[0]~11_combout ),
	.datac(\my_regfile|data_readRegB[0]~12_combout ),
	.datad(\my_regfile|data_readRegB[0]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~15 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N20
cycloneive_lcell_comb \my_regfile|write0|and_loop[27].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[27].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|write0|and_loop[11].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|write0|and_loop[11].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[27].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[27].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[27].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \my_regfile|register[27].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[0].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \my_regfile|write0|and_loop[28].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[28].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[12].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[12].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[28].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[28].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[28].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N1
dffeas \my_regfile|register[28].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \my_regfile|d1|d4|and4 (
// Equation(s):
// \my_regfile|d1|d4|and4~combout  = (\my_regfile|d1|d0|and1~6_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & \my_processor|ctrl_readRegB[2]~2_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and4 .lut_mask = 16'h0200;
defparam \my_regfile|d1|d4|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \my_regfile|d1|d4|and3 (
// Equation(s):
// \my_regfile|d1|d4|and3~combout  = (\my_regfile|d1|d0|and1~6_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & !\my_processor|ctrl_readRegB[2]~2_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and3 .lut_mask = 16'h0080;
defparam \my_regfile|d1|d4|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~17 (
// Equation(s):
// \my_regfile|data_readRegB[0]~17_combout  = (\my_regfile|register[27].df|dffe_array[0].df|q~q  & ((\my_regfile|register[28].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d4|and4~combout ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~17 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \my_regfile|d1|d4|and2 (
// Equation(s):
// \my_regfile|d1|d4|and2~combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|d1|d0|and1~6_combout  & !\my_processor|ctrl_readRegB[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and2 .lut_mask = 16'h0020;
defparam \my_regfile|d1|d4|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \my_regfile|write0|and_loop[25].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[25].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[25].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[25].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[25].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N25
dffeas \my_regfile|register[25].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \my_regfile|write0|and_loop[26].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[26].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[10].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[10].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[26].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[26].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[26].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N15
dffeas \my_regfile|register[26].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \my_regfile|d1|d4|and1 (
// Equation(s):
// \my_regfile|d1|d4|and1~combout  = (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|d1|d0|and1~6_combout  & !\my_processor|ctrl_readRegB[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and1 .lut_mask = 16'h0040;
defparam \my_regfile|d1|d4|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~16 (
// Equation(s):
// \my_regfile|data_readRegB[0]~16_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[0].df|q~q  & ((\my_regfile|register[25].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~16 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N20
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[0].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[0].df|q~feeder_combout  = \my_processor|data_writeReg[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[0].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[0].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[0].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \my_regfile|write0|and_loop[29].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[29].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[13].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[13].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[29].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[29].and0 .lut_mask = 16'hC000;
defparam \my_regfile|write0|and_loop[29].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N21
dffeas \my_regfile|register[29].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[0].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
cycloneive_lcell_comb \my_regfile|d1|d2|and5~0 (
// Equation(s):
// \my_regfile|d1|d2|and5~0_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[2]~2_combout  & !\my_processor|ctrl_readRegB[1]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d2|and5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d2|and5~0 .lut_mask = 16'h00A0;
defparam \my_regfile|d1|d2|and5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~18 (
// Equation(s):
// \my_regfile|data_readRegB[0]~18_combout  = (\my_regfile|register[29].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~6_combout ))

	.dataa(gnd),
	.datab(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_regfile|d1|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~18 .lut_mask = 16'hCFFF;
defparam \my_regfile|data_readRegB[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N26
cycloneive_lcell_comb \my_regfile|write0|and_loop[30].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[30].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[14].and0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[14].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[30].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[30].and0 .lut_mask = 16'hA000;
defparam \my_regfile|write0|and_loop[30].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N21
dffeas \my_regfile|register[30].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N8
cycloneive_lcell_comb \my_regfile|write0|and_loop[31].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[31].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|write0|and_loop[15].and0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_regfile|write0|and_loop[15].and0~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[31].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[31].and0 .lut_mask = 16'hA000;
defparam \my_regfile|write0|and_loop[31].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N15
dffeas \my_regfile|register[31].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \my_regfile|d1|d4|and6 (
// Equation(s):
// \my_regfile|d1|d4|and6~combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|d1|d0|and1~6_combout  & \my_processor|ctrl_readRegB[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and6 .lut_mask = 16'h2000;
defparam \my_regfile|d1|d4|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \my_regfile|d1|d4|and7 (
// Equation(s):
// \my_regfile|d1|d4|and7~combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|d1|d0|and1~6_combout  & \my_processor|ctrl_readRegB[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d4|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d4|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d1|d4|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~19 (
// Equation(s):
// \my_regfile|data_readRegB[0]~19_combout  = (\my_regfile|register[30].df|dffe_array[0].df|q~q  & ((\my_regfile|register[31].df|dffe_array[0].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[0].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~19 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~20 (
// Equation(s):
// \my_regfile|data_readRegB[0]~20_combout  = (\my_regfile|data_readRegB[0]~17_combout  & (\my_regfile|data_readRegB[0]~16_combout  & (\my_regfile|data_readRegB[0]~18_combout  & \my_regfile|data_readRegB[0]~19_combout )))

	.dataa(\my_regfile|data_readRegB[0]~17_combout ),
	.datab(\my_regfile|data_readRegB[0]~16_combout ),
	.datac(\my_regfile|data_readRegB[0]~18_combout ),
	.datad(\my_regfile|data_readRegB[0]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~20 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~21 (
// Equation(s):
// \my_regfile|data_readRegB[0]~21_combout  = (\my_regfile|data_readRegB[0]~10_combout  & (\my_regfile|data_readRegB[0]~5_combout  & (\my_regfile|data_readRegB[0]~15_combout  & \my_regfile|data_readRegB[0]~20_combout )))

	.dataa(\my_regfile|data_readRegB[0]~10_combout ),
	.datab(\my_regfile|data_readRegB[0]~5_combout ),
	.datac(\my_regfile|data_readRegB[0]~15_combout ),
	.datad(\my_regfile|data_readRegB[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~21 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
cycloneive_lcell_comb \my_processor|data[0]~2 (
// Equation(s):
// \my_processor|data[0]~2_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[0]~21_combout ) # (!\my_regfile|data_readRegB[0]~22_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[0]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[0]~2 .lut_mask = 16'hBB8B;
defparam \my_processor|data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064E904;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D50000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000;
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector31~15 (
// Equation(s):
// \my_processor|my_alu|Selector31~15_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [6] & !\my_imem|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~15 .lut_mask = 16'h000F;
defparam \my_processor|my_alu|Selector31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector31~16 (
// Equation(s):
// \my_processor|my_alu|Selector31~16_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_imem|altsyncram_component|auto_generated|q_a [2]))) # (!\my_processor|my_alu|Selector31~15_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|my_alu|Selector31~15_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~16 .lut_mask = 16'h89FF;
defparam \my_processor|my_alu|Selector31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector31~18 (
// Equation(s):
// \my_processor|my_alu|Selector31~18_combout  = (\my_processor|my_alu|Selector31~16_combout ) # (\my_processor|cmp2|ad4~0_combout  $ (((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|c3|ad4~0_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|my_alu|Selector31~16_combout ),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~18 .lut_mask = 16'hF6FA;
defparam \my_processor|my_alu|Selector31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N0
cycloneive_lcell_comb \my_processor|my_alu|Add0~0 (
// Equation(s):
// \my_processor|my_alu|Add0~0_combout  = (\my_processor|data[0]~2_combout  & (\my_regfile|data_readRegA[0]~21_combout  $ (VCC))) # (!\my_processor|data[0]~2_combout  & (\my_regfile|data_readRegA[0]~21_combout  & VCC))
// \my_processor|my_alu|Add0~1  = CARRY((\my_processor|data[0]~2_combout  & \my_regfile|data_readRegA[0]~21_combout ))

	.dataa(\my_processor|data[0]~2_combout ),
	.datab(\my_regfile|data_readRegA[0]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|my_alu|Add0~0_combout ),
	.cout(\my_processor|my_alu|Add0~1 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|my_alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N24
cycloneive_lcell_comb \my_processor|alu_opcode[0]~10 (
// Equation(s):
// \my_processor|alu_opcode[0]~10_combout  = \my_processor|cmp2|ad4~0_combout  $ (((\my_processor|c3|ad4~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|cmp2|ad4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[0]~10 .lut_mask = 16'h7878;
defparam \my_processor|alu_opcode[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector31~12 (
// Equation(s):
// \my_processor|my_alu|Selector31~12_combout  = (!\my_processor|alu_opcode[0]~10_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # ((\my_imem|altsyncram_component|auto_generated|q_a [3] & \my_imem|altsyncram_component|auto_generated|q_a 
// [2]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|alu_opcode[0]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~12 .lut_mask = 16'h00EC;
defparam \my_processor|my_alu|Selector31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector31~11 (
// Equation(s):
// \my_processor|my_alu|Selector31~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_processor|alu_opcode[0]~10_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[0]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~11 .lut_mask = 16'h0022;
defparam \my_processor|my_alu|Selector31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector31~13 (
// Equation(s):
// \my_processor|my_alu|Selector31~13_combout  = (\my_regfile|data_readRegA[0]~21_combout  & ((\my_processor|my_alu|Selector31~12_combout ) # ((\my_processor|data[0]~2_combout  & \my_processor|my_alu|Selector31~11_combout )))) # 
// (!\my_regfile|data_readRegA[0]~21_combout  & (\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|data[0]~2_combout ) # (!\my_processor|my_alu|Selector31~11_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~21_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|data[0]~2_combout ),
	.datad(\my_processor|my_alu|Selector31~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~13 .lut_mask = 16'hE8CC;
defparam \my_processor|my_alu|Selector31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N0
cycloneive_lcell_comb \my_processor|my_alu|Add1~0 (
// Equation(s):
// \my_processor|my_alu|Add1~0_combout  = (\my_regfile|data_readRegA[0]~21_combout  & ((GND) # (!\my_processor|data[0]~2_combout ))) # (!\my_regfile|data_readRegA[0]~21_combout  & (\my_processor|data[0]~2_combout  $ (GND)))
// \my_processor|my_alu|Add1~1  = CARRY((\my_regfile|data_readRegA[0]~21_combout ) # (!\my_processor|data[0]~2_combout ))

	.dataa(\my_regfile|data_readRegA[0]~21_combout ),
	.datab(\my_processor|data[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|my_alu|Add1~0_combout ),
	.cout(\my_processor|my_alu|Add1~1 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~0 .lut_mask = 16'h66BB;
defparam \my_processor|my_alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000910000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \my_regfile|d0|d0|and2~0 (
// Equation(s):
// \my_regfile|d0|d0|and2~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & !\my_imem|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and2~0 .lut_mask = 16'h00CC;
defparam \my_regfile|d0|d0|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \my_regfile|d0|d2|and0 (
// Equation(s):
// \my_regfile|d0|d2|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d2|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N16
cycloneive_lcell_comb \my_regfile|d0|d0|and0 (
// Equation(s):
// \my_regfile|d0|d0|and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # (\my_imem|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and0 .lut_mask = 16'hFFF0;
defparam \my_regfile|d0|d0|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \my_regfile|d0|d1|and7 (
// Equation(s):
// \my_regfile|d0|d1|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and7 .lut_mask = 16'h0080;
defparam \my_regfile|d0|d1|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N31
dffeas \my_regfile|register[5].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N17
dffeas \my_regfile|register[6].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~303 (
// Equation(s):
// \my_regfile|data_readRegB[14]~303_combout  = (\my_regfile|register[5].df|dffe_array[14].df|q~q  & (((\my_regfile|register[6].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~303 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[14]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N17
dffeas \my_regfile|register[8].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~304 (
// Equation(s):
// \my_regfile|data_readRegB[14]~304_combout  = (\my_regfile|register[7].df|dffe_array[14].df|q~q  & (((\my_regfile|register[8].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~304 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[14]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N31
dffeas \my_regfile|register[3].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~301 (
// Equation(s):
// \my_regfile|data_readRegB[14]~301_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~301 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[14]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
cycloneive_lcell_comb \my_regfile|d1|d1|and4 (
// Equation(s):
// \my_regfile|d1|d1|and4~combout  = (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|d1|d1|and4~0_combout  & !\my_processor|ctrl_readRegB[1]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and4 .lut_mask = 16'h0030;
defparam \my_regfile|d1|d1|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N5
dffeas \my_regfile|register[4].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N13
dffeas \my_regfile|register[2].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N5
dffeas \my_regfile|register[1].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~300 (
// Equation(s):
// \my_regfile|data_readRegB[14]~300_combout  = (\my_regfile|register[2].df|dffe_array[14].df|q~q  & ((\my_regfile|register[1].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|d1|d1|and2~combout ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~300 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[14]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~302 (
// Equation(s):
// \my_regfile|data_readRegB[14]~302_combout  = (\my_regfile|data_readRegB[14]~301_combout  & (\my_regfile|data_readRegB[14]~300_combout  & ((\my_regfile|register[4].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[14]~301_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|data_readRegB[14]~300_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~302 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[14]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~305 (
// Equation(s):
// \my_regfile|data_readRegB[14]~305_combout  = (\my_regfile|data_readRegB[14]~303_combout  & (\my_regfile|data_readRegB[14]~304_combout  & \my_regfile|data_readRegB[14]~302_combout ))

	.dataa(\my_regfile|data_readRegB[14]~303_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[14]~304_combout ),
	.datad(\my_regfile|data_readRegB[14]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~305 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[14]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N31
dffeas \my_regfile|register[13].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N9
dffeas \my_regfile|register[14].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~308 (
// Equation(s):
// \my_regfile|data_readRegB[14]~308_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[14].df|q~q  & ((\my_regfile|register[13].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~308 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[14].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[15].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \my_regfile|register[15].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \my_regfile|register[16].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[16].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[16].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[14].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[16].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \my_regfile|register[16].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~309 (
// Equation(s):
// \my_regfile|data_readRegB[14]~309_combout  = (\my_regfile|register[15].df|dffe_array[14].df|q~q  & ((\my_regfile|register[16].df|dffe_array[14].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|d1|d3|and0~combout ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~309 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[14]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N3
dffeas \my_regfile|register[12].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \my_regfile|register[11].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~307 (
// Equation(s):
// \my_regfile|data_readRegB[14]~307_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[14].df|q~q  & ((\my_regfile|register[12].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~307 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N7
dffeas \my_regfile|register[10].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[14].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N1
dffeas \my_regfile|register[9].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~306 (
// Equation(s):
// \my_regfile|data_readRegB[14]~306_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[14].df|q~q  & ((\my_regfile|register[10].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~306 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~310 (
// Equation(s):
// \my_regfile|data_readRegB[14]~310_combout  = (\my_regfile|data_readRegB[14]~308_combout  & (\my_regfile|data_readRegB[14]~309_combout  & (\my_regfile|data_readRegB[14]~307_combout  & \my_regfile|data_readRegB[14]~306_combout )))

	.dataa(\my_regfile|data_readRegB[14]~308_combout ),
	.datab(\my_regfile|data_readRegB[14]~309_combout ),
	.datac(\my_regfile|data_readRegB[14]~307_combout ),
	.datad(\my_regfile|data_readRegB[14]~306_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~310 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N25
dffeas \my_regfile|register[25].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N19
dffeas \my_regfile|register[26].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~316 (
// Equation(s):
// \my_regfile|data_readRegB[14]~316_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[14].df|q~q  & ((\my_regfile|register[26].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~316 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[14]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N3
dffeas \my_regfile|register[30].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N5
dffeas \my_regfile|register[31].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~319 (
// Equation(s):
// \my_regfile|data_readRegB[14]~319_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[14].df|q~q  & ((\my_regfile|register[31].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~319 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[14]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N13
dffeas \my_regfile|register[29].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~318 (
// Equation(s):
// \my_regfile|data_readRegB[14]~318_combout  = ((\my_regfile|register[29].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d0|and1~6_combout )) # (!\my_regfile|d1|d2|and5~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~318 .lut_mask = 16'hFF3F;
defparam \my_regfile|data_readRegB[14]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N31
dffeas \my_regfile|register[27].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N21
dffeas \my_regfile|register[28].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~317 (
// Equation(s):
// \my_regfile|data_readRegB[14]~317_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[14].df|q~q  & ((\my_regfile|register[27].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & (((\my_regfile|register[27].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d4|and3~combout )))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~317 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[14]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~320 (
// Equation(s):
// \my_regfile|data_readRegB[14]~320_combout  = (\my_regfile|data_readRegB[14]~316_combout  & (\my_regfile|data_readRegB[14]~319_combout  & (\my_regfile|data_readRegB[14]~318_combout  & \my_regfile|data_readRegB[14]~317_combout )))

	.dataa(\my_regfile|data_readRegB[14]~316_combout ),
	.datab(\my_regfile|data_readRegB[14]~319_combout ),
	.datac(\my_regfile|data_readRegB[14]~318_combout ),
	.datad(\my_regfile|data_readRegB[14]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~320 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \my_regfile|write0|and_loop[17].and0 (
// Equation(s):
// \my_regfile|write0|and_loop[17].and0~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|write0|and_loop[9].and0~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|write0|and_loop[9].and0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|write0|and_loop[17].and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|write0|and_loop[17].and0 .lut_mask = 16'h0C00;
defparam \my_regfile|write0|and_loop[17].and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N23
dffeas \my_regfile|register[17].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N17
dffeas \my_regfile|register[18].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~311 (
// Equation(s):
// \my_regfile|data_readRegB[14]~311_combout  = (\my_regfile|register[17].df|dffe_array[14].df|q~q  & (((\my_regfile|register[18].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~311 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[14]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N3
dffeas \my_regfile|register[21].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N9
dffeas \my_regfile|register[22].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~313 (
// Equation(s):
// \my_regfile|data_readRegB[14]~313_combout  = (\my_regfile|register[21].df|dffe_array[14].df|q~q  & (((\my_regfile|register[22].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~313 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[14]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[14].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N25
dffeas \my_regfile|register[23].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \my_regfile|register[24].df|dffe_array[14].df|q~feeder (
// Equation(s):
// \my_regfile|register[24].df|dffe_array[14].df|q~feeder_combout  = \my_processor|data_writeReg[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].df|dffe_array[14].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[14].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].df|dffe_array[14].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N11
dffeas \my_regfile|register[24].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].df|dffe_array[14].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~314 (
// Equation(s):
// \my_regfile|data_readRegB[14]~314_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[14].df|q~q  & ((\my_regfile|register[24].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|d1|d4|and0~combout ),
	.datad(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~314 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[14]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N23
dffeas \my_regfile|register[19].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N9
dffeas \my_regfile|register[20].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~312 (
// Equation(s):
// \my_regfile|data_readRegB[14]~312_combout  = (\my_regfile|register[19].df|dffe_array[14].df|q~q  & (((\my_regfile|register[20].df|dffe_array[14].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[14].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~312 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[14]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~315 (
// Equation(s):
// \my_regfile|data_readRegB[14]~315_combout  = (\my_regfile|data_readRegB[14]~311_combout  & (\my_regfile|data_readRegB[14]~313_combout  & (\my_regfile|data_readRegB[14]~314_combout  & \my_regfile|data_readRegB[14]~312_combout )))

	.dataa(\my_regfile|data_readRegB[14]~311_combout ),
	.datab(\my_regfile|data_readRegB[14]~313_combout ),
	.datac(\my_regfile|data_readRegB[14]~314_combout ),
	.datad(\my_regfile|data_readRegB[14]~312_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~315 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~321 (
// Equation(s):
// \my_regfile|data_readRegB[14]~321_combout  = (\my_regfile|data_readRegB[14]~305_combout  & (\my_regfile|data_readRegB[14]~310_combout  & (\my_regfile|data_readRegB[14]~320_combout  & \my_regfile|data_readRegB[14]~315_combout )))

	.dataa(\my_regfile|data_readRegB[14]~305_combout ),
	.datab(\my_regfile|data_readRegB[14]~310_combout ),
	.datac(\my_regfile|data_readRegB[14]~320_combout ),
	.datad(\my_regfile|data_readRegB[14]~315_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~321 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \my_processor|data[14]~23 (
// Equation(s):
// \my_processor|data[14]~23_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[14]~321_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[14]~321_combout ),
	.cin(gnd),
	.combout(\my_processor|data[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[14]~23 .lut_mask = 16'hBB8B;
defparam \my_processor|data[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N22
cycloneive_lcell_comb \my_regfile|d0|d1|and2 (
// Equation(s):
// \my_regfile|d0|d1|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and2 .lut_mask = 16'h0010;
defparam \my_regfile|d0|d1|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N0
cycloneive_lcell_comb \my_regfile|d0|d1|and1 (
// Equation(s):
// \my_regfile|d0|d1|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and1 .lut_mask = 16'h0004;
defparam \my_regfile|d0|d1|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N4
cycloneive_lcell_comb \my_regfile|d0|d1|and6 (
// Equation(s):
// \my_regfile|d0|d1|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and6 .lut_mask = 16'h0020;
defparam \my_regfile|d0|d1|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N18
cycloneive_lcell_comb \my_regfile|d0|d1|and5 (
// Equation(s):
// \my_regfile|d0|d1|and5~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and5 .lut_mask = 16'h0008;
defparam \my_regfile|d0|d1|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \my_processor|data[4]~6 (
// Equation(s):
// \my_processor|data[4]~6_combout  = (\my_processor|c3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((!\my_regfile|data_readRegB[0]~22_combout ))))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|c3|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~6 .lut_mask = 16'hA2AE;
defparam \my_processor|data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N17
dffeas \my_regfile|register[28].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N23
dffeas \my_regfile|register[27].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~96 (
// Equation(s):
// \my_regfile|data_readRegB[4]~96_combout  = (\my_regfile|register[28].df|dffe_array[4].df|q~q  & (((\my_regfile|register[27].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~96 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N21
dffeas \my_regfile|register[25].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N19
dffeas \my_regfile|register[26].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~95 (
// Equation(s):
// \my_regfile|data_readRegB[4]~95_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[4].df|q~q  & ((\my_regfile|register[26].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~95 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N19
dffeas \my_regfile|register[6].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~94 (
// Equation(s):
// \my_regfile|data_readRegB[4]~94_combout  = (\my_regfile|register[5].df|dffe_array[4].df|q~q  & (((\my_regfile|register[6].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~94 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \my_processor|data[4]~7 (
// Equation(s):
// \my_processor|data[4]~7_combout  = (\my_regfile|data_readRegB[4]~96_combout  & (!\my_processor|c1|ad4~combout  & (\my_regfile|data_readRegB[4]~95_combout  & \my_regfile|data_readRegB[4]~94_combout )))

	.dataa(\my_regfile|data_readRegB[4]~96_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[4]~95_combout ),
	.datad(\my_regfile|data_readRegB[4]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~7 .lut_mask = 16'h2000;
defparam \my_processor|data[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \my_regfile|register[11].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N29
dffeas \my_regfile|register[12].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~90 (
// Equation(s):
// \my_regfile|data_readRegB[4]~90_combout  = (\my_regfile|register[11].df|dffe_array[4].df|q~q  & (((\my_regfile|register[12].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~90 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \my_regfile|register[15].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \my_regfile|register[16].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~92 (
// Equation(s):
// \my_regfile|data_readRegB[4]~92_combout  = (\my_regfile|register[15].df|dffe_array[4].df|q~q  & (((\my_regfile|register[16].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~92 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \my_regfile|register[10].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[4].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[4].df|q~feeder_combout  = \my_processor|data_writeReg[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[4].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[4].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[4].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \my_regfile|register[9].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[4].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~89 (
// Equation(s):
// \my_regfile|data_readRegB[4]~89_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[4].df|q~q  & ((\my_regfile|register[10].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~89 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[4].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[4].df|q~feeder_combout  = \my_processor|data_writeReg[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[4].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[4].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[13].df|dffe_array[4].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N27
dffeas \my_regfile|register[13].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[4].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \my_regfile|register[14].df|dffe_array[4].df|q~feeder (
// Equation(s):
// \my_regfile|register[14].df|dffe_array[4].df|q~feeder_combout  = \my_processor|data_writeReg[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[14].df|dffe_array[4].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[4].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[14].df|dffe_array[4].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \my_regfile|register[14].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].df|dffe_array[4].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~91 (
// Equation(s):
// \my_regfile|data_readRegB[4]~91_combout  = (\my_regfile|register[13].df|dffe_array[4].df|q~q  & ((\my_regfile|register[14].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~combout ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~91 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~93 (
// Equation(s):
// \my_regfile|data_readRegB[4]~93_combout  = (\my_regfile|data_readRegB[4]~90_combout  & (\my_regfile|data_readRegB[4]~92_combout  & (\my_regfile|data_readRegB[4]~89_combout  & \my_regfile|data_readRegB[4]~91_combout )))

	.dataa(\my_regfile|data_readRegB[4]~90_combout ),
	.datab(\my_regfile|data_readRegB[4]~92_combout ),
	.datac(\my_regfile|data_readRegB[4]~89_combout ),
	.datad(\my_regfile|data_readRegB[4]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~93 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[4].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[4].df|q~feeder_combout  = \my_processor|data_writeReg[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[4].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[4].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[4].df|dffe_array[4].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N25
dffeas \my_regfile|register[4].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[4].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N11
dffeas \my_regfile|register[2].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N13
dffeas \my_regfile|register[1].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~97 (
// Equation(s):
// \my_regfile|data_readRegB[4]~97_combout  = (\my_regfile|register[2].df|dffe_array[4].df|q~q  & (((\my_regfile|register[1].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~97 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N21
dffeas \my_regfile|register[3].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~98 (
// Equation(s):
// \my_regfile|data_readRegB[4]~98_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~98 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~99 (
// Equation(s):
// \my_regfile|data_readRegB[4]~99_combout  = (\my_regfile|data_readRegB[4]~97_combout  & (\my_regfile|data_readRegB[4]~98_combout  & ((\my_regfile|register[4].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[4]~97_combout ),
	.datad(\my_regfile|data_readRegB[4]~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~99 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N3
dffeas \my_regfile|register[7].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N29
dffeas \my_regfile|register[8].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~100 (
// Equation(s):
// \my_regfile|data_readRegB[4]~100_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[4].df|q~q  & ((\my_regfile|register[7].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~100 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N27
dffeas \my_regfile|register[30].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N17
dffeas \my_regfile|register[31].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~106 (
// Equation(s):
// \my_regfile|data_readRegB[4]~106_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[4].df|q~q  & ((\my_regfile|register[31].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~106 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N22
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[4].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[4].df|q~feeder_combout  = \my_processor|data_writeReg[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[4].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[4].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[4].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N23
dffeas \my_regfile|register[29].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[4].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~107 (
// Equation(s):
// \my_regfile|data_readRegB[4]~107_combout  = (\my_regfile|data_readRegB[4]~106_combout  & (((\my_regfile|register[29].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(\my_regfile|data_readRegB[4]~106_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~107 .lut_mask = 16'hF070;
defparam \my_regfile|data_readRegB[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N15
dffeas \my_regfile|register[21].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N25
dffeas \my_regfile|register[22].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~103 (
// Equation(s):
// \my_regfile|data_readRegB[4]~103_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[4].df|q~q  & ((\my_regfile|register[21].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[4].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~103 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N13
dffeas \my_regfile|register[17].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N3
dffeas \my_regfile|register[18].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~101 (
// Equation(s):
// \my_regfile|data_readRegB[4]~101_combout  = (\my_regfile|register[17].df|dffe_array[4].df|q~q  & (((\my_regfile|register[18].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~101 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N17
dffeas \my_regfile|register[23].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N7
dffeas \my_regfile|register[24].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~104 (
// Equation(s):
// \my_regfile|data_readRegB[4]~104_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[4].df|q~q  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~104 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N4
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[4].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[4].df|q~feeder_combout  = \my_processor|data_writeReg[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[4].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[4].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[19].df|dffe_array[4].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N5
dffeas \my_regfile|register[19].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[4].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N11
dffeas \my_regfile|register[20].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~102 (
// Equation(s):
// \my_regfile|data_readRegB[4]~102_combout  = (\my_regfile|register[19].df|dffe_array[4].df|q~q  & (((\my_regfile|register[20].df|dffe_array[4].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[4].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~102 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~105 (
// Equation(s):
// \my_regfile|data_readRegB[4]~105_combout  = (\my_regfile|data_readRegB[4]~103_combout  & (\my_regfile|data_readRegB[4]~101_combout  & (\my_regfile|data_readRegB[4]~104_combout  & \my_regfile|data_readRegB[4]~102_combout )))

	.dataa(\my_regfile|data_readRegB[4]~103_combout ),
	.datab(\my_regfile|data_readRegB[4]~101_combout ),
	.datac(\my_regfile|data_readRegB[4]~104_combout ),
	.datad(\my_regfile|data_readRegB[4]~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~105 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \my_processor|data[4]~8 (
// Equation(s):
// \my_processor|data[4]~8_combout  = (\my_regfile|data_readRegB[4]~99_combout  & (\my_regfile|data_readRegB[4]~100_combout  & (\my_regfile|data_readRegB[4]~107_combout  & \my_regfile|data_readRegB[4]~105_combout )))

	.dataa(\my_regfile|data_readRegB[4]~99_combout ),
	.datab(\my_regfile|data_readRegB[4]~100_combout ),
	.datac(\my_regfile|data_readRegB[4]~107_combout ),
	.datad(\my_regfile|data_readRegB[4]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~8 .lut_mask = 16'h8000;
defparam \my_processor|data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \my_processor|data[4]~9 (
// Equation(s):
// \my_processor|data[4]~9_combout  = (\my_processor|data[4]~6_combout ) # ((\my_processor|data[4]~7_combout  & (\my_regfile|data_readRegB[4]~93_combout  & \my_processor|data[4]~8_combout )))

	.dataa(\my_processor|data[4]~6_combout ),
	.datab(\my_processor|data[4]~7_combout ),
	.datac(\my_regfile|data_readRegB[4]~93_combout ),
	.datad(\my_processor|data[4]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|data[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~9 .lut_mask = 16'hEAAA;
defparam \my_processor|data[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N30
cycloneive_lcell_comb \my_regfile|d0|d1|and3 (
// Equation(s):
// \my_regfile|d0|d1|and3~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and3 .lut_mask = 16'h0040;
defparam \my_regfile|d0|d1|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N2
cycloneive_lcell_comb \my_regfile|d0|d1|and0 (
// Equation(s):
// \my_regfile|d0|d1|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_regfile|d0|d0|and0~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and0 .lut_mask = 16'h0001;
defparam \my_regfile|d0|d1|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \my_processor|data[6]~12 (
// Equation(s):
// \my_processor|data[6]~12_combout  = (\my_processor|c3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [6])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((!\my_regfile|data_readRegB[0]~22_combout ))))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[6]~12 .lut_mask = 16'hC4CE;
defparam \my_processor|data[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \my_regfile|register[13].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \my_regfile|register[14].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~136 (
// Equation(s):
// \my_regfile|data_readRegB[6]~136_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[6].df|q~q  & ((\my_regfile|register[14].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~136 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \my_regfile|register[9].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \my_regfile|register[10].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~134 (
// Equation(s):
// \my_regfile|data_readRegB[6]~134_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[6].df|q~q  & ((\my_regfile|register[10].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~134 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[6].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[6].df|q~feeder_combout  = \my_processor|data_writeReg[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[6].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[6].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].df|dffe_array[6].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N13
dffeas \my_regfile|register[11].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[6].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \my_regfile|register[12].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~135 (
// Equation(s):
// \my_regfile|data_readRegB[6]~135_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[6].df|q~q  & ((\my_regfile|register[12].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~135 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \my_regfile|register[15].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \my_regfile|register[16].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~137 (
// Equation(s):
// \my_regfile|data_readRegB[6]~137_combout  = (\my_regfile|register[15].df|dffe_array[6].df|q~q  & (((\my_regfile|register[16].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~137 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~138 (
// Equation(s):
// \my_regfile|data_readRegB[6]~138_combout  = (\my_regfile|data_readRegB[6]~136_combout  & (\my_regfile|data_readRegB[6]~134_combout  & (\my_regfile|data_readRegB[6]~135_combout  & \my_regfile|data_readRegB[6]~137_combout )))

	.dataa(\my_regfile|data_readRegB[6]~136_combout ),
	.datab(\my_regfile|data_readRegB[6]~134_combout ),
	.datac(\my_regfile|data_readRegB[6]~135_combout ),
	.datad(\my_regfile|data_readRegB[6]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~138 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N29
dffeas \my_regfile|register[6].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~132 (
// Equation(s):
// \my_regfile|data_readRegB[6]~132_combout  = (\my_regfile|register[5].df|dffe_array[6].df|q~q  & (((\my_regfile|register[6].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~132 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N23
dffeas \my_regfile|register[7].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N25
dffeas \my_regfile|register[8].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~133 (
// Equation(s):
// \my_regfile|data_readRegB[6]~133_combout  = (\my_regfile|register[7].df|dffe_array[6].df|q~q  & (((\my_regfile|register[8].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~133 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N1
dffeas \my_regfile|register[4].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N15
dffeas \my_regfile|register[3].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~130 (
// Equation(s):
// \my_regfile|data_readRegB[6]~130_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~130 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N3
dffeas \my_regfile|register[1].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N25
dffeas \my_regfile|register[2].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~129 (
// Equation(s):
// \my_regfile|data_readRegB[6]~129_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[6].df|q~q  & ((\my_regfile|register[1].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~129 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~131 (
// Equation(s):
// \my_regfile|data_readRegB[6]~131_combout  = (\my_regfile|data_readRegB[6]~130_combout  & (\my_regfile|data_readRegB[6]~129_combout  & ((\my_regfile|register[4].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|data_readRegB[6]~130_combout ),
	.datad(\my_regfile|data_readRegB[6]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~131 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~139 (
// Equation(s):
// \my_regfile|data_readRegB[6]~139_combout  = (\my_regfile|data_readRegB[6]~138_combout  & (\my_regfile|data_readRegB[6]~132_combout  & (\my_regfile|data_readRegB[6]~133_combout  & \my_regfile|data_readRegB[6]~131_combout )))

	.dataa(\my_regfile|data_readRegB[6]~138_combout ),
	.datab(\my_regfile|data_readRegB[6]~132_combout ),
	.datac(\my_regfile|data_readRegB[6]~133_combout ),
	.datad(\my_regfile|data_readRegB[6]~131_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~139 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N3
dffeas \my_regfile|register[26].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N29
dffeas \my_regfile|register[25].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~145 (
// Equation(s):
// \my_regfile|data_readRegB[6]~145_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[6].df|q~q  & ((\my_regfile|register[26].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~145 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N25
dffeas \my_regfile|register[27].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N19
dffeas \my_regfile|register[28].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~146 (
// Equation(s):
// \my_regfile|data_readRegB[6]~146_combout  = (\my_regfile|register[27].df|dffe_array[6].df|q~q  & (((\my_regfile|register[28].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d4|and4~combout ))) # (!\my_regfile|register[27].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~146 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N25
dffeas \my_regfile|register[29].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N11
dffeas \my_regfile|register[30].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N21
dffeas \my_regfile|register[31].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~147 (
// Equation(s):
// \my_regfile|data_readRegB[6]~147_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[6].df|q~q  & ((\my_regfile|register[31].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~147 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~148 (
// Equation(s):
// \my_regfile|data_readRegB[6]~148_combout  = (\my_regfile|data_readRegB[6]~147_combout  & ((\my_regfile|register[29].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d0|and1~6_combout ) # (!\my_regfile|d1|d2|and5~0_combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_regfile|data_readRegB[6]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~148 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N25
dffeas \my_regfile|register[18].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N11
dffeas \my_regfile|register[17].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~140 (
// Equation(s):
// \my_regfile|data_readRegB[6]~140_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[6].df|q~q  & ((\my_regfile|register[18].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~140 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N5
dffeas \my_regfile|register[23].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N19
dffeas \my_regfile|register[24].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~143 (
// Equation(s):
// \my_regfile|data_readRegB[6]~143_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[6].df|q~q  & ((\my_regfile|register[24].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~143 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N27
dffeas \my_regfile|register[21].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N17
dffeas \my_regfile|register[22].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~142 (
// Equation(s):
// \my_regfile|data_readRegB[6]~142_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[6].df|q~q  & ((\my_regfile|register[21].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~142 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N9
dffeas \my_regfile|register[19].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N7
dffeas \my_regfile|register[20].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~141 (
// Equation(s):
// \my_regfile|data_readRegB[6]~141_combout  = (\my_regfile|register[19].df|dffe_array[6].df|q~q  & (((\my_regfile|register[20].df|dffe_array[6].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[6].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~141 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~144 (
// Equation(s):
// \my_regfile|data_readRegB[6]~144_combout  = (\my_regfile|data_readRegB[6]~140_combout  & (\my_regfile|data_readRegB[6]~143_combout  & (\my_regfile|data_readRegB[6]~142_combout  & \my_regfile|data_readRegB[6]~141_combout )))

	.dataa(\my_regfile|data_readRegB[6]~140_combout ),
	.datab(\my_regfile|data_readRegB[6]~143_combout ),
	.datac(\my_regfile|data_readRegB[6]~142_combout ),
	.datad(\my_regfile|data_readRegB[6]~141_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~144 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~149 (
// Equation(s):
// \my_regfile|data_readRegB[6]~149_combout  = (\my_regfile|data_readRegB[6]~145_combout  & (\my_regfile|data_readRegB[6]~146_combout  & (\my_regfile|data_readRegB[6]~148_combout  & \my_regfile|data_readRegB[6]~144_combout )))

	.dataa(\my_regfile|data_readRegB[6]~145_combout ),
	.datab(\my_regfile|data_readRegB[6]~146_combout ),
	.datac(\my_regfile|data_readRegB[6]~148_combout ),
	.datad(\my_regfile|data_readRegB[6]~144_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~149 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \my_processor|data[6]~13 (
// Equation(s):
// \my_processor|data[6]~13_combout  = (\my_processor|data[6]~12_combout ) # ((!\my_processor|c1|ad4~combout  & (\my_regfile|data_readRegB[6]~139_combout  & \my_regfile|data_readRegB[6]~149_combout )))

	.dataa(\my_processor|data[6]~12_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[6]~139_combout ),
	.datad(\my_regfile|data_readRegB[6]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[6]~13 .lut_mask = 16'hBAAA;
defparam \my_processor|data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \my_processor|data[8]~16 (
// Equation(s):
// \my_processor|data[8]~16_combout  = (\my_processor|c3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((!\my_regfile|data_readRegB[0]~22_combout ))))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|c3|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[8]~16 .lut_mask = 16'hA2AE;
defparam \my_processor|data[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N23
dffeas \my_regfile|register[27].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N24
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[8].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y33_N25
dffeas \my_regfile|register[28].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~188 (
// Equation(s):
// \my_regfile|data_readRegB[8]~188_combout  = (\my_regfile|register[27].df|dffe_array[8].df|q~q  & (((\my_regfile|register[28].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|d1|d4|and4~combout ),
	.datad(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~188 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[8]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N23
dffeas \my_regfile|register[25].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N21
dffeas \my_regfile|register[26].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~187 (
// Equation(s):
// \my_regfile|data_readRegB[8]~187_combout  = (\my_regfile|register[25].df|dffe_array[8].df|q~q  & (((\my_regfile|register[26].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~187 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[8]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y33_N5
dffeas \my_regfile|register[29].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N23
dffeas \my_regfile|register[30].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~189 (
// Equation(s):
// \my_regfile|data_readRegB[8]~189_combout  = (\my_regfile|register[30].df|dffe_array[8].df|q~q  & (((\my_regfile|register[31].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~189 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[8]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~190 (
// Equation(s):
// \my_regfile|data_readRegB[8]~190_combout  = (\my_regfile|data_readRegB[8]~189_combout  & (((\my_regfile|register[29].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d0|and1~6_combout )) # (!\my_regfile|d1|d2|and5~0_combout )))

	.dataa(\my_regfile|d1|d2|and5~0_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_regfile|data_readRegB[8]~189_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~190 .lut_mask = 16'hDF00;
defparam \my_regfile|data_readRegB[8]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N19
dffeas \my_regfile|register[19].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \my_regfile|register[20].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~183 (
// Equation(s):
// \my_regfile|data_readRegB[8]~183_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[8].df|q~q  & ((\my_regfile|register[19].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~183 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N5
dffeas \my_regfile|register[22].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N11
dffeas \my_regfile|register[21].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~184 (
// Equation(s):
// \my_regfile|data_readRegB[8]~184_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[8].df|q~q  & ((\my_regfile|register[21].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~184 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N27
dffeas \my_regfile|register[17].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N5
dffeas \my_regfile|register[18].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~182 (
// Equation(s):
// \my_regfile|data_readRegB[8]~182_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[8].df|q~q  & ((\my_regfile|register[17].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~182 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N7
dffeas \my_regfile|register[23].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N1
dffeas \my_regfile|register[24].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~185 (
// Equation(s):
// \my_regfile|data_readRegB[8]~185_combout  = (\my_regfile|register[23].df|dffe_array[8].df|q~q  & (((\my_regfile|register[24].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~185 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[8]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~186 (
// Equation(s):
// \my_regfile|data_readRegB[8]~186_combout  = (\my_regfile|data_readRegB[8]~183_combout  & (\my_regfile|data_readRegB[8]~184_combout  & (\my_regfile|data_readRegB[8]~182_combout  & \my_regfile|data_readRegB[8]~185_combout )))

	.dataa(\my_regfile|data_readRegB[8]~183_combout ),
	.datab(\my_regfile|data_readRegB[8]~184_combout ),
	.datac(\my_regfile|data_readRegB[8]~182_combout ),
	.datad(\my_regfile|data_readRegB[8]~185_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~186 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~191 (
// Equation(s):
// \my_regfile|data_readRegB[8]~191_combout  = (\my_regfile|data_readRegB[8]~188_combout  & (\my_regfile|data_readRegB[8]~187_combout  & (\my_regfile|data_readRegB[8]~190_combout  & \my_regfile|data_readRegB[8]~186_combout )))

	.dataa(\my_regfile|data_readRegB[8]~188_combout ),
	.datab(\my_regfile|data_readRegB[8]~187_combout ),
	.datac(\my_regfile|data_readRegB[8]~190_combout ),
	.datad(\my_regfile|data_readRegB[8]~186_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~191 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N11
dffeas \my_regfile|register[7].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N17
dffeas \my_regfile|register[8].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~175 (
// Equation(s):
// \my_regfile|data_readRegB[8]~175_combout  = (\my_regfile|register[7].df|dffe_array[8].df|q~q  & (((\my_regfile|register[8].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~175 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[8]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N19
dffeas \my_regfile|register[5].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N25
dffeas \my_regfile|register[6].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~174 (
// Equation(s):
// \my_regfile|data_readRegB[8]~174_combout  = (\my_regfile|register[5].df|dffe_array[8].df|q~q  & (((\my_regfile|register[6].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~174 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[8]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N13
dffeas \my_regfile|register[1].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N7
dffeas \my_regfile|register[2].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~171 (
// Equation(s):
// \my_regfile|data_readRegB[8]~171_combout  = (\my_regfile|register[1].df|dffe_array[8].df|q~q  & (((\my_regfile|register[2].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~171 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[8]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N9
dffeas \my_regfile|register[4].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N16
cycloneive_lcell_comb \my_regfile|register[3].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[3].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[3].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[8].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[3].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N17
dffeas \my_regfile|register[3].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~172 (
// Equation(s):
// \my_regfile|data_readRegB[8]~172_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~172 .lut_mask = 16'h5505;
defparam \my_regfile|data_readRegB[8]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~173 (
// Equation(s):
// \my_regfile|data_readRegB[8]~173_combout  = (\my_regfile|data_readRegB[8]~171_combout  & (\my_regfile|data_readRegB[8]~172_combout  & ((\my_regfile|register[4].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[8]~171_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|data_readRegB[8]~172_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~173 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[8]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N13
dffeas \my_regfile|register[12].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N23
dffeas \my_regfile|register[11].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~177 (
// Equation(s):
// \my_regfile|data_readRegB[8]~177_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[8].df|q~q  & ((\my_regfile|register[12].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~177 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[8]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N19
dffeas \my_regfile|register[9].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N17
dffeas \my_regfile|register[10].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~176 (
// Equation(s):
// \my_regfile|data_readRegB[8]~176_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[8].df|q~q  & ((\my_regfile|register[9].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~176 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[8]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \my_regfile|register[16].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N19
dffeas \my_regfile|register[15].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~179 (
// Equation(s):
// \my_regfile|data_readRegB[8]~179_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[8].df|q~q  & ((\my_regfile|register[16].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[8].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~179 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[8]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \my_regfile|register[14].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[14].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[14].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[14].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \my_regfile|register[14].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[8].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[8].df|q~feeder_combout  = \my_processor|data_writeReg[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[8].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[8].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[13].df|dffe_array[8].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \my_regfile|register[13].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[8].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~178 (
// Equation(s):
// \my_regfile|data_readRegB[8]~178_combout  = (\my_regfile|register[14].df|dffe_array[8].df|q~q  & ((\my_regfile|register[13].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[8].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~combout ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~178 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[8]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~180 (
// Equation(s):
// \my_regfile|data_readRegB[8]~180_combout  = (\my_regfile|data_readRegB[8]~177_combout  & (\my_regfile|data_readRegB[8]~176_combout  & (\my_regfile|data_readRegB[8]~179_combout  & \my_regfile|data_readRegB[8]~178_combout )))

	.dataa(\my_regfile|data_readRegB[8]~177_combout ),
	.datab(\my_regfile|data_readRegB[8]~176_combout ),
	.datac(\my_regfile|data_readRegB[8]~179_combout ),
	.datad(\my_regfile|data_readRegB[8]~178_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~180 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~181 (
// Equation(s):
// \my_regfile|data_readRegB[8]~181_combout  = (\my_regfile|data_readRegB[8]~175_combout  & (\my_regfile|data_readRegB[8]~174_combout  & (\my_regfile|data_readRegB[8]~173_combout  & \my_regfile|data_readRegB[8]~180_combout )))

	.dataa(\my_regfile|data_readRegB[8]~175_combout ),
	.datab(\my_regfile|data_readRegB[8]~174_combout ),
	.datac(\my_regfile|data_readRegB[8]~173_combout ),
	.datad(\my_regfile|data_readRegB[8]~180_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~181 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N6
cycloneive_lcell_comb \my_processor|data[8]~17 (
// Equation(s):
// \my_processor|data[8]~17_combout  = (\my_processor|data[8]~16_combout ) # ((!\my_processor|c1|ad4~combout  & (\my_regfile|data_readRegB[8]~191_combout  & \my_regfile|data_readRegB[8]~181_combout )))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_processor|data[8]~16_combout ),
	.datac(\my_regfile|data_readRegB[8]~191_combout ),
	.datad(\my_regfile|data_readRegB[8]~181_combout ),
	.cin(gnd),
	.combout(\my_processor|data[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[8]~17 .lut_mask = 16'hDCCC;
defparam \my_processor|data[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc1|pc[11].pc_dffe|q~q ,\my_processor|pc1|pc[10].pc_dffe|q~q ,\my_processor|pc1|pc[9].pc_dffe|q~q ,\my_processor|pc1|pc[8].pc_dffe|q~q ,\my_processor|pc1|pc[7].pc_dffe|q~q ,\my_processor|pc1|pc[6].pc_dffe|q~q ,\my_processor|pc1|pc[5].pc_dffe|q~q ,
\my_processor|pc1|pc[4].pc_dffe|q~q ,\my_processor|pc1|pc[3].pc_dffe|q~q ,\my_processor|pc1|pc[2].pc_dffe|q~q ,\my_processor|pc1|pc[1].pc_dffe|q~q ,\my_processor|pc1|pc[0].pc_dffe|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N10
cycloneive_lcell_comb \my_processor|data[10]~41 (
// Equation(s):
// \my_processor|data[10]~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [10])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// (!\my_regfile|data_readRegB[0]~22_combout )) # (!\my_processor|c3|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|c3|ad4~0_combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[10]~41 .lut_mask = 16'hBF04;
defparam \my_processor|data[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N12
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[10].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N13
dffeas \my_regfile|register[26].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N20
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[10].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[25].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N21
dffeas \my_regfile|register[25].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~230 (
// Equation(s):
// \my_regfile|data_readRegB[10]~230_combout  = (\my_regfile|register[26].df|dffe_array[10].df|q~q  & (((\my_regfile|register[25].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~230 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[10]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N1
dffeas \my_regfile|register[28].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N0
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[10].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[27].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N1
dffeas \my_regfile|register[27].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~231 (
// Equation(s):
// \my_regfile|data_readRegB[10]~231_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[10].df|q~q  & ((\my_regfile|register[28].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d1|d4|and4~combout ),
	.datad(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~231 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[10]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N17
dffeas \my_regfile|register[21].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N27
dffeas \my_regfile|register[22].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~227 (
// Equation(s):
// \my_regfile|data_readRegB[10]~227_combout  = (\my_regfile|register[21].df|dffe_array[10].df|q~q  & (((\my_regfile|register[22].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~227 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[10]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \my_regfile|register[19].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N5
dffeas \my_regfile|register[20].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~226 (
// Equation(s):
// \my_regfile|data_readRegB[10]~226_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[10].df|q~q  & ((\my_regfile|register[19].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~226 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[10]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N17
dffeas \my_regfile|register[18].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~225 (
// Equation(s):
// \my_regfile|data_readRegB[10]~225_combout  = (\my_regfile|register[17].df|dffe_array[10].df|q~q  & (((\my_regfile|register[18].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~225 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[10]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[10].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N13
dffeas \my_regfile|register[23].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N31
dffeas \my_regfile|register[24].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~228 (
// Equation(s):
// \my_regfile|data_readRegB[10]~228_combout  = (\my_regfile|register[23].df|dffe_array[10].df|q~q  & (((\my_regfile|register[24].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~228 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[10]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~229 (
// Equation(s):
// \my_regfile|data_readRegB[10]~229_combout  = (\my_regfile|data_readRegB[10]~227_combout  & (\my_regfile|data_readRegB[10]~226_combout  & (\my_regfile|data_readRegB[10]~225_combout  & \my_regfile|data_readRegB[10]~228_combout )))

	.dataa(\my_regfile|data_readRegB[10]~227_combout ),
	.datab(\my_regfile|data_readRegB[10]~226_combout ),
	.datac(\my_regfile|data_readRegB[10]~225_combout ),
	.datad(\my_regfile|data_readRegB[10]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~229 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[10].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N21
dffeas \my_regfile|register[30].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N15
dffeas \my_regfile|register[31].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~232 (
// Equation(s):
// \my_regfile|data_readRegB[10]~232_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[10].df|q~q  & ((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~232 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N23
dffeas \my_regfile|register[29].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~233 (
// Equation(s):
// \my_regfile|data_readRegB[10]~233_combout  = (\my_regfile|data_readRegB[10]~232_combout  & (((\my_regfile|register[29].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d0|and1~6_combout )) # (!\my_regfile|d1|d2|and5~0_combout )))

	.dataa(\my_regfile|d1|d2|and5~0_combout ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|data_readRegB[10]~232_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~233 .lut_mask = 16'hF070;
defparam \my_regfile|data_readRegB[10]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~234 (
// Equation(s):
// \my_regfile|data_readRegB[10]~234_combout  = (\my_regfile|data_readRegB[10]~230_combout  & (\my_regfile|data_readRegB[10]~231_combout  & (\my_regfile|data_readRegB[10]~229_combout  & \my_regfile|data_readRegB[10]~233_combout )))

	.dataa(\my_regfile|data_readRegB[10]~230_combout ),
	.datab(\my_regfile|data_readRegB[10]~231_combout ),
	.datac(\my_regfile|data_readRegB[10]~229_combout ),
	.datad(\my_regfile|data_readRegB[10]~233_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~234 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[10].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[5].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N17
dffeas \my_regfile|register[5].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N15
dffeas \my_regfile|register[6].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~217 (
// Equation(s):
// \my_regfile|data_readRegB[10]~217_combout  = (\my_regfile|register[5].df|dffe_array[10].df|q~q  & (((\my_regfile|register[6].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~217 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[10]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N7
dffeas \my_regfile|register[7].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N9
dffeas \my_regfile|register[8].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~218 (
// Equation(s):
// \my_regfile|data_readRegB[10]~218_combout  = (\my_regfile|register[7].df|dffe_array[10].df|q~q  & (((\my_regfile|register[8].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~218 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[10]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N5
dffeas \my_regfile|register[11].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \my_regfile|register[12].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~220 (
// Equation(s):
// \my_regfile|data_readRegB[10]~220_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[10].df|q~q  & ((\my_regfile|register[12].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~220 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[10]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \my_regfile|register[9].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \my_regfile|register[10].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~219 (
// Equation(s):
// \my_regfile|data_readRegB[10]~219_combout  = (\my_regfile|register[9].df|dffe_array[10].df|q~q  & (((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~219 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[10]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \my_regfile|register[13].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \my_regfile|register[14].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~221 (
// Equation(s):
// \my_regfile|data_readRegB[10]~221_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[10].df|q~q  & ((\my_regfile|register[13].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~221 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[10]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \my_regfile|register[16].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[16].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[16].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[10].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[16].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \my_regfile|register[16].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[10].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[15].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N15
dffeas \my_regfile|register[15].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~222 (
// Equation(s):
// \my_regfile|data_readRegB[10]~222_combout  = (\my_regfile|register[16].df|dffe_array[10].df|q~q  & ((\my_regfile|register[15].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d1|d3|and0~combout ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~222 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[10]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~223 (
// Equation(s):
// \my_regfile|data_readRegB[10]~223_combout  = (\my_regfile|data_readRegB[10]~220_combout  & (\my_regfile|data_readRegB[10]~219_combout  & (\my_regfile|data_readRegB[10]~221_combout  & \my_regfile|data_readRegB[10]~222_combout )))

	.dataa(\my_regfile|data_readRegB[10]~220_combout ),
	.datab(\my_regfile|data_readRegB[10]~219_combout ),
	.datac(\my_regfile|data_readRegB[10]~221_combout ),
	.datad(\my_regfile|data_readRegB[10]~222_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~223 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N11
dffeas \my_regfile|register[3].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~215 (
// Equation(s):
// \my_regfile|data_readRegB[10]~215_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~215 .lut_mask = 16'h00AF;
defparam \my_regfile|data_readRegB[10]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N5
dffeas \my_regfile|register[4].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[10].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[10].df|q~feeder_combout  = \my_processor|data_writeReg[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[10].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[10].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].df|dffe_array[10].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N31
dffeas \my_regfile|register[2].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[10].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N1
dffeas \my_regfile|register[1].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~214 (
// Equation(s):
// \my_regfile|data_readRegB[10]~214_combout  = (\my_regfile|register[2].df|dffe_array[10].df|q~q  & (((\my_regfile|register[1].df|dffe_array[10].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|d1|d1|and2~combout ),
	.datad(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~214 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[10]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~216 (
// Equation(s):
// \my_regfile|data_readRegB[10]~216_combout  = (\my_regfile|data_readRegB[10]~215_combout  & (\my_regfile|data_readRegB[10]~214_combout  & ((\my_regfile|register[4].df|dffe_array[10].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[10]~215_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|data_readRegB[10]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~216 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[10]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~224 (
// Equation(s):
// \my_regfile|data_readRegB[10]~224_combout  = (\my_regfile|data_readRegB[10]~217_combout  & (\my_regfile|data_readRegB[10]~218_combout  & (\my_regfile|data_readRegB[10]~223_combout  & \my_regfile|data_readRegB[10]~216_combout )))

	.dataa(\my_regfile|data_readRegB[10]~217_combout ),
	.datab(\my_regfile|data_readRegB[10]~218_combout ),
	.datac(\my_regfile|data_readRegB[10]~223_combout ),
	.datad(\my_regfile|data_readRegB[10]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~224 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N16
cycloneive_lcell_comb \my_processor|data[10]~19 (
// Equation(s):
// \my_processor|data[10]~19_combout  = (\my_processor|data[10]~41_combout ) # ((!\my_processor|c1|ad4~combout  & (\my_regfile|data_readRegB[10]~234_combout  & \my_regfile|data_readRegB[10]~224_combout )))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_processor|data[10]~41_combout ),
	.datac(\my_regfile|data_readRegB[10]~234_combout ),
	.datad(\my_regfile|data_readRegB[10]~224_combout ),
	.cin(gnd),
	.combout(\my_processor|data[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[10]~19 .lut_mask = 16'hDCCC;
defparam \my_processor|data[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \my_regfile|d0|d2|and7 (
// Equation(s):
// \my_regfile|d0|d2|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d2|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \my_regfile|d0|d3|and0 (
// Equation(s):
// \my_regfile|d0|d3|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|d0|d0|and2~1_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and0 .lut_mask = 16'h0004;
defparam \my_regfile|d0|d3|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N5
dffeas \my_regfile|register[4].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N28
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[11].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N29
dffeas \my_regfile|register[1].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[11].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \my_regfile|register[2].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~235 (
// Equation(s):
// \my_regfile|data_readRegB[11]~235_combout  = (\my_regfile|register[1].df|dffe_array[11].df|q~q  & ((\my_regfile|register[2].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|d1|d1|and2~combout ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~235 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[11]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N7
dffeas \my_regfile|register[3].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~236 (
// Equation(s):
// \my_regfile|data_readRegB[11]~236_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~236 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegB[11]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~237 (
// Equation(s):
// \my_regfile|data_readRegB[11]~237_combout  = (\my_regfile|data_readRegB[11]~235_combout  & (\my_regfile|data_readRegB[11]~236_combout  & ((\my_regfile|register[4].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|data_readRegB[11]~235_combout ),
	.datad(\my_regfile|data_readRegB[11]~236_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~237 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[11]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N27
dffeas \my_regfile|register[15].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~244 (
// Equation(s):
// \my_regfile|data_readRegB[11]~244_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[11].df|q~q  & ((\my_regfile|register[16].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~244 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N19
dffeas \my_regfile|register[13].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N1
dffeas \my_regfile|register[14].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~243 (
// Equation(s):
// \my_regfile|data_readRegB[11]~243_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[11].df|q~q  & ((\my_regfile|register[13].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~243 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[11]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[11].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N25
dffeas \my_regfile|register[11].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N27
dffeas \my_regfile|register[12].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~242 (
// Equation(s):
// \my_regfile|data_readRegB[11]~242_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[11].df|q~q  & ((\my_regfile|register[12].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~242 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[11]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \my_regfile|register[10].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[11].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N13
dffeas \my_regfile|register[9].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~241 (
// Equation(s):
// \my_regfile|data_readRegB[11]~241_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[11].df|q~q  & ((\my_regfile|register[10].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~241 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~245 (
// Equation(s):
// \my_regfile|data_readRegB[11]~245_combout  = (\my_regfile|data_readRegB[11]~244_combout  & (\my_regfile|data_readRegB[11]~243_combout  & (\my_regfile|data_readRegB[11]~242_combout  & \my_regfile|data_readRegB[11]~241_combout )))

	.dataa(\my_regfile|data_readRegB[11]~244_combout ),
	.datab(\my_regfile|data_readRegB[11]~243_combout ),
	.datac(\my_regfile|data_readRegB[11]~242_combout ),
	.datad(\my_regfile|data_readRegB[11]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~245 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N31
dffeas \my_regfile|register[5].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~238 (
// Equation(s):
// \my_regfile|data_readRegB[11]~238_combout  = (\my_regfile|register[5].df|dffe_array[11].df|q~q ) # ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((!\my_regfile|d1|d1|and4~0_combout ) # (!\my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~238 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegB[11]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N25
dffeas \my_regfile|register[6].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N15
dffeas \my_regfile|register[7].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N1
dffeas \my_regfile|register[8].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~239 (
// Equation(s):
// \my_regfile|data_readRegB[11]~239_combout  = (\my_regfile|register[7].df|dffe_array[11].df|q~q  & (((\my_regfile|register[8].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~239 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[11]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~240 (
// Equation(s):
// \my_regfile|data_readRegB[11]~240_combout  = (\my_regfile|data_readRegB[11]~238_combout  & (\my_regfile|data_readRegB[11]~239_combout  & ((\my_regfile|register[6].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|data_readRegB[11]~238_combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|data_readRegB[11]~239_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~240 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[11]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N15
dffeas \my_regfile|register[28].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N27
dffeas \my_regfile|register[27].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~252 (
// Equation(s):
// \my_regfile|data_readRegB[11]~252_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[11].df|q~q  & ((\my_regfile|register[28].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~252 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[11]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N15
dffeas \my_regfile|register[26].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N17
dffeas \my_regfile|register[25].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~251 (
// Equation(s):
// \my_regfile|data_readRegB[11]~251_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[11].df|q~q  & ((\my_regfile|register[26].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~251 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[11]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N31
dffeas \my_regfile|register[17].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N1
dffeas \my_regfile|register[18].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~246 (
// Equation(s):
// \my_regfile|data_readRegB[11]~246_combout  = (\my_regfile|register[17].df|dffe_array[11].df|q~q  & (((\my_regfile|register[18].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~246 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[11]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N1
dffeas \my_regfile|register[20].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \my_regfile|register[19].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~247 (
// Equation(s):
// \my_regfile|data_readRegB[11]~247_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[11].df|q~q  & ((\my_regfile|register[19].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~247 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[11]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N5
dffeas \my_regfile|register[21].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N7
dffeas \my_regfile|register[22].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~248 (
// Equation(s):
// \my_regfile|data_readRegB[11]~248_combout  = (\my_regfile|register[21].df|dffe_array[11].df|q~q  & (((\my_regfile|register[22].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~248 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[11]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \my_regfile|register[24].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[24].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[11].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N9
dffeas \my_regfile|register[24].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[11].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N3
dffeas \my_regfile|register[23].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~249 (
// Equation(s):
// \my_regfile|data_readRegB[11]~249_combout  = (\my_regfile|register[24].df|dffe_array[11].df|q~q  & (((\my_regfile|register[23].df|dffe_array[11].df|q~q )) # (!\my_regfile|d1|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~249 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[11]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~250 (
// Equation(s):
// \my_regfile|data_readRegB[11]~250_combout  = (\my_regfile|data_readRegB[11]~246_combout  & (\my_regfile|data_readRegB[11]~247_combout  & (\my_regfile|data_readRegB[11]~248_combout  & \my_regfile|data_readRegB[11]~249_combout )))

	.dataa(\my_regfile|data_readRegB[11]~246_combout ),
	.datab(\my_regfile|data_readRegB[11]~247_combout ),
	.datac(\my_regfile|data_readRegB[11]~248_combout ),
	.datad(\my_regfile|data_readRegB[11]~249_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~250 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N29
dffeas \my_regfile|register[29].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[11].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[11].df|q~feeder_combout  = \my_processor|data_writeReg[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[11].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[11].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[31].df|dffe_array[11].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N19
dffeas \my_regfile|register[31].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[11].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N5
dffeas \my_regfile|register[30].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~253 (
// Equation(s):
// \my_regfile|data_readRegB[11]~253_combout  = (\my_regfile|register[31].df|dffe_array[11].df|q~q  & ((\my_regfile|register[30].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[11].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~253 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[11]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~254 (
// Equation(s):
// \my_regfile|data_readRegB[11]~254_combout  = (\my_regfile|data_readRegB[11]~253_combout  & ((\my_regfile|register[29].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~6_combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[11]~253_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~254 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[11]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~255 (
// Equation(s):
// \my_regfile|data_readRegB[11]~255_combout  = (\my_regfile|data_readRegB[11]~252_combout  & (\my_regfile|data_readRegB[11]~251_combout  & (\my_regfile|data_readRegB[11]~250_combout  & \my_regfile|data_readRegB[11]~254_combout )))

	.dataa(\my_regfile|data_readRegB[11]~252_combout ),
	.datab(\my_regfile|data_readRegB[11]~251_combout ),
	.datac(\my_regfile|data_readRegB[11]~250_combout ),
	.datad(\my_regfile|data_readRegB[11]~254_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~255 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~256 (
// Equation(s):
// \my_regfile|data_readRegB[11]~256_combout  = (\my_regfile|data_readRegB[11]~237_combout  & (\my_regfile|data_readRegB[11]~245_combout  & (\my_regfile|data_readRegB[11]~240_combout  & \my_regfile|data_readRegB[11]~255_combout )))

	.dataa(\my_regfile|data_readRegB[11]~237_combout ),
	.datab(\my_regfile|data_readRegB[11]~245_combout ),
	.datac(\my_regfile|data_readRegB[11]~240_combout ),
	.datad(\my_regfile|data_readRegB[11]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~256 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \my_processor|data[11]~20 (
// Equation(s):
// \my_processor|data[11]~20_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[11]~256_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[11]~256_combout ),
	.cin(gnd),
	.combout(\my_processor|data[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[11]~20 .lut_mask = 16'hCFC5;
defparam \my_processor|data[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[11]~20_combout ,\my_processor|data[10]~19_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \my_processor|data_writeReg[11]~11 (
// Equation(s):
// \my_processor|data_writeReg[11]~11_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [11])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector20~4_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector20~4_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector20~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~11 .lut_mask = 16'hDF80;
defparam \my_processor|data_writeReg[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \my_regfile|register[16].df|dffe_array[11].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[11].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[11].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~273 (
// Equation(s):
// \my_regfile|data_readRegA[11]~273_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[11].df|q~q  & ((\my_regfile|register[16].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~273 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[11]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \my_regfile|d0|d2|and6 (
// Equation(s):
// \my_regfile|d0|d2|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and6 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d2|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \my_regfile|d0|d2|and5 (
// Equation(s):
// \my_regfile|d0|d2|and5~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and5 .lut_mask = 16'h4000;
defparam \my_regfile|d0|d2|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~272 (
// Equation(s):
// \my_regfile|data_readRegA[11]~272_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[11].df|q~q  & ((\my_regfile|register[13].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~272 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[11]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \my_regfile|d0|d2|and2 (
// Equation(s):
// \my_regfile|d0|d2|and2~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and2 .lut_mask = 16'h0200;
defparam \my_regfile|d0|d2|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \my_regfile|d0|d2|and1 (
// Equation(s):
// \my_regfile|d0|d2|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and1 .lut_mask = 16'h1000;
defparam \my_regfile|d0|d2|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~270 (
// Equation(s):
// \my_regfile|data_readRegA[11]~270_combout  = (\my_regfile|register[9].df|dffe_array[11].df|q~q  & (((\my_regfile|register[10].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|d0|d2|and1~combout ),
	.datad(\my_regfile|register[10].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~270 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[11]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \my_regfile|d0|d2|and3 (
// Equation(s):
// \my_regfile|d0|d2|and3~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and3 .lut_mask = 16'h2000;
defparam \my_regfile|d0|d2|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \my_regfile|d0|d2|and4 (
// Equation(s):
// \my_regfile|d0|d2|and4~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d2|and4 .lut_mask = 16'h0400;
defparam \my_regfile|d0|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~271 (
// Equation(s):
// \my_regfile|data_readRegA[11]~271_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[11].df|q~q  & ((\my_regfile|register[12].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~271 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[11]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~274 (
// Equation(s):
// \my_regfile|data_readRegA[11]~274_combout  = (\my_regfile|data_readRegA[11]~273_combout  & (\my_regfile|data_readRegA[11]~272_combout  & (\my_regfile|data_readRegA[11]~270_combout  & \my_regfile|data_readRegA[11]~271_combout )))

	.dataa(\my_regfile|data_readRegA[11]~273_combout ),
	.datab(\my_regfile|data_readRegA[11]~272_combout ),
	.datac(\my_regfile|data_readRegA[11]~270_combout ),
	.datad(\my_regfile|data_readRegA[11]~271_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~274 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \my_regfile|d0|d0|and2~2 (
// Equation(s):
// \my_regfile|d0|d0|and2~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & \my_imem|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|d0|d0|and2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d0|and2~2 .lut_mask = 16'hF000;
defparam \my_regfile|d0|d0|and2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \my_regfile|d0|d4|and7 (
// Equation(s):
// \my_regfile|d0|d4|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d4|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \my_regfile|d0|d4|and6 (
// Equation(s):
// \my_regfile|d0|d4|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and6 .lut_mask = 16'h2000;
defparam \my_regfile|d0|d4|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~283 (
// Equation(s):
// \my_regfile|data_readRegA[11]~283_combout  = (\my_regfile|register[31].df|dffe_array[11].df|q~q  & (((\my_regfile|register[30].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~283 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[11]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \my_regfile|d0|d4|and5 (
// Equation(s):
// \my_regfile|d0|d4|and5~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and5 .lut_mask = 16'h2000;
defparam \my_regfile|d0|d4|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N16
cycloneive_lcell_comb \my_regfile|d0|d1|and0~4 (
// Equation(s):
// \my_regfile|d0|d1|and0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_imem|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|d0|d1|and0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d1|and0~4 .lut_mask = 16'h000F;
defparam \my_regfile|d0|d1|and0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~281 (
// Equation(s):
// \my_regfile|data_readRegA[11]~281_combout  = (((\my_regfile|register[28].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~281 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[11]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \my_regfile|d0|d4|and3 (
// Equation(s):
// \my_regfile|d0|d4|and3~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and3 .lut_mask = 16'h4000;
defparam \my_regfile|d0|d4|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \my_regfile|d0|d4|and2 (
// Equation(s):
// \my_regfile|d0|d4|and2~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and2 .lut_mask = 16'h1000;
defparam \my_regfile|d0|d4|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \my_regfile|d0|d4|and1 (
// Equation(s):
// \my_regfile|d0|d4|and1~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and1 .lut_mask = 16'h0400;
defparam \my_regfile|d0|d4|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~280 (
// Equation(s):
// \my_regfile|data_readRegA[11]~280_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[11].df|q~q  & ((\my_regfile|register[25].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~280 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[11]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~282 (
// Equation(s):
// \my_regfile|data_readRegA[11]~282_combout  = (\my_regfile|data_readRegA[11]~281_combout  & (\my_regfile|data_readRegA[11]~280_combout  & ((\my_regfile|register[27].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[11]~281_combout ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|data_readRegA[11]~280_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~282 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[11]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~284 (
// Equation(s):
// \my_regfile|data_readRegA[11]~284_combout  = (\my_regfile|data_readRegA[11]~283_combout  & (\my_regfile|data_readRegA[11]~282_combout  & ((\my_regfile|register[29].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[11]~283_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[11]~282_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~284 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[11]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \my_regfile|d0|d3|and7 (
// Equation(s):
// \my_regfile|d0|d3|and7~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and7~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and7 .lut_mask = 16'h8000;
defparam \my_regfile|d0|d3|and7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \my_regfile|d0|d4|and0 (
// Equation(s):
// \my_regfile|d0|d4|and0~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d4|and0~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d4|and0 .lut_mask = 16'h0100;
defparam \my_regfile|d0|d4|and0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~278 (
// Equation(s):
// \my_regfile|data_readRegA[11]~278_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[11].df|q~q  & ((\my_regfile|register[24].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~278 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[11]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~275 (
// Equation(s):
// \my_regfile|data_readRegA[11]~275_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[11].df|q~q  & ((\my_regfile|register[18].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~275 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[11]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \my_regfile|d0|d3|and4 (
// Equation(s):
// \my_regfile|d0|d3|and4~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|d0|d0|and2~1_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and4 .lut_mask = 16'h0008;
defparam \my_regfile|d0|d3|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \my_regfile|d0|d3|and3 (
// Equation(s):
// \my_regfile|d0|d3|and3~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|d0|d0|and2~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|d0|d0|and2~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and3 .lut_mask = 16'h0080;
defparam \my_regfile|d0|d3|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~276 (
// Equation(s):
// \my_regfile|data_readRegA[11]~276_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[11].df|q~q  & ((\my_regfile|register[19].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~276 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[11]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \my_regfile|d0|d3|and6 (
// Equation(s):
// \my_regfile|d0|d3|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|d0|d0|and2~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and6 .lut_mask = 16'h0080;
defparam \my_regfile|d0|d3|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \my_regfile|d0|d3|and5 (
// Equation(s):
// \my_regfile|d0|d3|and5~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|d0|d0|and2~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|d0|d0|and2~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d0|d3|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d0|d3|and5 .lut_mask = 16'h0800;
defparam \my_regfile|d0|d3|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~277 (
// Equation(s):
// \my_regfile|data_readRegA[11]~277_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[11].df|q~q  & ((\my_regfile|register[21].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~277 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[11]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~279 (
// Equation(s):
// \my_regfile|data_readRegA[11]~279_combout  = (\my_regfile|data_readRegA[11]~278_combout  & (\my_regfile|data_readRegA[11]~275_combout  & (\my_regfile|data_readRegA[11]~276_combout  & \my_regfile|data_readRegA[11]~277_combout )))

	.dataa(\my_regfile|data_readRegA[11]~278_combout ),
	.datab(\my_regfile|data_readRegA[11]~275_combout ),
	.datac(\my_regfile|data_readRegA[11]~276_combout ),
	.datad(\my_regfile|data_readRegA[11]~277_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~279 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~268 (
// Equation(s):
// \my_regfile|data_readRegA[11]~268_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[11].df|q~q  & ((\my_regfile|register[7].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~268 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[11]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~267 (
// Equation(s):
// \my_regfile|data_readRegA[11]~267_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[11].df|q~q  & ((\my_regfile|register[5].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[11].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[11].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~267 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[11]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~264 (
// Equation(s):
// \my_regfile|data_readRegA[11]~264_combout  = (\my_regfile|register[2].df|dffe_array[11].df|q~q  & ((\my_regfile|register[1].df|dffe_array[11].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[11].df|q~q  & 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[11].df|q~q ),
	.datab(\my_regfile|register[1].df|dffe_array[11].df|q~q ),
	.datac(\my_regfile|d0|d1|and1~combout ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~264 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[11]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~265 (
// Equation(s):
// \my_regfile|data_readRegA[11]~265_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~265 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[11]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~266 (
// Equation(s):
// \my_regfile|data_readRegA[11]~266_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[11]~265_combout  & ((\my_regfile|register[3].df|dffe_array[11].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[11].df|q~q ),
	.datad(\my_regfile|data_readRegA[11]~265_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~266 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[11]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~269 (
// Equation(s):
// \my_regfile|data_readRegA[11]~269_combout  = (\my_regfile|data_readRegA[11]~268_combout  & (\my_regfile|data_readRegA[11]~267_combout  & (\my_regfile|data_readRegA[11]~264_combout  & \my_regfile|data_readRegA[11]~266_combout )))

	.dataa(\my_regfile|data_readRegA[11]~268_combout ),
	.datab(\my_regfile|data_readRegA[11]~267_combout ),
	.datac(\my_regfile|data_readRegA[11]~264_combout ),
	.datad(\my_regfile|data_readRegA[11]~266_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~269 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~285 (
// Equation(s):
// \my_regfile|data_readRegA[11]~285_combout  = (\my_regfile|data_readRegA[11]~274_combout  & (\my_regfile|data_readRegA[11]~284_combout  & (\my_regfile|data_readRegA[11]~279_combout  & \my_regfile|data_readRegA[11]~269_combout )))

	.dataa(\my_regfile|data_readRegA[11]~274_combout ),
	.datab(\my_regfile|data_readRegA[11]~284_combout ),
	.datac(\my_regfile|data_readRegA[11]~279_combout ),
	.datad(\my_regfile|data_readRegA[11]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~285 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N29
dffeas \my_regfile|register[7].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~196 (
// Equation(s):
// \my_regfile|data_readRegB[9]~196_combout  = (((\my_regfile|register[7].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~196 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegB[9]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N27
dffeas \my_regfile|register[8].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N3
dffeas \my_regfile|register[5].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N29
dffeas \my_regfile|register[6].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~195 (
// Equation(s):
// \my_regfile|data_readRegB[9]~195_combout  = (\my_regfile|register[5].df|dffe_array[9].df|q~q  & (((\my_regfile|register[6].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~195 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[9]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~197 (
// Equation(s):
// \my_regfile|data_readRegB[9]~197_combout  = (\my_regfile|data_readRegB[9]~196_combout  & (\my_regfile|data_readRegB[9]~195_combout  & ((\my_regfile|register[8].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|data_readRegB[9]~196_combout ),
	.datac(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|data_readRegB[9]~195_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~197 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[9]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \my_regfile|register[13].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N7
dffeas \my_regfile|register[14].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~200 (
// Equation(s):
// \my_regfile|data_readRegB[9]~200_combout  = (\my_regfile|register[13].df|dffe_array[9].df|q~q  & (((\my_regfile|register[14].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~200 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[9]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N25
dffeas \my_regfile|register[12].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[9].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[9].df|q~feeder_combout  = \my_processor|data_writeReg[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[9].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[9].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[11].df|dffe_array[9].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \my_regfile|register[11].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[9].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~199 (
// Equation(s):
// \my_regfile|data_readRegB[9]~199_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[9].df|q~q  & ((\my_regfile|register[12].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~199 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[9]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \my_regfile|register[9].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \my_regfile|register[10].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~198 (
// Equation(s):
// \my_regfile|data_readRegB[9]~198_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[9].df|q~q  & ((\my_regfile|register[10].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~198 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[9]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N3
dffeas \my_regfile|register[15].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N29
dffeas \my_regfile|register[16].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~201 (
// Equation(s):
// \my_regfile|data_readRegB[9]~201_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[9].df|q~q  & ((\my_regfile|register[16].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~201 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[9]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~202 (
// Equation(s):
// \my_regfile|data_readRegB[9]~202_combout  = (\my_regfile|data_readRegB[9]~200_combout  & (\my_regfile|data_readRegB[9]~199_combout  & (\my_regfile|data_readRegB[9]~198_combout  & \my_regfile|data_readRegB[9]~201_combout )))

	.dataa(\my_regfile|data_readRegB[9]~200_combout ),
	.datab(\my_regfile|data_readRegB[9]~199_combout ),
	.datac(\my_regfile|data_readRegB[9]~198_combout ),
	.datad(\my_regfile|data_readRegB[9]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~202 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N3
dffeas \my_regfile|register[4].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N9
dffeas \my_regfile|register[1].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~192 (
// Equation(s):
// \my_regfile|data_readRegB[9]~192_combout  = (\my_regfile|register[2].df|dffe_array[9].df|q~q  & (((\my_regfile|register[1].df|dffe_array[9].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~192 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[9]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N25
dffeas \my_regfile|register[3].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~193 (
// Equation(s):
// \my_regfile|data_readRegB[9]~193_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~193 .lut_mask = 16'h5505;
defparam \my_regfile|data_readRegB[9]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~194 (
// Equation(s):
// \my_regfile|data_readRegB[9]~194_combout  = (\my_regfile|data_readRegB[9]~192_combout  & (\my_regfile|data_readRegB[9]~193_combout  & ((\my_regfile|register[4].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[9]~192_combout ),
	.datad(\my_regfile|data_readRegB[9]~193_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~194 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[9]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N23
dffeas \my_regfile|register[22].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N21
dffeas \my_regfile|register[21].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~205 (
// Equation(s):
// \my_regfile|data_readRegB[9]~205_combout  = (\my_regfile|register[22].df|dffe_array[9].df|q~q  & (((\my_regfile|register[21].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~205 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[9]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N13
dffeas \my_regfile|register[24].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[9].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[9].df|q~feeder_combout  = \my_processor|data_writeReg[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[9].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[9].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].df|dffe_array[9].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \my_regfile|register[23].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[9].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~206 (
// Equation(s):
// \my_regfile|data_readRegB[9]~206_combout  = (\my_regfile|register[24].df|dffe_array[9].df|q~q  & ((\my_regfile|register[23].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|d1|d3|and7~combout ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~206 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[9]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \my_regfile|register[19].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \my_regfile|register[20].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~204 (
// Equation(s):
// \my_regfile|data_readRegB[9]~204_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[9].df|q~q  & ((\my_regfile|register[19].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~204 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \my_regfile|register[18].df|dffe_array[9].df|q~feeder (
// Equation(s):
// \my_regfile|register[18].df|dffe_array[9].df|q~feeder_combout  = \my_processor|data_writeReg[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[18].df|dffe_array[9].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[9].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[18].df|dffe_array[9].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \my_regfile|register[18].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[18].df|dffe_array[9].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \my_regfile|register[17].df|dffe_array[9].df|q~feeder (
// Equation(s):
// \my_regfile|register[17].df|dffe_array[9].df|q~feeder_combout  = \my_processor|data_writeReg[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].df|dffe_array[9].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[9].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].df|dffe_array[9].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \my_regfile|register[17].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].df|dffe_array[9].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~203 (
// Equation(s):
// \my_regfile|data_readRegB[9]~203_combout  = (\my_regfile|register[18].df|dffe_array[9].df|q~q  & (((\my_regfile|register[17].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|d1|d3|and1~combout ),
	.datad(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~203 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[9]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~207 (
// Equation(s):
// \my_regfile|data_readRegB[9]~207_combout  = (\my_regfile|data_readRegB[9]~205_combout  & (\my_regfile|data_readRegB[9]~206_combout  & (\my_regfile|data_readRegB[9]~204_combout  & \my_regfile|data_readRegB[9]~203_combout )))

	.dataa(\my_regfile|data_readRegB[9]~205_combout ),
	.datab(\my_regfile|data_readRegB[9]~206_combout ),
	.datac(\my_regfile|data_readRegB[9]~204_combout ),
	.datad(\my_regfile|data_readRegB[9]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~207 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N0
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[9].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[9].df|q~feeder_combout  = \my_processor|data_writeReg[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[9].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[9].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[9].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N1
dffeas \my_regfile|register[26].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[9].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N1
dffeas \my_regfile|register[25].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~208 (
// Equation(s):
// \my_regfile|data_readRegB[9]~208_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[9].df|q~q  & ((\my_regfile|register[25].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~208 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[9]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N19
dffeas \my_regfile|register[27].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N25
dffeas \my_regfile|register[28].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~209 (
// Equation(s):
// \my_regfile|data_readRegB[9]~209_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[9].df|q~q  & ((\my_regfile|register[27].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~209 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[9]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N23
dffeas \my_regfile|register[29].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N13
dffeas \my_regfile|register[30].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N3
dffeas \my_regfile|register[31].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~210 (
// Equation(s):
// \my_regfile|data_readRegB[9]~210_combout  = (\my_regfile|register[30].df|dffe_array[9].df|q~q  & (((\my_regfile|register[31].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~210 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[9]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~211 (
// Equation(s):
// \my_regfile|data_readRegB[9]~211_combout  = (\my_regfile|data_readRegB[9]~210_combout  & (((\my_regfile|register[29].df|dffe_array[9].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[9]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~211 .lut_mask = 16'hDF00;
defparam \my_regfile|data_readRegB[9]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~212 (
// Equation(s):
// \my_regfile|data_readRegB[9]~212_combout  = (\my_regfile|data_readRegB[9]~207_combout  & (\my_regfile|data_readRegB[9]~208_combout  & (\my_regfile|data_readRegB[9]~209_combout  & \my_regfile|data_readRegB[9]~211_combout )))

	.dataa(\my_regfile|data_readRegB[9]~207_combout ),
	.datab(\my_regfile|data_readRegB[9]~208_combout ),
	.datac(\my_regfile|data_readRegB[9]~209_combout ),
	.datad(\my_regfile|data_readRegB[9]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~212 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~213 (
// Equation(s):
// \my_regfile|data_readRegB[9]~213_combout  = (\my_regfile|data_readRegB[9]~197_combout  & (\my_regfile|data_readRegB[9]~202_combout  & (\my_regfile|data_readRegB[9]~194_combout  & \my_regfile|data_readRegB[9]~212_combout )))

	.dataa(\my_regfile|data_readRegB[9]~197_combout ),
	.datab(\my_regfile|data_readRegB[9]~202_combout ),
	.datac(\my_regfile|data_readRegB[9]~194_combout ),
	.datad(\my_regfile|data_readRegB[9]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~213 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N30
cycloneive_lcell_comb \my_processor|data[9]~18 (
// Equation(s):
// \my_processor|data[9]~18_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[9]~213_combout ) # (!\my_regfile|data_readRegB[0]~22_combout ))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[9]~213_combout ),
	.cin(gnd),
	.combout(\my_processor|data[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[9]~18 .lut_mask = 16'hDD8D;
defparam \my_processor|data[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N9
dffeas \my_regfile|register[29].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N23
dffeas \my_regfile|register[30].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N29
dffeas \my_regfile|register[31].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~107 (
// Equation(s):
// \my_regfile|data_readRegA[7]~107_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[7].df|q~q  & ((\my_regfile|register[30].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~107 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[7]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N3
dffeas \my_regfile|register[27].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N3
dffeas \my_regfile|register[28].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~105 (
// Equation(s):
// \my_regfile|data_readRegA[7]~105_combout  = (((\my_regfile|register[28].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~105 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[7]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N15
dffeas \my_regfile|register[25].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~104 (
// Equation(s):
// \my_regfile|data_readRegA[7]~104_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[7].df|q~q  & ((\my_regfile|register[26].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~104 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[7]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~106 (
// Equation(s):
// \my_regfile|data_readRegA[7]~106_combout  = (\my_regfile|data_readRegA[7]~105_combout  & (\my_regfile|data_readRegA[7]~104_combout  & ((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|data_readRegA[7]~105_combout ),
	.datad(\my_regfile|data_readRegA[7]~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~106 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[7]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~108 (
// Equation(s):
// \my_regfile|data_readRegA[7]~108_combout  = (\my_regfile|data_readRegA[7]~107_combout  & (\my_regfile|data_readRegA[7]~106_combout  & ((\my_regfile|register[29].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|data_readRegA[7]~107_combout ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[7]~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~108 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[7]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N23
dffeas \my_regfile|register[5].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N1
dffeas \my_regfile|register[6].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~91 (
// Equation(s):
// \my_regfile|data_readRegA[7]~91_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[7].df|q~q  & ((\my_regfile|register[6].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~91 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[7]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N5
dffeas \my_regfile|register[8].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N27
dffeas \my_regfile|register[7].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~92 (
// Equation(s):
// \my_regfile|data_readRegA[7]~92_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[7].df|q~q  & ((\my_regfile|register[7].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~92 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[7]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N21
dffeas \my_regfile|register[2].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N27
dffeas \my_regfile|register[1].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~88 (
// Equation(s):
// \my_regfile|data_readRegA[7]~88_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[7].df|q~q  & ((\my_regfile|register[2].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~88 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N23
dffeas \my_regfile|register[3].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N25
dffeas \my_regfile|register[4].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~89 (
// Equation(s):
// \my_regfile|data_readRegA[7]~89_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~89 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~90 (
// Equation(s):
// \my_regfile|data_readRegA[7]~90_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[7]~89_combout  & ((\my_regfile|register[3].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|data_readRegA[7]~89_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~90 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[7]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~93 (
// Equation(s):
// \my_regfile|data_readRegA[7]~93_combout  = (\my_regfile|data_readRegA[7]~91_combout  & (\my_regfile|data_readRegA[7]~92_combout  & (\my_regfile|data_readRegA[7]~88_combout  & \my_regfile|data_readRegA[7]~90_combout )))

	.dataa(\my_regfile|data_readRegA[7]~91_combout ),
	.datab(\my_regfile|data_readRegA[7]~92_combout ),
	.datac(\my_regfile|data_readRegA[7]~88_combout ),
	.datad(\my_regfile|data_readRegA[7]~90_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~93 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \my_regfile|register[11].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N5
dffeas \my_regfile|register[12].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~95 (
// Equation(s):
// \my_regfile|data_readRegA[7]~95_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[7].df|q~q  & ((\my_regfile|register[11].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~95 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[7]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[7].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[13].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \my_regfile|register[13].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \my_regfile|register[14].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~96 (
// Equation(s):
// \my_regfile|data_readRegA[7]~96_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[7].df|q~q  & ((\my_regfile|register[13].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~96 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[7]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N5
dffeas \my_regfile|register[9].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \my_regfile|register[10].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~94 (
// Equation(s):
// \my_regfile|data_readRegA[7]~94_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[7].df|q~q  & ((\my_regfile|register[10].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~94 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[7]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[7].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[15].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \my_regfile|register[15].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \my_regfile|register[16].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[16].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[16].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[7].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[16].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \my_regfile|register[16].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~97 (
// Equation(s):
// \my_regfile|data_readRegA[7]~97_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[7].df|q~q  & ((\my_regfile|register[15].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~97 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[7]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~98 (
// Equation(s):
// \my_regfile|data_readRegA[7]~98_combout  = (\my_regfile|data_readRegA[7]~95_combout  & (\my_regfile|data_readRegA[7]~96_combout  & (\my_regfile|data_readRegA[7]~94_combout  & \my_regfile|data_readRegA[7]~97_combout )))

	.dataa(\my_regfile|data_readRegA[7]~95_combout ),
	.datab(\my_regfile|data_readRegA[7]~96_combout ),
	.datac(\my_regfile|data_readRegA[7]~94_combout ),
	.datad(\my_regfile|data_readRegA[7]~97_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~98 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N23
dffeas \my_regfile|register[21].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N1
dffeas \my_regfile|register[22].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~101 (
// Equation(s):
// \my_regfile|data_readRegA[7]~101_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[7].df|q~q  & ((\my_regfile|register[22].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~101 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[7]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N15
dffeas \my_regfile|register[19].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N1
dffeas \my_regfile|register[20].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~100 (
// Equation(s):
// \my_regfile|data_readRegA[7]~100_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[7].df|q~q  & ((\my_regfile|register[20].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~100 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[7]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N23
dffeas \my_regfile|register[17].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N1
dffeas \my_regfile|register[18].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~99 (
// Equation(s):
// \my_regfile|data_readRegA[7]~99_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[7].df|q~q  & ((\my_regfile|register[18].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~99 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[7]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N13
dffeas \my_regfile|register[24].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N19
dffeas \my_regfile|register[23].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~102 (
// Equation(s):
// \my_regfile|data_readRegA[7]~102_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[7].df|q~q  & ((\my_regfile|register[23].df|dffe_array[7].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[7].df|q~q )) # (!\my_regfile|d0|d3|and7~combout )))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|d0|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~102 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[7]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~103 (
// Equation(s):
// \my_regfile|data_readRegA[7]~103_combout  = (\my_regfile|data_readRegA[7]~101_combout  & (\my_regfile|data_readRegA[7]~100_combout  & (\my_regfile|data_readRegA[7]~99_combout  & \my_regfile|data_readRegA[7]~102_combout )))

	.dataa(\my_regfile|data_readRegA[7]~101_combout ),
	.datab(\my_regfile|data_readRegA[7]~100_combout ),
	.datac(\my_regfile|data_readRegA[7]~99_combout ),
	.datad(\my_regfile|data_readRegA[7]~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~103 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~109 (
// Equation(s):
// \my_regfile|data_readRegA[7]~109_combout  = (\my_regfile|data_readRegA[7]~108_combout  & (\my_regfile|data_readRegA[7]~93_combout  & (\my_regfile|data_readRegA[7]~98_combout  & \my_regfile|data_readRegA[7]~103_combout )))

	.dataa(\my_regfile|data_readRegA[7]~108_combout ),
	.datab(\my_regfile|data_readRegA[7]~93_combout ),
	.datac(\my_regfile|data_readRegA[7]~98_combout ),
	.datad(\my_regfile|data_readRegA[7]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~109 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
cycloneive_lcell_comb \my_processor|data[5]~10 (
// Equation(s):
// \my_processor|data[5]~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_imem|altsyncram_component|auto_generated|q_a [5])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((!\my_regfile|data_readRegB[0]~22_combout ))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|c3|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_regfile|data_readRegB[0]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[5]~10 .lut_mask = 16'hB0F4;
defparam \my_processor|data[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N4
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N5
dffeas \my_regfile|register[28].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N28
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N29
dffeas \my_regfile|register[27].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~125 (
// Equation(s):
// \my_regfile|data_readRegB[5]~125_combout  = (\my_regfile|register[28].df|dffe_array[5].df|q~q  & (((\my_regfile|register[27].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~125 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N31
dffeas \my_regfile|register[20].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N29
dffeas \my_regfile|register[19].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~120 (
// Equation(s):
// \my_regfile|data_readRegB[5]~120_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[5].df|q~q  & ((\my_regfile|register[20].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~120 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneive_lcell_comb \my_regfile|register[17].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[17].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[17].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[17].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N15
dffeas \my_regfile|register[17].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N1
dffeas \my_regfile|register[18].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~119 (
// Equation(s):
// \my_regfile|data_readRegB[5]~119_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[5].df|q~q  & ((\my_regfile|register[17].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~119 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N3
dffeas \my_regfile|register[22].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N29
dffeas \my_regfile|register[21].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~121 (
// Equation(s):
// \my_regfile|data_readRegB[5]~121_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[5].df|q~q  & ((\my_regfile|register[21].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~121 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N9
dffeas \my_regfile|register[23].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N11
dffeas \my_regfile|register[24].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~122 (
// Equation(s):
// \my_regfile|data_readRegB[5]~122_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[5].df|q~q  & ((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~122 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~123 (
// Equation(s):
// \my_regfile|data_readRegB[5]~123_combout  = (\my_regfile|data_readRegB[5]~120_combout  & (\my_regfile|data_readRegB[5]~119_combout  & (\my_regfile|data_readRegB[5]~121_combout  & \my_regfile|data_readRegB[5]~122_combout )))

	.dataa(\my_regfile|data_readRegB[5]~120_combout ),
	.datab(\my_regfile|data_readRegB[5]~119_combout ),
	.datac(\my_regfile|data_readRegB[5]~121_combout ),
	.datad(\my_regfile|data_readRegB[5]~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~123 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \my_regfile|register[26].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N13
dffeas \my_regfile|register[25].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~124 (
// Equation(s):
// \my_regfile|data_readRegB[5]~124_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[5].df|q~q  & ((\my_regfile|register[26].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d4|and2~combout )))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~124 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N25
dffeas \my_regfile|register[29].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N15
dffeas \my_regfile|register[30].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N1
dffeas \my_regfile|register[31].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~126 (
// Equation(s):
// \my_regfile|data_readRegB[5]~126_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[5].df|q~q  & ((\my_regfile|register[31].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~126 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~127 (
// Equation(s):
// \my_regfile|data_readRegB[5]~127_combout  = (\my_regfile|data_readRegB[5]~126_combout  & (((\my_regfile|register[29].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[5]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~127 .lut_mask = 16'hDF00;
defparam \my_regfile|data_readRegB[5]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~128 (
// Equation(s):
// \my_regfile|data_readRegB[5]~128_combout  = (\my_regfile|data_readRegB[5]~125_combout  & (\my_regfile|data_readRegB[5]~123_combout  & (\my_regfile|data_readRegB[5]~124_combout  & \my_regfile|data_readRegB[5]~127_combout )))

	.dataa(\my_regfile|data_readRegB[5]~125_combout ),
	.datab(\my_regfile|data_readRegB[5]~123_combout ),
	.datac(\my_regfile|data_readRegB[5]~124_combout ),
	.datad(\my_regfile|data_readRegB[5]~127_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~128 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N29
dffeas \my_regfile|register[4].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~109 (
// Equation(s):
// \my_regfile|data_readRegB[5]~109_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~109 .lut_mask = 16'h00F3;
defparam \my_regfile|data_readRegB[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N31
dffeas \my_regfile|register[1].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N1
dffeas \my_regfile|register[2].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~108 (
// Equation(s):
// \my_regfile|data_readRegB[5]~108_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[5].df|q~q  & ((\my_regfile|register[1].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~108 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~110 (
// Equation(s):
// \my_regfile|data_readRegB[5]~110_combout  = (\my_regfile|data_readRegB[5]~109_combout  & (\my_regfile|data_readRegB[5]~108_combout  & ((\my_regfile|register[4].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|data_readRegB[5]~109_combout ),
	.datad(\my_regfile|data_readRegB[5]~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~110 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N23
dffeas \my_regfile|register[5].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N17
dffeas \my_regfile|register[6].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~111 (
// Equation(s):
// \my_regfile|data_readRegB[5]~111_combout  = (\my_regfile|register[5].df|dffe_array[5].df|q~q  & (((\my_regfile|register[6].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~111 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N19
dffeas \my_regfile|register[7].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N21
dffeas \my_regfile|register[8].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~112 (
// Equation(s):
// \my_regfile|data_readRegB[5]~112_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[5].df|q~q  & ((\my_regfile|register[7].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~112 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[5].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[15].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \my_regfile|register[15].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \my_regfile|register[16].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[16].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[16].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[5].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[16].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \my_regfile|register[16].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~116 (
// Equation(s):
// \my_regfile|data_readRegB[5]~116_combout  = (\my_regfile|register[15].df|dffe_array[5].df|q~q  & ((\my_regfile|register[16].df|dffe_array[5].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout )))) # (!\my_regfile|register[15].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|d1|d2|and7~combout ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~116 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N23
dffeas \my_regfile|register[11].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N21
dffeas \my_regfile|register[12].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~114 (
// Equation(s):
// \my_regfile|data_readRegB[5]~114_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[5].df|q~q  & ((\my_regfile|register[12].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~114 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \my_regfile|register[13].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \my_regfile|register[14].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~115 (
// Equation(s):
// \my_regfile|data_readRegB[5]~115_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[5].df|q~q  & ((\my_regfile|register[14].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~115 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \my_regfile|register[10].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[5].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[5].df|q~feeder_combout  = \my_processor|data_writeReg[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[5].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[5].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[5].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \my_regfile|register[9].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[5].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~113 (
// Equation(s):
// \my_regfile|data_readRegB[5]~113_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[5].df|q~q  & ((\my_regfile|register[10].df|dffe_array[5].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[5].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~113 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~117 (
// Equation(s):
// \my_regfile|data_readRegB[5]~117_combout  = (\my_regfile|data_readRegB[5]~116_combout  & (\my_regfile|data_readRegB[5]~114_combout  & (\my_regfile|data_readRegB[5]~115_combout  & \my_regfile|data_readRegB[5]~113_combout )))

	.dataa(\my_regfile|data_readRegB[5]~116_combout ),
	.datab(\my_regfile|data_readRegB[5]~114_combout ),
	.datac(\my_regfile|data_readRegB[5]~115_combout ),
	.datad(\my_regfile|data_readRegB[5]~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~117 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~118 (
// Equation(s):
// \my_regfile|data_readRegB[5]~118_combout  = (\my_regfile|data_readRegB[5]~110_combout  & (\my_regfile|data_readRegB[5]~111_combout  & (\my_regfile|data_readRegB[5]~112_combout  & \my_regfile|data_readRegB[5]~117_combout )))

	.dataa(\my_regfile|data_readRegB[5]~110_combout ),
	.datab(\my_regfile|data_readRegB[5]~111_combout ),
	.datac(\my_regfile|data_readRegB[5]~112_combout ),
	.datad(\my_regfile|data_readRegB[5]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~118 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N4
cycloneive_lcell_comb \my_processor|data[5]~11 (
// Equation(s):
// \my_processor|data[5]~11_combout  = (\my_processor|data[5]~10_combout ) # ((!\my_processor|c1|ad4~combout  & (\my_regfile|data_readRegB[5]~128_combout  & \my_regfile|data_readRegB[5]~118_combout )))

	.dataa(\my_processor|data[5]~10_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[5]~128_combout ),
	.datad(\my_regfile|data_readRegB[5]~118_combout ),
	.cin(gnd),
	.combout(\my_processor|data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[5]~11 .lut_mask = 16'hBAAA;
defparam \my_processor|data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N31
dffeas \my_regfile|register[13].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N13
dffeas \my_regfile|register[14].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~75 (
// Equation(s):
// \my_regfile|data_readRegB[3]~75_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[3].df|q~q  & ((\my_regfile|register[14].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~75 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N23
dffeas \my_regfile|register[9].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N21
dffeas \my_regfile|register[10].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~73 (
// Equation(s):
// \my_regfile|data_readRegB[3]~73_combout  = (\my_regfile|register[9].df|dffe_array[3].df|q~q  & (((\my_regfile|register[10].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~73 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N17
dffeas \my_regfile|register[12].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N7
dffeas \my_regfile|register[11].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~74 (
// Equation(s):
// \my_regfile|data_readRegB[3]~74_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[3].df|q~q  & ((\my_regfile|register[12].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~74 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \my_regfile|register[15].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N11
dffeas \my_regfile|register[16].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~76 (
// Equation(s):
// \my_regfile|data_readRegB[3]~76_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[3].df|q~q  & ((\my_regfile|register[16].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~76 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~77 (
// Equation(s):
// \my_regfile|data_readRegB[3]~77_combout  = (\my_regfile|data_readRegB[3]~75_combout  & (\my_regfile|data_readRegB[3]~73_combout  & (\my_regfile|data_readRegB[3]~74_combout  & \my_regfile|data_readRegB[3]~76_combout )))

	.dataa(\my_regfile|data_readRegB[3]~75_combout ),
	.datab(\my_regfile|data_readRegB[3]~73_combout ),
	.datac(\my_regfile|data_readRegB[3]~74_combout ),
	.datad(\my_regfile|data_readRegB[3]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~77 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
cycloneive_lcell_comb \my_regfile|register[17].df|dffe_array[3].df|q~feeder (
// Equation(s):
// \my_regfile|register[17].df|dffe_array[3].df|q~feeder_combout  = \my_processor|data_writeReg[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[17].df|dffe_array[3].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[3].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[17].df|dffe_array[3].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N3
dffeas \my_regfile|register[17].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].df|dffe_array[3].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N9
dffeas \my_regfile|register[18].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~78 (
// Equation(s):
// \my_regfile|data_readRegB[3]~78_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[3].df|q~q  & ((\my_regfile|register[17].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~78 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N21
dffeas \my_regfile|register[22].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N7
dffeas \my_regfile|register[21].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~80 (
// Equation(s):
// \my_regfile|data_readRegB[3]~80_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[3].df|q~q  & ((\my_regfile|register[21].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~80 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N3
dffeas \my_regfile|register[24].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N13
dffeas \my_regfile|register[23].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~81 (
// Equation(s):
// \my_regfile|data_readRegB[3]~81_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[3].df|q~q  & ((\my_regfile|register[24].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~81 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N23
dffeas \my_regfile|register[19].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N17
dffeas \my_regfile|register[20].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~79 (
// Equation(s):
// \my_regfile|data_readRegB[3]~79_combout  = (\my_regfile|register[19].df|dffe_array[3].df|q~q  & (((\my_regfile|register[20].df|dffe_array[3].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~79 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~82 (
// Equation(s):
// \my_regfile|data_readRegB[3]~82_combout  = (\my_regfile|data_readRegB[3]~78_combout  & (\my_regfile|data_readRegB[3]~80_combout  & (\my_regfile|data_readRegB[3]~81_combout  & \my_regfile|data_readRegB[3]~79_combout )))

	.dataa(\my_regfile|data_readRegB[3]~78_combout ),
	.datab(\my_regfile|data_readRegB[3]~80_combout ),
	.datac(\my_regfile|data_readRegB[3]~81_combout ),
	.datad(\my_regfile|data_readRegB[3]~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~82 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N17
dffeas \my_regfile|register[7].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N23
dffeas \my_regfile|register[8].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~71 (
// Equation(s):
// \my_regfile|data_readRegB[3]~71_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[3].df|q~q  & ((\my_regfile|register[7].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~71 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N17
dffeas \my_regfile|register[2].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~67 (
// Equation(s):
// \my_regfile|data_readRegB[3]~67_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[3].df|q~q  & ((\my_regfile|register[1].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~67 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \my_regfile|register[3].df|dffe_array[3].df|q~feeder (
// Equation(s):
// \my_regfile|register[3].df|dffe_array[3].df|q~feeder_combout  = \my_processor|data_writeReg[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[3].df|dffe_array[3].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[3].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[3].df|dffe_array[3].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \my_regfile|register[3].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].df|dffe_array[3].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[3].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[3].df|q~feeder_combout  = \my_processor|data_writeReg[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[3].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[3].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[4].df|dffe_array[3].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \my_regfile|register[4].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[3].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~68 (
// Equation(s):
// \my_regfile|data_readRegB[3]~68_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_regfile|register[4].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~68 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegB[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~69 (
// Equation(s):
// \my_regfile|data_readRegB[3]~69_combout  = (\my_regfile|data_readRegB[3]~68_combout  & (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|data_readRegB[3]~68_combout ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~69 .lut_mask = 16'h00D0;
defparam \my_regfile|data_readRegB[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N27
dffeas \my_regfile|register[5].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N21
dffeas \my_regfile|register[6].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~70 (
// Equation(s):
// \my_regfile|data_readRegB[3]~70_combout  = (\my_regfile|register[5].df|dffe_array[3].df|q~q  & (((\my_regfile|register[6].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~70 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~72 (
// Equation(s):
// \my_regfile|data_readRegB[3]~72_combout  = (\my_regfile|data_readRegB[3]~71_combout  & (\my_regfile|data_readRegB[3]~67_combout  & (\my_regfile|data_readRegB[3]~69_combout  & \my_regfile|data_readRegB[3]~70_combout )))

	.dataa(\my_regfile|data_readRegB[3]~71_combout ),
	.datab(\my_regfile|data_readRegB[3]~67_combout ),
	.datac(\my_regfile|data_readRegB[3]~69_combout ),
	.datad(\my_regfile|data_readRegB[3]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~72 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N4
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[3].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[3].df|q~feeder_combout  = \my_processor|data_writeReg[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[3].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[3].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[3].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N5
dffeas \my_regfile|register[29].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[3].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~85 (
// Equation(s):
// \my_regfile|data_readRegB[3]~85_combout  = ((\my_regfile|register[29].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d0|and1~6_combout )) # (!\my_regfile|d1|d2|and5~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~85 .lut_mask = 16'hFF3F;
defparam \my_regfile|data_readRegB[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N17
dffeas \my_regfile|register[26].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \my_regfile|register[25].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~83 (
// Equation(s):
// \my_regfile|data_readRegB[3]~83_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[3].df|q~q  & ((\my_regfile|register[26].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~83 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N5
dffeas \my_regfile|register[28].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N3
dffeas \my_regfile|register[27].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~84 (
// Equation(s):
// \my_regfile|data_readRegB[3]~84_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[3].df|q~q  & ((\my_regfile|register[28].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[3].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.datac(\my_regfile|d1|d4|and4~combout ),
	.datad(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~84 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N31
dffeas \my_regfile|register[30].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N25
dffeas \my_regfile|register[31].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~86 (
// Equation(s):
// \my_regfile|data_readRegB[3]~86_combout  = (\my_regfile|register[30].df|dffe_array[3].df|q~q  & (((\my_regfile|register[31].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[3].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~86 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~87 (
// Equation(s):
// \my_regfile|data_readRegB[3]~87_combout  = (\my_regfile|data_readRegB[3]~85_combout  & (\my_regfile|data_readRegB[3]~83_combout  & (\my_regfile|data_readRegB[3]~84_combout  & \my_regfile|data_readRegB[3]~86_combout )))

	.dataa(\my_regfile|data_readRegB[3]~85_combout ),
	.datab(\my_regfile|data_readRegB[3]~83_combout ),
	.datac(\my_regfile|data_readRegB[3]~84_combout ),
	.datad(\my_regfile|data_readRegB[3]~86_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~87 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~88 (
// Equation(s):
// \my_regfile|data_readRegB[3]~88_combout  = (\my_regfile|data_readRegB[3]~77_combout  & (\my_regfile|data_readRegB[3]~82_combout  & (\my_regfile|data_readRegB[3]~72_combout  & \my_regfile|data_readRegB[3]~87_combout )))

	.dataa(\my_regfile|data_readRegB[3]~77_combout ),
	.datab(\my_regfile|data_readRegB[3]~82_combout ),
	.datac(\my_regfile|data_readRegB[3]~72_combout ),
	.datad(\my_regfile|data_readRegB[3]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~88 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N14
cycloneive_lcell_comb \my_processor|data[3]~5 (
// Equation(s):
// \my_processor|data[3]~5_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[3]~88_combout ) # (!\my_regfile|data_readRegB[0]~22_combout ))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[3]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|data[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[3]~5 .lut_mask = 16'hDD8D;
defparam \my_processor|data[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N3
dffeas \my_regfile|register[30].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N13
dffeas \my_regfile|register[31].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~85 (
// Equation(s):
// \my_regfile|data_readRegA[2]~85_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[2].df|q~q  & ((\my_regfile|register[30].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~85 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N8
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[2].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N9
dffeas \my_regfile|register[29].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N29
dffeas \my_regfile|register[26].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N3
dffeas \my_regfile|register[25].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~82 (
// Equation(s):
// \my_regfile|data_readRegA[2]~82_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[2].df|q~q  & ((\my_regfile|register[26].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~82 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N17
dffeas \my_regfile|register[27].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N15
dffeas \my_regfile|register[28].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~83 (
// Equation(s):
// \my_regfile|data_readRegA[2]~83_combout  = (((\my_regfile|register[28].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~83 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~84 (
// Equation(s):
// \my_regfile|data_readRegA[2]~84_combout  = (\my_regfile|data_readRegA[2]~82_combout  & (\my_regfile|data_readRegA[2]~83_combout  & ((\my_regfile|register[27].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[2]~82_combout ),
	.datab(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|d0|d4|and3~combout ),
	.datad(\my_regfile|data_readRegA[2]~83_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~84 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~86 (
// Equation(s):
// \my_regfile|data_readRegA[2]~86_combout  = (\my_regfile|data_readRegA[2]~85_combout  & (\my_regfile|data_readRegA[2]~84_combout  & ((\my_regfile|register[29].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|data_readRegA[2]~85_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|data_readRegA[2]~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~86 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \my_regfile|register[12].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N3
dffeas \my_regfile|register[11].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~73 (
// Equation(s):
// \my_regfile|data_readRegA[2]~73_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[2].df|q~q  & ((\my_regfile|register[11].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~73 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[2]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N9
dffeas \my_regfile|register[14].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N19
dffeas \my_regfile|register[13].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~74 (
// Equation(s):
// \my_regfile|data_readRegA[2]~74_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[2].df|q~q  & ((\my_regfile|register[14].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~74 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \my_regfile|register[16].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \my_regfile|register[15].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~75 (
// Equation(s):
// \my_regfile|data_readRegA[2]~75_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[2].df|q~q  & ((\my_regfile|register[15].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~75 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[2]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[2].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N23
dffeas \my_regfile|register[9].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[2].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \my_regfile|register[10].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~72 (
// Equation(s):
// \my_regfile|data_readRegA[2]~72_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[2].df|q~q  & ((\my_regfile|register[10].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~72 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[2]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~76 (
// Equation(s):
// \my_regfile|data_readRegA[2]~76_combout  = (\my_regfile|data_readRegA[2]~73_combout  & (\my_regfile|data_readRegA[2]~74_combout  & (\my_regfile|data_readRegA[2]~75_combout  & \my_regfile|data_readRegA[2]~72_combout )))

	.dataa(\my_regfile|data_readRegA[2]~73_combout ),
	.datab(\my_regfile|data_readRegA[2]~74_combout ),
	.datac(\my_regfile|data_readRegA[2]~75_combout ),
	.datad(\my_regfile|data_readRegA[2]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~76 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \my_regfile|register[4].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~67 (
// Equation(s):
// \my_regfile|data_readRegA[2]~67_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~67 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N9
dffeas \my_regfile|register[3].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~68 (
// Equation(s):
// \my_regfile|data_readRegA[2]~68_combout  = (\my_regfile|data_readRegA[2]~67_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[2]~67_combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~68 .lut_mask = 16'h00A2;
defparam \my_regfile|data_readRegA[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N3
dffeas \my_regfile|register[2].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N1
dffeas \my_regfile|register[1].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~66 (
// Equation(s):
// \my_regfile|data_readRegA[2]~66_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[2].df|q~q  & ((\my_regfile|register[1].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~66 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N5
dffeas \my_regfile|register[6].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N19
dffeas \my_regfile|register[5].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~69 (
// Equation(s):
// \my_regfile|data_readRegA[2]~69_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[2].df|q~q  & ((\my_regfile|register[6].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~69 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N3
dffeas \my_regfile|register[7].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N25
dffeas \my_regfile|register[8].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~70 (
// Equation(s):
// \my_regfile|data_readRegA[2]~70_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[2].df|q~q  & ((\my_regfile|register[8].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~70 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~71 (
// Equation(s):
// \my_regfile|data_readRegA[2]~71_combout  = (\my_regfile|data_readRegA[2]~68_combout  & (\my_regfile|data_readRegA[2]~66_combout  & (\my_regfile|data_readRegA[2]~69_combout  & \my_regfile|data_readRegA[2]~70_combout )))

	.dataa(\my_regfile|data_readRegA[2]~68_combout ),
	.datab(\my_regfile|data_readRegA[2]~66_combout ),
	.datac(\my_regfile|data_readRegA[2]~69_combout ),
	.datad(\my_regfile|data_readRegA[2]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~71 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N31
dffeas \my_regfile|register[24].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N1
dffeas \my_regfile|register[23].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~80 (
// Equation(s):
// \my_regfile|data_readRegA[2]~80_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[2].df|q~q  & ((\my_regfile|register[24].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~80 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N27
dffeas \my_regfile|register[19].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N25
dffeas \my_regfile|register[20].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~78 (
// Equation(s):
// \my_regfile|data_readRegA[2]~78_combout  = (\my_regfile|register[19].df|dffe_array[2].df|q~q  & (((\my_regfile|register[20].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d0|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~78 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N5
dffeas \my_regfile|register[18].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
cycloneive_lcell_comb \my_regfile|register[17].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[17].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[17].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[2].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[17].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N7
dffeas \my_regfile|register[17].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[17].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~77 (
// Equation(s):
// \my_regfile|data_readRegA[2]~77_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[2].df|q~q  & ((\my_regfile|register[17].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~77 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[2].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[22].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N11
dffeas \my_regfile|register[22].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~79 (
// Equation(s):
// \my_regfile|data_readRegA[2]~79_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[2].df|q~q  & ((\my_regfile|register[22].df|dffe_array[2].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[2].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~79 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~81 (
// Equation(s):
// \my_regfile|data_readRegA[2]~81_combout  = (\my_regfile|data_readRegA[2]~80_combout  & (\my_regfile|data_readRegA[2]~78_combout  & (\my_regfile|data_readRegA[2]~77_combout  & \my_regfile|data_readRegA[2]~79_combout )))

	.dataa(\my_regfile|data_readRegA[2]~80_combout ),
	.datab(\my_regfile|data_readRegA[2]~78_combout ),
	.datac(\my_regfile|data_readRegA[2]~77_combout ),
	.datad(\my_regfile|data_readRegA[2]~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~81 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~87 (
// Equation(s):
// \my_regfile|data_readRegA[2]~87_combout  = (\my_regfile|data_readRegA[2]~86_combout  & (\my_regfile|data_readRegA[2]~76_combout  & (\my_regfile|data_readRegA[2]~71_combout  & \my_regfile|data_readRegA[2]~81_combout )))

	.dataa(\my_regfile|data_readRegA[2]~86_combout ),
	.datab(\my_regfile|data_readRegA[2]~76_combout ),
	.datac(\my_regfile|data_readRegA[2]~71_combout ),
	.datad(\my_regfile|data_readRegA[2]~81_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~87 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N29
dffeas \my_regfile|register[20].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N3
dffeas \my_regfile|register[19].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~34 (
// Equation(s):
// \my_regfile|data_readRegA[1]~34_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[1].df|q~q  & ((\my_regfile|register[19].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~34 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \my_regfile|register[22].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \my_regfile|register[21].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~35 (
// Equation(s):
// \my_regfile|data_readRegA[1]~35_combout  = (\my_regfile|register[22].df|dffe_array[1].df|q~q  & (((\my_regfile|register[21].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~35 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \my_regfile|register[18].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N7
dffeas \my_regfile|register[17].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~33 (
// Equation(s):
// \my_regfile|data_readRegA[1]~33_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[1].df|q~q  & ((\my_regfile|register[18].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~33 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N15
dffeas \my_regfile|register[24].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N21
dffeas \my_regfile|register[23].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~36 (
// Equation(s):
// \my_regfile|data_readRegA[1]~36_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[1].df|q~q  & ((\my_regfile|register[24].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~36 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~37 (
// Equation(s):
// \my_regfile|data_readRegA[1]~37_combout  = (\my_regfile|data_readRegA[1]~34_combout  & (\my_regfile|data_readRegA[1]~35_combout  & (\my_regfile|data_readRegA[1]~33_combout  & \my_regfile|data_readRegA[1]~36_combout )))

	.dataa(\my_regfile|data_readRegA[1]~34_combout ),
	.datab(\my_regfile|data_readRegA[1]~35_combout ),
	.datac(\my_regfile|data_readRegA[1]~33_combout ),
	.datad(\my_regfile|data_readRegA[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~37 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[1].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[1].df|q~feeder_combout  = \my_processor|data_writeReg[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[1].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[1].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].df|dffe_array[1].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N11
dffeas \my_regfile|register[11].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[1].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[1].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[1].df|q~feeder_combout  = \my_processor|data_writeReg[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[1].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[1].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].df|dffe_array[1].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N9
dffeas \my_regfile|register[12].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[1].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~29 (
// Equation(s):
// \my_regfile|data_readRegA[1]~29_combout  = (\my_regfile|register[11].df|dffe_array[1].df|q~q  & (((\my_regfile|register[12].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~29 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \my_regfile|register[16].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \my_regfile|register[15].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~31 (
// Equation(s):
// \my_regfile|data_readRegA[1]~31_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[1].df|q~q  & ((\my_regfile|register[16].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~31 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N15
dffeas \my_regfile|register[13].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N29
dffeas \my_regfile|register[14].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~30 (
// Equation(s):
// \my_regfile|data_readRegA[1]~30_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[1].df|q~q  & ((\my_regfile|register[14].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~30 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \my_regfile|register[10].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \my_regfile|register[9].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~28 (
// Equation(s):
// \my_regfile|data_readRegA[1]~28_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[1].df|q~q  & ((\my_regfile|register[10].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~28 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~32 (
// Equation(s):
// \my_regfile|data_readRegA[1]~32_combout  = (\my_regfile|data_readRegA[1]~29_combout  & (\my_regfile|data_readRegA[1]~31_combout  & (\my_regfile|data_readRegA[1]~30_combout  & \my_regfile|data_readRegA[1]~28_combout )))

	.dataa(\my_regfile|data_readRegA[1]~29_combout ),
	.datab(\my_regfile|data_readRegA[1]~31_combout ),
	.datac(\my_regfile|data_readRegA[1]~30_combout ),
	.datad(\my_regfile|data_readRegA[1]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~32 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N1
dffeas \my_regfile|register[4].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~23 (
// Equation(s):
// \my_regfile|data_readRegA[1]~23_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~23 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \my_regfile|register[3].df|dffe_array[1].df|q~feeder (
// Equation(s):
// \my_regfile|register[3].df|dffe_array[1].df|q~feeder_combout  = \my_processor|data_writeReg[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[3].df|dffe_array[1].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[1].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[3].df|dffe_array[1].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N7
dffeas \my_regfile|register[3].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[3].df|dffe_array[1].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~24 (
// Equation(s):
// \my_regfile|data_readRegA[1]~24_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[1]~23_combout  & ((\my_regfile|register[3].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[1]~23_combout ),
	.datad(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~24 .lut_mask = 16'h5010;
defparam \my_regfile|data_readRegA[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N15
dffeas \my_regfile|register[1].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N25
dffeas \my_regfile|register[2].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~22 (
// Equation(s):
// \my_regfile|data_readRegA[1]~22_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[1].df|q~q  & ((\my_regfile|register[1].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~22 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N25
dffeas \my_regfile|register[8].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N23
dffeas \my_regfile|register[7].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~26 (
// Equation(s):
// \my_regfile|data_readRegA[1]~26_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[1].df|q~q  & ((\my_regfile|register[8].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~26 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N7
dffeas \my_regfile|register[5].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N1
dffeas \my_regfile|register[6].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~25 (
// Equation(s):
// \my_regfile|data_readRegA[1]~25_combout  = (\my_regfile|register[5].df|dffe_array[1].df|q~q  & (((\my_regfile|register[6].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~25 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~27 (
// Equation(s):
// \my_regfile|data_readRegA[1]~27_combout  = (\my_regfile|data_readRegA[1]~24_combout  & (\my_regfile|data_readRegA[1]~22_combout  & (\my_regfile|data_readRegA[1]~26_combout  & \my_regfile|data_readRegA[1]~25_combout )))

	.dataa(\my_regfile|data_readRegA[1]~24_combout ),
	.datab(\my_regfile|data_readRegA[1]~22_combout ),
	.datac(\my_regfile|data_readRegA[1]~26_combout ),
	.datad(\my_regfile|data_readRegA[1]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~27 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N9
dffeas \my_regfile|register[31].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N7
dffeas \my_regfile|register[30].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~41 (
// Equation(s):
// \my_regfile|data_readRegA[1]~41_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[1].df|q~q  & ((\my_regfile|register[30].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~41 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \my_regfile|register[27].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \my_regfile|register[28].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~39 (
// Equation(s):
// \my_regfile|data_readRegA[1]~39_combout  = (((\my_regfile|register[28].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~39 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N11
dffeas \my_regfile|register[25].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N17
dffeas \my_regfile|register[26].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~38 (
// Equation(s):
// \my_regfile|data_readRegA[1]~38_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[1].df|q~q  & ((\my_regfile|register[25].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[1].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~38 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~40 (
// Equation(s):
// \my_regfile|data_readRegA[1]~40_combout  = (\my_regfile|data_readRegA[1]~39_combout  & (\my_regfile|data_readRegA[1]~38_combout  & ((\my_regfile|register[27].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|data_readRegA[1]~39_combout ),
	.datad(\my_regfile|data_readRegA[1]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~40 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~42 (
// Equation(s):
// \my_regfile|data_readRegA[1]~42_combout  = (\my_regfile|data_readRegA[1]~41_combout  & (\my_regfile|data_readRegA[1]~40_combout  & ((\my_regfile|register[29].df|dffe_array[1].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[1]~41_combout ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|data_readRegA[1]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~42 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~43 (
// Equation(s):
// \my_regfile|data_readRegA[1]~43_combout  = (\my_regfile|data_readRegA[1]~37_combout  & (\my_regfile|data_readRegA[1]~32_combout  & (\my_regfile|data_readRegA[1]~27_combout  & \my_regfile|data_readRegA[1]~42_combout )))

	.dataa(\my_regfile|data_readRegA[1]~37_combout ),
	.datab(\my_regfile|data_readRegA[1]~32_combout ),
	.datac(\my_regfile|data_readRegA[1]~27_combout ),
	.datad(\my_regfile|data_readRegA[1]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~43 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N2
cycloneive_lcell_comb \my_processor|my_alu|Add0~2 (
// Equation(s):
// \my_processor|my_alu|Add0~2_combout  = (\my_processor|data[1]~3_combout  & ((\my_regfile|data_readRegA[1]~43_combout  & (\my_processor|my_alu|Add0~1  & VCC)) # (!\my_regfile|data_readRegA[1]~43_combout  & (!\my_processor|my_alu|Add0~1 )))) # 
// (!\my_processor|data[1]~3_combout  & ((\my_regfile|data_readRegA[1]~43_combout  & (!\my_processor|my_alu|Add0~1 )) # (!\my_regfile|data_readRegA[1]~43_combout  & ((\my_processor|my_alu|Add0~1 ) # (GND)))))
// \my_processor|my_alu|Add0~3  = CARRY((\my_processor|data[1]~3_combout  & (!\my_regfile|data_readRegA[1]~43_combout  & !\my_processor|my_alu|Add0~1 )) # (!\my_processor|data[1]~3_combout  & ((!\my_processor|my_alu|Add0~1 ) # 
// (!\my_regfile|data_readRegA[1]~43_combout ))))

	.dataa(\my_processor|data[1]~3_combout ),
	.datab(\my_regfile|data_readRegA[1]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~1 ),
	.combout(\my_processor|my_alu|Add0~2_combout ),
	.cout(\my_processor|my_alu|Add0~3 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N4
cycloneive_lcell_comb \my_processor|my_alu|Add0~4 (
// Equation(s):
// \my_processor|my_alu|Add0~4_combout  = ((\my_processor|data[2]~4_combout  $ (\my_regfile|data_readRegA[2]~87_combout  $ (!\my_processor|my_alu|Add0~3 )))) # (GND)
// \my_processor|my_alu|Add0~5  = CARRY((\my_processor|data[2]~4_combout  & ((\my_regfile|data_readRegA[2]~87_combout ) # (!\my_processor|my_alu|Add0~3 ))) # (!\my_processor|data[2]~4_combout  & (\my_regfile|data_readRegA[2]~87_combout  & 
// !\my_processor|my_alu|Add0~3 )))

	.dataa(\my_processor|data[2]~4_combout ),
	.datab(\my_regfile|data_readRegA[2]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~3 ),
	.combout(\my_processor|my_alu|Add0~4_combout ),
	.cout(\my_processor|my_alu|Add0~5 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N6
cycloneive_lcell_comb \my_processor|my_alu|Add0~6 (
// Equation(s):
// \my_processor|my_alu|Add0~6_combout  = (\my_processor|data[3]~5_combout  & ((\my_regfile|data_readRegA[3]~65_combout  & (\my_processor|my_alu|Add0~5  & VCC)) # (!\my_regfile|data_readRegA[3]~65_combout  & (!\my_processor|my_alu|Add0~5 )))) # 
// (!\my_processor|data[3]~5_combout  & ((\my_regfile|data_readRegA[3]~65_combout  & (!\my_processor|my_alu|Add0~5 )) # (!\my_regfile|data_readRegA[3]~65_combout  & ((\my_processor|my_alu|Add0~5 ) # (GND)))))
// \my_processor|my_alu|Add0~7  = CARRY((\my_processor|data[3]~5_combout  & (!\my_regfile|data_readRegA[3]~65_combout  & !\my_processor|my_alu|Add0~5 )) # (!\my_processor|data[3]~5_combout  & ((!\my_processor|my_alu|Add0~5 ) # 
// (!\my_regfile|data_readRegA[3]~65_combout ))))

	.dataa(\my_processor|data[3]~5_combout ),
	.datab(\my_regfile|data_readRegA[3]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~5 ),
	.combout(\my_processor|my_alu|Add0~6_combout ),
	.cout(\my_processor|my_alu|Add0~7 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N8
cycloneive_lcell_comb \my_processor|my_alu|Add0~8 (
// Equation(s):
// \my_processor|my_alu|Add0~8_combout  = ((\my_regfile|data_readRegA[4]~175_combout  $ (\my_processor|data[4]~9_combout  $ (!\my_processor|my_alu|Add0~7 )))) # (GND)
// \my_processor|my_alu|Add0~9  = CARRY((\my_regfile|data_readRegA[4]~175_combout  & ((\my_processor|data[4]~9_combout ) # (!\my_processor|my_alu|Add0~7 ))) # (!\my_regfile|data_readRegA[4]~175_combout  & (\my_processor|data[4]~9_combout  & 
// !\my_processor|my_alu|Add0~7 )))

	.dataa(\my_regfile|data_readRegA[4]~175_combout ),
	.datab(\my_processor|data[4]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~7 ),
	.combout(\my_processor|my_alu|Add0~8_combout ),
	.cout(\my_processor|my_alu|Add0~9 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N10
cycloneive_lcell_comb \my_processor|my_alu|Add0~10 (
// Equation(s):
// \my_processor|my_alu|Add0~10_combout  = (\my_regfile|data_readRegA[5]~153_combout  & ((\my_processor|data[5]~11_combout  & (\my_processor|my_alu|Add0~9  & VCC)) # (!\my_processor|data[5]~11_combout  & (!\my_processor|my_alu|Add0~9 )))) # 
// (!\my_regfile|data_readRegA[5]~153_combout  & ((\my_processor|data[5]~11_combout  & (!\my_processor|my_alu|Add0~9 )) # (!\my_processor|data[5]~11_combout  & ((\my_processor|my_alu|Add0~9 ) # (GND)))))
// \my_processor|my_alu|Add0~11  = CARRY((\my_regfile|data_readRegA[5]~153_combout  & (!\my_processor|data[5]~11_combout  & !\my_processor|my_alu|Add0~9 )) # (!\my_regfile|data_readRegA[5]~153_combout  & ((!\my_processor|my_alu|Add0~9 ) # 
// (!\my_processor|data[5]~11_combout ))))

	.dataa(\my_regfile|data_readRegA[5]~153_combout ),
	.datab(\my_processor|data[5]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~9 ),
	.combout(\my_processor|my_alu|Add0~10_combout ),
	.cout(\my_processor|my_alu|Add0~11 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N12
cycloneive_lcell_comb \my_processor|my_alu|Add0~12 (
// Equation(s):
// \my_processor|my_alu|Add0~12_combout  = ((\my_regfile|data_readRegA[6]~131_combout  $ (\my_processor|data[6]~13_combout  $ (!\my_processor|my_alu|Add0~11 )))) # (GND)
// \my_processor|my_alu|Add0~13  = CARRY((\my_regfile|data_readRegA[6]~131_combout  & ((\my_processor|data[6]~13_combout ) # (!\my_processor|my_alu|Add0~11 ))) # (!\my_regfile|data_readRegA[6]~131_combout  & (\my_processor|data[6]~13_combout  & 
// !\my_processor|my_alu|Add0~11 )))

	.dataa(\my_regfile|data_readRegA[6]~131_combout ),
	.datab(\my_processor|data[6]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~11 ),
	.combout(\my_processor|my_alu|Add0~12_combout ),
	.cout(\my_processor|my_alu|Add0~13 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N14
cycloneive_lcell_comb \my_processor|my_alu|Add0~14 (
// Equation(s):
// \my_processor|my_alu|Add0~14_combout  = (\my_processor|data[7]~15_combout  & ((\my_regfile|data_readRegA[7]~109_combout  & (\my_processor|my_alu|Add0~13  & VCC)) # (!\my_regfile|data_readRegA[7]~109_combout  & (!\my_processor|my_alu|Add0~13 )))) # 
// (!\my_processor|data[7]~15_combout  & ((\my_regfile|data_readRegA[7]~109_combout  & (!\my_processor|my_alu|Add0~13 )) # (!\my_regfile|data_readRegA[7]~109_combout  & ((\my_processor|my_alu|Add0~13 ) # (GND)))))
// \my_processor|my_alu|Add0~15  = CARRY((\my_processor|data[7]~15_combout  & (!\my_regfile|data_readRegA[7]~109_combout  & !\my_processor|my_alu|Add0~13 )) # (!\my_processor|data[7]~15_combout  & ((!\my_processor|my_alu|Add0~13 ) # 
// (!\my_regfile|data_readRegA[7]~109_combout ))))

	.dataa(\my_processor|data[7]~15_combout ),
	.datab(\my_regfile|data_readRegA[7]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~13 ),
	.combout(\my_processor|my_alu|Add0~14_combout ),
	.cout(\my_processor|my_alu|Add0~15 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N16
cycloneive_lcell_comb \my_processor|my_alu|Add0~16 (
// Equation(s):
// \my_processor|my_alu|Add0~16_combout  = ((\my_regfile|data_readRegA[8]~351_combout  $ (\my_processor|data[8]~17_combout  $ (!\my_processor|my_alu|Add0~15 )))) # (GND)
// \my_processor|my_alu|Add0~17  = CARRY((\my_regfile|data_readRegA[8]~351_combout  & ((\my_processor|data[8]~17_combout ) # (!\my_processor|my_alu|Add0~15 ))) # (!\my_regfile|data_readRegA[8]~351_combout  & (\my_processor|data[8]~17_combout  & 
// !\my_processor|my_alu|Add0~15 )))

	.dataa(\my_regfile|data_readRegA[8]~351_combout ),
	.datab(\my_processor|data[8]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~15 ),
	.combout(\my_processor|my_alu|Add0~16_combout ),
	.cout(\my_processor|my_alu|Add0~17 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N18
cycloneive_lcell_comb \my_processor|my_alu|Add0~18 (
// Equation(s):
// \my_processor|my_alu|Add0~18_combout  = (\my_regfile|data_readRegA[9]~307_combout  & ((\my_processor|data[9]~18_combout  & (\my_processor|my_alu|Add0~17  & VCC)) # (!\my_processor|data[9]~18_combout  & (!\my_processor|my_alu|Add0~17 )))) # 
// (!\my_regfile|data_readRegA[9]~307_combout  & ((\my_processor|data[9]~18_combout  & (!\my_processor|my_alu|Add0~17 )) # (!\my_processor|data[9]~18_combout  & ((\my_processor|my_alu|Add0~17 ) # (GND)))))
// \my_processor|my_alu|Add0~19  = CARRY((\my_regfile|data_readRegA[9]~307_combout  & (!\my_processor|data[9]~18_combout  & !\my_processor|my_alu|Add0~17 )) # (!\my_regfile|data_readRegA[9]~307_combout  & ((!\my_processor|my_alu|Add0~17 ) # 
// (!\my_processor|data[9]~18_combout ))))

	.dataa(\my_regfile|data_readRegA[9]~307_combout ),
	.datab(\my_processor|data[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~17 ),
	.combout(\my_processor|my_alu|Add0~18_combout ),
	.cout(\my_processor|my_alu|Add0~19 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N20
cycloneive_lcell_comb \my_processor|my_alu|Add0~20 (
// Equation(s):
// \my_processor|my_alu|Add0~20_combout  = ((\my_regfile|data_readRegA[10]~329_combout  $ (\my_processor|data[10]~19_combout  $ (!\my_processor|my_alu|Add0~19 )))) # (GND)
// \my_processor|my_alu|Add0~21  = CARRY((\my_regfile|data_readRegA[10]~329_combout  & ((\my_processor|data[10]~19_combout ) # (!\my_processor|my_alu|Add0~19 ))) # (!\my_regfile|data_readRegA[10]~329_combout  & (\my_processor|data[10]~19_combout  & 
// !\my_processor|my_alu|Add0~19 )))

	.dataa(\my_regfile|data_readRegA[10]~329_combout ),
	.datab(\my_processor|data[10]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~19 ),
	.combout(\my_processor|my_alu|Add0~20_combout ),
	.cout(\my_processor|my_alu|Add0~21 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N22
cycloneive_lcell_comb \my_processor|my_alu|Add0~22 (
// Equation(s):
// \my_processor|my_alu|Add0~22_combout  = (\my_regfile|data_readRegA[11]~285_combout  & ((\my_processor|data[11]~20_combout  & (\my_processor|my_alu|Add0~21  & VCC)) # (!\my_processor|data[11]~20_combout  & (!\my_processor|my_alu|Add0~21 )))) # 
// (!\my_regfile|data_readRegA[11]~285_combout  & ((\my_processor|data[11]~20_combout  & (!\my_processor|my_alu|Add0~21 )) # (!\my_processor|data[11]~20_combout  & ((\my_processor|my_alu|Add0~21 ) # (GND)))))
// \my_processor|my_alu|Add0~23  = CARRY((\my_regfile|data_readRegA[11]~285_combout  & (!\my_processor|data[11]~20_combout  & !\my_processor|my_alu|Add0~21 )) # (!\my_regfile|data_readRegA[11]~285_combout  & ((!\my_processor|my_alu|Add0~21 ) # 
// (!\my_processor|data[11]~20_combout ))))

	.dataa(\my_regfile|data_readRegA[11]~285_combout ),
	.datab(\my_processor|data[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~21 ),
	.combout(\my_processor|my_alu|Add0~22_combout ),
	.cout(\my_processor|my_alu|Add0~23 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector31~6 (
// Equation(s):
// \my_processor|my_alu|Selector31~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|alu_opcode[0]~10_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|alu_opcode[0]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~6 .lut_mask = 16'hFFAF;
defparam \my_processor|my_alu|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N10
cycloneive_lcell_comb \my_processor|alu_opcode[0]~11 (
// Equation(s):
// \my_processor|alu_opcode[0]~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_processor|cmp2|ad4~0_combout  $ (((!\my_processor|c3|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [30])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|cmp2|ad4~0_combout ),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[0]~11 .lut_mask = 16'h820A;
defparam \my_processor|alu_opcode[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector15~0 (
// Equation(s):
// \my_processor|my_alu|Selector15~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & \my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~0 .lut_mask = 16'hCC00;
defparam \my_processor|my_alu|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N19
dffeas \my_regfile|register[25].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y28_N13
dffeas \my_regfile|register[26].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~679 (
// Equation(s):
// \my_regfile|data_readRegB[31]~679_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[31].df|q~q  & ((\my_regfile|register[25].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~679 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[31]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N11
dffeas \my_regfile|register[27].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y29_N25
dffeas \my_regfile|register[28].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~680 (
// Equation(s):
// \my_regfile|data_readRegB[31]~680_combout  = (\my_regfile|register[27].df|dffe_array[31].df|q~q  & (((\my_regfile|register[28].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~680 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[31]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N23
dffeas \my_regfile|register[23].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N9
dffeas \my_regfile|register[24].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~677 (
// Equation(s):
// \my_regfile|data_readRegB[31]~677_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[31].df|q~q  & ((\my_regfile|register[24].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~677 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[31]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N25
dffeas \my_regfile|register[20].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N15
dffeas \my_regfile|register[19].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~675 (
// Equation(s):
// \my_regfile|data_readRegB[31]~675_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[31].df|q~q  & ((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~675 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N21
dffeas \my_regfile|register[21].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N15
dffeas \my_regfile|register[22].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~676 (
// Equation(s):
// \my_regfile|data_readRegB[31]~676_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[31].df|q~q  & ((\my_regfile|register[22].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~676 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[31]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N29
dffeas \my_regfile|register[17].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~674 (
// Equation(s):
// \my_regfile|data_readRegB[31]~674_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[31].df|q~q  & ((\my_regfile|register[17].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~674 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[31]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~678 (
// Equation(s):
// \my_regfile|data_readRegB[31]~678_combout  = (\my_regfile|data_readRegB[31]~677_combout  & (\my_regfile|data_readRegB[31]~675_combout  & (\my_regfile|data_readRegB[31]~676_combout  & \my_regfile|data_readRegB[31]~674_combout )))

	.dataa(\my_regfile|data_readRegB[31]~677_combout ),
	.datab(\my_regfile|data_readRegB[31]~675_combout ),
	.datac(\my_regfile|data_readRegB[31]~676_combout ),
	.datad(\my_regfile|data_readRegB[31]~674_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~678 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N25
dffeas \my_regfile|register[31].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N31
dffeas \my_regfile|register[30].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~681 (
// Equation(s):
// \my_regfile|data_readRegB[31]~681_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[31].df|q~q  & ((\my_regfile|register[31].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~681 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[31].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N27
dffeas \my_regfile|register[29].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~682 (
// Equation(s):
// \my_regfile|data_readRegB[31]~682_combout  = (\my_regfile|data_readRegB[31]~681_combout  & (((\my_regfile|register[29].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|data_readRegB[31]~681_combout ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~682 .lut_mask = 16'hAA2A;
defparam \my_regfile|data_readRegB[31]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~683 (
// Equation(s):
// \my_regfile|data_readRegB[31]~683_combout  = (\my_regfile|data_readRegB[31]~679_combout  & (\my_regfile|data_readRegB[31]~680_combout  & (\my_regfile|data_readRegB[31]~678_combout  & \my_regfile|data_readRegB[31]~682_combout )))

	.dataa(\my_regfile|data_readRegB[31]~679_combout ),
	.datab(\my_regfile|data_readRegB[31]~680_combout ),
	.datac(\my_regfile|data_readRegB[31]~678_combout ),
	.datad(\my_regfile|data_readRegB[31]~682_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~683 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N15
dffeas \my_regfile|register[8].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N25
dffeas \my_regfile|register[7].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~686 (
// Equation(s):
// \my_regfile|data_readRegB[31]~686_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[31].df|q~q  & ((\my_regfile|register[8].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~686 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[31].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N29
dffeas \my_regfile|register[1].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N31
dffeas \my_regfile|register[2].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~684 (
// Equation(s):
// \my_regfile|data_readRegB[31]~684_combout  = (\my_regfile|register[1].df|dffe_array[31].df|q~q  & (((\my_regfile|register[2].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~684 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[31]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N10
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[31].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N11
dffeas \my_regfile|register[6].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N24
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[31].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[5].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N25
dffeas \my_regfile|register[5].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~685 (
// Equation(s):
// \my_regfile|data_readRegB[31]~685_combout  = (\my_regfile|register[6].df|dffe_array[31].df|q~q  & ((\my_regfile|register[5].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|d1|d1|and5~combout ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~685 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[31]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N9
dffeas \my_regfile|register[4].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N25
dffeas \my_regfile|register[3].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~687 (
// Equation(s):
// \my_regfile|data_readRegB[31]~687_combout  = (\my_regfile|d1|d1|and3~combout  & (((\my_regfile|d1|d1|and4~combout  & !\my_regfile|register[4].df|dffe_array[31].df|q~q )) # (!\my_regfile|register[3].df|dffe_array[31].df|q~q ))) # 
// (!\my_regfile|d1|d1|and3~combout  & (\my_regfile|d1|d1|and4~combout  & (!\my_regfile|register[4].df|dffe_array[31].df|q~q )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~687 .lut_mask = 16'h0CAE;
defparam \my_regfile|data_readRegB[31]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~688 (
// Equation(s):
// \my_regfile|data_readRegB[31]~688_combout  = (\my_regfile|data_readRegB[31]~686_combout  & (\my_regfile|data_readRegB[31]~684_combout  & (\my_regfile|data_readRegB[31]~685_combout  & !\my_regfile|data_readRegB[31]~687_combout )))

	.dataa(\my_regfile|data_readRegB[31]~686_combout ),
	.datab(\my_regfile|data_readRegB[31]~684_combout ),
	.datac(\my_regfile|data_readRegB[31]~685_combout ),
	.datad(\my_regfile|data_readRegB[31]~687_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~688 .lut_mask = 16'h0080;
defparam \my_regfile|data_readRegB[31]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \my_regfile|register[10].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[31].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[31].df|q~feeder_combout  = \my_processor|data_writeReg[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[31].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[31].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[31].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \my_regfile|register[9].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[31].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~669 (
// Equation(s):
// \my_regfile|data_readRegB[31]~669_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[31].df|q~q  & ((\my_regfile|register[9].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~669 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[31]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N29
dffeas \my_regfile|register[11].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N15
dffeas \my_regfile|register[12].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~670 (
// Equation(s):
// \my_regfile|data_readRegB[31]~670_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[31].df|q~q  & ((\my_regfile|register[11].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~670 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[31]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N13
dffeas \my_regfile|register[13].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \my_regfile|register[14].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~671 (
// Equation(s):
// \my_regfile|data_readRegB[31]~671_combout  = (\my_regfile|register[13].df|dffe_array[31].df|q~q  & (((\my_regfile|register[14].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~671 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[31]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \my_regfile|register[16].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \my_regfile|register[15].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~672 (
// Equation(s):
// \my_regfile|data_readRegB[31]~672_combout  = (\my_regfile|register[16].df|dffe_array[31].df|q~q  & (((\my_regfile|register[15].df|dffe_array[31].df|q~q )) # (!\my_regfile|d1|d2|and7~combout ))) # (!\my_regfile|register[16].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[31].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~672 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[31]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~673 (
// Equation(s):
// \my_regfile|data_readRegB[31]~673_combout  = (\my_regfile|data_readRegB[31]~669_combout  & (\my_regfile|data_readRegB[31]~670_combout  & (\my_regfile|data_readRegB[31]~671_combout  & \my_regfile|data_readRegB[31]~672_combout )))

	.dataa(\my_regfile|data_readRegB[31]~669_combout ),
	.datab(\my_regfile|data_readRegB[31]~670_combout ),
	.datac(\my_regfile|data_readRegB[31]~671_combout ),
	.datad(\my_regfile|data_readRegB[31]~672_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~673 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~689 (
// Equation(s):
// \my_regfile|data_readRegB[31]~689_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[31]~683_combout  & (\my_regfile|data_readRegB[31]~688_combout  & \my_regfile|data_readRegB[31]~673_combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|data_readRegB[31]~683_combout ),
	.datac(\my_regfile|data_readRegB[31]~688_combout ),
	.datad(\my_regfile|data_readRegB[31]~673_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~689 .lut_mask = 16'h4000;
defparam \my_regfile|data_readRegB[31]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
cycloneive_lcell_comb \my_processor|data[31]~40 (
// Equation(s):
// \my_processor|data[31]~40_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[31]~689_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[31]~689_combout ),
	.cin(gnd),
	.combout(\my_processor|data[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[31]~40 .lut_mask = 16'hAFA3;
defparam \my_processor|data[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[31]~40_combout ,\my_processor|data[30]~39_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector0~21 (
// Equation(s):
// \my_processor|my_alu|Selector0~21_combout  = (\my_processor|alu_opcode[0]~10_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [6] & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [4])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|alu_opcode[0]~10_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~21 .lut_mask = 16'hF0F1;
defparam \my_processor|my_alu|Selector0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector0~20 (
// Equation(s):
// \my_processor|my_alu|Selector0~20_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [6] & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & (!\my_processor|alu_opcode[0]~10_combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [4])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|alu_opcode[0]~10_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~20 .lut_mask = 16'h0100;
defparam \my_processor|my_alu|Selector0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N16
cycloneive_lcell_comb \my_processor|alu_opcode[1]~12 (
// Equation(s):
// \my_processor|alu_opcode[1]~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_processor|cmp2|ad4~0_combout  $ (((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|c3|ad4~0_combout )))))

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|cmp2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[1]~12 .lut_mask = 16'h8070;
defparam \my_processor|alu_opcode[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector0~8 (
// Equation(s):
// \my_processor|my_alu|Selector0~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~8 .lut_mask = 16'h0011;
defparam \my_processor|my_alu|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector1~4 (
// Equation(s):
// \my_processor|my_alu|Selector1~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|my_alu|Selector0~8_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|my_alu|Selector0~8_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~4 .lut_mask = 16'h0044;
defparam \my_processor|my_alu|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N31
dffeas \my_regfile|register[18].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N13
dffeas \my_regfile|register[17].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~495 (
// Equation(s):
// \my_regfile|data_readRegA[30]~495_combout  = (\my_regfile|register[18].df|dffe_array[30].df|q~q  & (((\my_regfile|register[17].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # (!\my_regfile|register[18].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~495 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[30]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N15
dffeas \my_regfile|register[24].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[30].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \my_regfile|register[23].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~498 (
// Equation(s):
// \my_regfile|data_readRegA[30]~498_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[30].df|q~q  & ((\my_regfile|register[24].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~498 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[30]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N1
dffeas \my_regfile|register[20].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N3
dffeas \my_regfile|register[19].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~496 (
// Equation(s):
// \my_regfile|data_readRegA[30]~496_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[30].df|q~q  & ((\my_regfile|register[20].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~496 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[30]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N1
dffeas \my_regfile|register[21].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N19
dffeas \my_regfile|register[22].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~497 (
// Equation(s):
// \my_regfile|data_readRegA[30]~497_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[30].df|q~q  & ((\my_regfile|register[22].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~497 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[30]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~499 (
// Equation(s):
// \my_regfile|data_readRegA[30]~499_combout  = (\my_regfile|data_readRegA[30]~495_combout  & (\my_regfile|data_readRegA[30]~498_combout  & (\my_regfile|data_readRegA[30]~496_combout  & \my_regfile|data_readRegA[30]~497_combout )))

	.dataa(\my_regfile|data_readRegA[30]~495_combout ),
	.datab(\my_regfile|data_readRegA[30]~498_combout ),
	.datac(\my_regfile|data_readRegA[30]~496_combout ),
	.datad(\my_regfile|data_readRegA[30]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~499 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N7
dffeas \my_regfile|register[1].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~484 (
// Equation(s):
// \my_regfile|data_readRegA[30]~484_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[30].df|q~q  & ((\my_regfile|register[1].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~484 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[30]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N29
dffeas \my_regfile|register[3].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N5
dffeas \my_regfile|register[4].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~485 (
// Equation(s):
// \my_regfile|data_readRegA[30]~485_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~485 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[30]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~486 (
// Equation(s):
// \my_regfile|data_readRegA[30]~486_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[30]~485_combout  & ((\my_regfile|register[3].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|data_readRegA[30]~485_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~486 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[30]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N4
cycloneive_lcell_comb \my_regfile|register[7].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[7].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[7].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[30].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[7].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N5
dffeas \my_regfile|register[7].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N7
dffeas \my_regfile|register[8].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~488 (
// Equation(s):
// \my_regfile|data_readRegA[30]~488_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[30].df|q~q  & ((\my_regfile|register[7].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~488 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[30]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N13
dffeas \my_regfile|register[5].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y28_N31
dffeas \my_regfile|register[6].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~487 (
// Equation(s):
// \my_regfile|data_readRegA[30]~487_combout  = (\my_regfile|register[5].df|dffe_array[30].df|q~q  & (((\my_regfile|register[6].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~487 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[30]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~489 (
// Equation(s):
// \my_regfile|data_readRegA[30]~489_combout  = (\my_regfile|data_readRegA[30]~484_combout  & (\my_regfile|data_readRegA[30]~486_combout  & (\my_regfile|data_readRegA[30]~488_combout  & \my_regfile|data_readRegA[30]~487_combout )))

	.dataa(\my_regfile|data_readRegA[30]~484_combout ),
	.datab(\my_regfile|data_readRegA[30]~486_combout ),
	.datac(\my_regfile|data_readRegA[30]~488_combout ),
	.datad(\my_regfile|data_readRegA[30]~487_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~489 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N21
dffeas \my_regfile|register[31].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N11
dffeas \my_regfile|register[30].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~503 (
// Equation(s):
// \my_regfile|data_readRegA[30]~503_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[30].df|q~q  & ((\my_regfile|register[30].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~503 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[30]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N31
dffeas \my_regfile|register[29].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y29_N19
dffeas \my_regfile|register[28].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~501 (
// Equation(s):
// \my_regfile|data_readRegA[30]~501_combout  = ((\my_regfile|register[28].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d0|d0|and2~2_combout ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~501 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegA[30]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N3
dffeas \my_regfile|register[27].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N21
dffeas \my_regfile|register[25].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N18
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[30].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y28_N19
dffeas \my_regfile|register[26].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~500 (
// Equation(s):
// \my_regfile|data_readRegA[30]~500_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[30].df|q~q  & ((\my_regfile|register[26].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~500 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[30]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~502 (
// Equation(s):
// \my_regfile|data_readRegA[30]~502_combout  = (\my_regfile|data_readRegA[30]~501_combout  & (\my_regfile|data_readRegA[30]~500_combout  & ((\my_regfile|register[27].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[30]~501_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|data_readRegA[30]~500_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~502 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[30]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~504 (
// Equation(s):
// \my_regfile|data_readRegA[30]~504_combout  = (\my_regfile|data_readRegA[30]~503_combout  & (\my_regfile|data_readRegA[30]~502_combout  & ((\my_regfile|register[29].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[30]~503_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[30]~502_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~504 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[30]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \my_regfile|register[10].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \my_regfile|register[9].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~490 (
// Equation(s):
// \my_regfile|data_readRegA[30]~490_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[30].df|q~q  & ((\my_regfile|register[10].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~490 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[30]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
cycloneive_lcell_comb \my_regfile|register[16].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[16].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[16].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[30].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[16].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N5
dffeas \my_regfile|register[16].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[16].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
cycloneive_lcell_comb \my_regfile|register[15].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[15].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[15].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[30].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[15].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N19
dffeas \my_regfile|register[15].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[15].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~493 (
// Equation(s):
// \my_regfile|data_readRegA[30]~493_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[30].df|q~q  & ((\my_regfile|register[16].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~493 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[30]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[30].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N9
dffeas \my_regfile|register[11].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[30].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \my_regfile|register[12].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~491 (
// Equation(s):
// \my_regfile|data_readRegA[30]~491_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[30].df|q~q  & ((\my_regfile|register[12].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d0|d2|and4~combout ),
	.datad(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~491 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[30]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \my_regfile|register[13].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \my_regfile|register[14].df|dffe_array[30].df|q~feeder (
// Equation(s):
// \my_regfile|register[14].df|dffe_array[30].df|q~feeder_combout  = \my_processor|data_writeReg[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[14].df|dffe_array[30].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[30].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[14].df|dffe_array[30].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \my_regfile|register[14].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].df|dffe_array[30].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~492 (
// Equation(s):
// \my_regfile|data_readRegA[30]~492_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[30].df|q~q  & ((\my_regfile|register[14].df|dffe_array[30].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[30].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~492 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[30]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~494 (
// Equation(s):
// \my_regfile|data_readRegA[30]~494_combout  = (\my_regfile|data_readRegA[30]~490_combout  & (\my_regfile|data_readRegA[30]~493_combout  & (\my_regfile|data_readRegA[30]~491_combout  & \my_regfile|data_readRegA[30]~492_combout )))

	.dataa(\my_regfile|data_readRegA[30]~490_combout ),
	.datab(\my_regfile|data_readRegA[30]~493_combout ),
	.datac(\my_regfile|data_readRegA[30]~491_combout ),
	.datad(\my_regfile|data_readRegA[30]~492_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~494 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~505 (
// Equation(s):
// \my_regfile|data_readRegA[30]~505_combout  = (\my_regfile|data_readRegA[30]~499_combout  & (\my_regfile|data_readRegA[30]~489_combout  & (\my_regfile|data_readRegA[30]~504_combout  & \my_regfile|data_readRegA[30]~494_combout )))

	.dataa(\my_regfile|data_readRegA[30]~499_combout ),
	.datab(\my_regfile|data_readRegA[30]~489_combout ),
	.datac(\my_regfile|data_readRegA[30]~504_combout ),
	.datad(\my_regfile|data_readRegA[30]~494_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~505 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector1~5 (
// Equation(s):
// \my_processor|my_alu|Selector1~5_combout  = (\my_processor|alu_opcode[0]~11_combout  & ((\my_processor|my_alu|Selector1~4_combout  & (\my_regfile|data_readRegA[30]~505_combout )) # (!\my_processor|my_alu|Selector1~4_combout  & 
// ((\my_regfile|data_readRegA[31]~461_combout )))))

	.dataa(\my_processor|my_alu|Selector1~4_combout ),
	.datab(\my_regfile|data_readRegA[30]~505_combout ),
	.datac(\my_processor|alu_opcode[0]~11_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~5 .lut_mask = 16'hD080;
defparam \my_processor|my_alu|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N21
dffeas \my_regfile|register[16].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~391 (
// Equation(s):
// \my_regfile|data_readRegB[18]~391_combout  = (\my_regfile|register[15].df|dffe_array[18].df|q~q  & (((\my_regfile|register[16].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~391 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[18]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N27
dffeas \my_regfile|register[11].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y30_N25
dffeas \my_regfile|register[12].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~389 (
// Equation(s):
// \my_regfile|data_readRegB[18]~389_combout  = (\my_regfile|register[11].df|dffe_array[18].df|q~q  & (((\my_regfile|register[12].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~389 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[18]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N15
dffeas \my_regfile|register[13].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N9
dffeas \my_regfile|register[14].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~390 (
// Equation(s):
// \my_regfile|data_readRegB[18]~390_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[18].df|q~q  & ((\my_regfile|register[14].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~390 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N15
dffeas \my_regfile|register[9].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N21
dffeas \my_regfile|register[10].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~388 (
// Equation(s):
// \my_regfile|data_readRegB[18]~388_combout  = (\my_regfile|register[9].df|dffe_array[18].df|q~q  & (((\my_regfile|register[10].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~388 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[18]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~392 (
// Equation(s):
// \my_regfile|data_readRegB[18]~392_combout  = (\my_regfile|data_readRegB[18]~391_combout  & (\my_regfile|data_readRegB[18]~389_combout  & (\my_regfile|data_readRegB[18]~390_combout  & \my_regfile|data_readRegB[18]~388_combout )))

	.dataa(\my_regfile|data_readRegB[18]~391_combout ),
	.datab(\my_regfile|data_readRegB[18]~389_combout ),
	.datac(\my_regfile|data_readRegB[18]~390_combout ),
	.datad(\my_regfile|data_readRegB[18]~388_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~392 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N13
dffeas \my_regfile|register[4].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N15
dffeas \my_regfile|register[3].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~406 (
// Equation(s):
// \my_regfile|data_readRegB[18]~406_combout  = (\my_regfile|register[4].df|dffe_array[18].df|q~q  & (!\my_regfile|register[3].df|dffe_array[18].df|q~q  & (\my_regfile|d1|d1|and3~combout ))) # (!\my_regfile|register[4].df|dffe_array[18].df|q~q  & 
// ((\my_regfile|d1|d1|and4~combout ) # ((!\my_regfile|register[3].df|dffe_array[18].df|q~q  & \my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~406 .lut_mask = 16'h7530;
defparam \my_regfile|data_readRegB[18]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N19
dffeas \my_regfile|register[1].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N9
dffeas \my_regfile|register[2].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~403 (
// Equation(s):
// \my_regfile|data_readRegB[18]~403_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[18].df|q~q  & ((\my_regfile|register[1].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~403 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[18]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N1
dffeas \my_regfile|register[7].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y29_N31
dffeas \my_regfile|register[8].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~405 (
// Equation(s):
// \my_regfile|data_readRegB[18]~405_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[18].df|q~q  & ((\my_regfile|register[8].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~405 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N11
dffeas \my_regfile|register[5].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y28_N17
dffeas \my_regfile|register[6].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~404 (
// Equation(s):
// \my_regfile|data_readRegB[18]~404_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[18].df|q~q  & ((\my_regfile|register[6].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~404 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~407 (
// Equation(s):
// \my_regfile|data_readRegB[18]~407_combout  = (!\my_regfile|data_readRegB[18]~406_combout  & (\my_regfile|data_readRegB[18]~403_combout  & (\my_regfile|data_readRegB[18]~405_combout  & \my_regfile|data_readRegB[18]~404_combout )))

	.dataa(\my_regfile|data_readRegB[18]~406_combout ),
	.datab(\my_regfile|data_readRegB[18]~403_combout ),
	.datac(\my_regfile|data_readRegB[18]~405_combout ),
	.datad(\my_regfile|data_readRegB[18]~404_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~407 .lut_mask = 16'h4000;
defparam \my_regfile|data_readRegB[18]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N6
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[18].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[27].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N7
dffeas \my_regfile|register[27].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N18
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[18].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N19
dffeas \my_regfile|register[28].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~399 (
// Equation(s):
// \my_regfile|data_readRegB[18]~399_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[18].df|q~q  & ((\my_regfile|register[27].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~399 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[18]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N22
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[18].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[25].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N23
dffeas \my_regfile|register[25].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N24
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[18].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y28_N25
dffeas \my_regfile|register[26].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~398 (
// Equation(s):
// \my_regfile|data_readRegB[18]~398_combout  = (\my_regfile|register[25].df|dffe_array[18].df|q~q  & ((\my_regfile|register[26].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d1|d4|and2~combout ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~398 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[18]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N1
dffeas \my_regfile|register[23].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N31
dffeas \my_regfile|register[24].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~396 (
// Equation(s):
// \my_regfile|data_readRegB[18]~396_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[18].df|q~q  & ((\my_regfile|register[23].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~396 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[18]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N7
dffeas \my_regfile|register[17].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N17
dffeas \my_regfile|register[18].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~393 (
// Equation(s):
// \my_regfile|data_readRegB[18]~393_combout  = (\my_regfile|register[17].df|dffe_array[18].df|q~q  & (((\my_regfile|register[18].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d3|and2~combout ))) # (!\my_regfile|register[17].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~393 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[18]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
cycloneive_lcell_comb \my_regfile|register[20].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[20].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[18].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N31
dffeas \my_regfile|register[20].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[18].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N25
dffeas \my_regfile|register[19].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~394 (
// Equation(s):
// \my_regfile|data_readRegB[18]~394_combout  = (\my_regfile|register[20].df|dffe_array[18].df|q~q  & (((\my_regfile|register[19].df|dffe_array[18].df|q~q )) # (!\my_regfile|d1|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|d1|d3|and4~combout ),
	.datad(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~394 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[18]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N27
dffeas \my_regfile|register[21].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N21
dffeas \my_regfile|register[22].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~395 (
// Equation(s):
// \my_regfile|data_readRegB[18]~395_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[18].df|q~q  & ((\my_regfile|register[22].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~395 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[18]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~397 (
// Equation(s):
// \my_regfile|data_readRegB[18]~397_combout  = (\my_regfile|data_readRegB[18]~396_combout  & (\my_regfile|data_readRegB[18]~393_combout  & (\my_regfile|data_readRegB[18]~394_combout  & \my_regfile|data_readRegB[18]~395_combout )))

	.dataa(\my_regfile|data_readRegB[18]~396_combout ),
	.datab(\my_regfile|data_readRegB[18]~393_combout ),
	.datac(\my_regfile|data_readRegB[18]~394_combout ),
	.datad(\my_regfile|data_readRegB[18]~395_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~397 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N14
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[18].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N15
dffeas \my_regfile|register[29].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N26
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[18].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N27
dffeas \my_regfile|register[30].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N4
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[18].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[18].df|q~feeder_combout  = \my_processor|data_writeReg[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[18].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[18].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[18].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N5
dffeas \my_regfile|register[31].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[18].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~400 (
// Equation(s):
// \my_regfile|data_readRegB[18]~400_combout  = (\my_regfile|register[30].df|dffe_array[18].df|q~q  & ((\my_regfile|register[31].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[18].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~400 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[18]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~401 (
// Equation(s):
// \my_regfile|data_readRegB[18]~401_combout  = (\my_regfile|data_readRegB[18]~400_combout  & ((\my_regfile|register[29].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~6_combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|data_readRegB[18]~400_combout ),
	.datad(\my_regfile|d1|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~401 .lut_mask = 16'hB0F0;
defparam \my_regfile|data_readRegB[18]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~402 (
// Equation(s):
// \my_regfile|data_readRegB[18]~402_combout  = (\my_regfile|data_readRegB[18]~399_combout  & (\my_regfile|data_readRegB[18]~398_combout  & (\my_regfile|data_readRegB[18]~397_combout  & \my_regfile|data_readRegB[18]~401_combout )))

	.dataa(\my_regfile|data_readRegB[18]~399_combout ),
	.datab(\my_regfile|data_readRegB[18]~398_combout ),
	.datac(\my_regfile|data_readRegB[18]~397_combout ),
	.datad(\my_regfile|data_readRegB[18]~401_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~402 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~408 (
// Equation(s):
// \my_regfile|data_readRegB[18]~408_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[18]~392_combout  & (\my_regfile|data_readRegB[18]~407_combout  & \my_regfile|data_readRegB[18]~402_combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|data_readRegB[18]~392_combout ),
	.datac(\my_regfile|data_readRegB[18]~407_combout ),
	.datad(\my_regfile|data_readRegB[18]~402_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~408 .lut_mask = 16'h4000;
defparam \my_regfile|data_readRegB[18]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N20
cycloneive_lcell_comb \my_processor|data[18]~27 (
// Equation(s):
// \my_processor|data[18]~27_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[18]~408_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[18]~408_combout ),
	.cin(gnd),
	.combout(\my_processor|data[18]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[18]~27 .lut_mask = 16'hAFA3;
defparam \my_processor|data[18]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[19]~28_combout ,\my_processor|data[18]~27_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector15~8 (
// Equation(s):
// \my_processor|my_alu|Selector15~8_combout  = (!\my_processor|my_alu|Selector31~18_combout  & (((!\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|alu_opcode[0]~11_combout 
// )))

	.dataa(\my_processor|alu_opcode[0]~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|my_alu|Selector31~18_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~8 .lut_mask = 16'h070F;
defparam \my_processor|my_alu|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N15
dffeas \my_regfile|register[12].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y30_N5
dffeas \my_regfile|register[11].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~623 (
// Equation(s):
// \my_regfile|data_readRegA[19]~623_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[19].df|q~q  & ((\my_regfile|register[11].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~623 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[19]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N13
dffeas \my_regfile|register[14].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N11
dffeas \my_regfile|register[13].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~624 (
// Equation(s):
// \my_regfile|data_readRegA[19]~624_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[19].df|q~q  & ((\my_regfile|register[14].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~624 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[19]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N15
dffeas \my_regfile|register[15].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N1
dffeas \my_regfile|register[16].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~625 (
// Equation(s):
// \my_regfile|data_readRegA[19]~625_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[19].df|q~q  & ((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~625 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[19]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[19].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[9].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N23
dffeas \my_regfile|register[9].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[19].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N17
dffeas \my_regfile|register[10].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~622 (
// Equation(s):
// \my_regfile|data_readRegA[19]~622_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[19].df|q~q  & ((\my_regfile|register[10].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~622 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[19]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~626 (
// Equation(s):
// \my_regfile|data_readRegA[19]~626_combout  = (\my_regfile|data_readRegA[19]~623_combout  & (\my_regfile|data_readRegA[19]~624_combout  & (\my_regfile|data_readRegA[19]~625_combout  & \my_regfile|data_readRegA[19]~622_combout )))

	.dataa(\my_regfile|data_readRegA[19]~623_combout ),
	.datab(\my_regfile|data_readRegA[19]~624_combout ),
	.datac(\my_regfile|data_readRegA[19]~625_combout ),
	.datad(\my_regfile|data_readRegA[19]~622_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~626 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N29
dffeas \my_regfile|register[29].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N8
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[19].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N9
dffeas \my_regfile|register[30].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y31_N3
dffeas \my_regfile|register[31].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~635 (
// Equation(s):
// \my_regfile|data_readRegA[19]~635_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[19].df|q~q  & ((\my_regfile|register[31].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~635 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[19]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N19
dffeas \my_regfile|register[28].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~633 (
// Equation(s):
// \my_regfile|data_readRegA[19]~633_combout  = (((\my_regfile|register[28].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~633 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[19]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N8
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[19].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y32_N9
dffeas \my_regfile|register[27].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N4
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[19].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y32_N5
dffeas \my_regfile|register[25].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N26
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[19].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y28_N27
dffeas \my_regfile|register[26].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~632 (
// Equation(s):
// \my_regfile|data_readRegA[19]~632_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[19].df|q~q  & ((\my_regfile|register[26].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d4|and2~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~632 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[19]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~634 (
// Equation(s):
// \my_regfile|data_readRegA[19]~634_combout  = (\my_regfile|data_readRegA[19]~633_combout  & (\my_regfile|data_readRegA[19]~632_combout  & ((\my_regfile|register[27].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[19]~633_combout ),
	.datab(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d4|and3~combout ),
	.datad(\my_regfile|data_readRegA[19]~632_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~634 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[19]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~636 (
// Equation(s):
// \my_regfile|data_readRegA[19]~636_combout  = (\my_regfile|data_readRegA[19]~635_combout  & (\my_regfile|data_readRegA[19]~634_combout  & ((\my_regfile|register[29].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[19]~635_combout ),
	.datad(\my_regfile|data_readRegA[19]~634_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~636 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[19]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N13
dffeas \my_regfile|register[6].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~619 (
// Equation(s):
// \my_regfile|data_readRegA[19]~619_combout  = (\my_regfile|register[6].df|dffe_array[19].df|q~q  & (((\my_regfile|register[5].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~619 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[19]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N29
dffeas \my_regfile|register[1].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N15
dffeas \my_regfile|register[2].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~616 (
// Equation(s):
// \my_regfile|data_readRegA[19]~616_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[19].df|q~q  & ((\my_regfile|register[2].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~616 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[19]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N31
dffeas \my_regfile|register[3].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N17
dffeas \my_regfile|register[4].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~617 (
// Equation(s):
// \my_regfile|data_readRegA[19]~617_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~617 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[19]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~618 (
// Equation(s):
// \my_regfile|data_readRegA[19]~618_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[19]~617_combout  & ((\my_regfile|register[3].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|data_readRegA[19]~617_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~618 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[19]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N22
cycloneive_lcell_comb \my_regfile|register[7].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[7].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[7].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[19].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[7].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N23
dffeas \my_regfile|register[7].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y29_N29
dffeas \my_regfile|register[8].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~620 (
// Equation(s):
// \my_regfile|data_readRegA[19]~620_combout  = (\my_regfile|register[7].df|dffe_array[19].df|q~q  & ((\my_regfile|register[8].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d0|d2|and0~combout ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~620 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[19]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~621 (
// Equation(s):
// \my_regfile|data_readRegA[19]~621_combout  = (\my_regfile|data_readRegA[19]~619_combout  & (\my_regfile|data_readRegA[19]~616_combout  & (\my_regfile|data_readRegA[19]~618_combout  & \my_regfile|data_readRegA[19]~620_combout )))

	.dataa(\my_regfile|data_readRegA[19]~619_combout ),
	.datab(\my_regfile|data_readRegA[19]~616_combout ),
	.datac(\my_regfile|data_readRegA[19]~618_combout ),
	.datad(\my_regfile|data_readRegA[19]~620_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~621 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N5
dffeas \my_regfile|register[22].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N7
dffeas \my_regfile|register[21].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~629 (
// Equation(s):
// \my_regfile|data_readRegA[19]~629_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[19].df|q~q  & ((\my_regfile|register[21].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~629 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[19]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N15
dffeas \my_regfile|register[19].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N21
dffeas \my_regfile|register[20].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~628 (
// Equation(s):
// \my_regfile|data_readRegA[19]~628_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[19].df|q~q  & ((\my_regfile|register[19].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~628 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[19]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[19].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N27
dffeas \my_regfile|register[23].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \my_regfile|register[24].df|dffe_array[19].df|q~feeder (
// Equation(s):
// \my_regfile|register[24].df|dffe_array[19].df|q~feeder_combout  = \my_processor|data_writeReg[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].df|dffe_array[19].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[19].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].df|dffe_array[19].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N25
dffeas \my_regfile|register[24].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].df|dffe_array[19].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~630 (
// Equation(s):
// \my_regfile|data_readRegA[19]~630_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[19].df|q~q  & ((\my_regfile|register[24].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~630 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[19]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N7
dffeas \my_regfile|register[18].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N21
dffeas \my_regfile|register[17].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~627 (
// Equation(s):
// \my_regfile|data_readRegA[19]~627_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[19].df|q~q  & ((\my_regfile|register[18].df|dffe_array[19].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[19].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~627 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[19]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~631 (
// Equation(s):
// \my_regfile|data_readRegA[19]~631_combout  = (\my_regfile|data_readRegA[19]~629_combout  & (\my_regfile|data_readRegA[19]~628_combout  & (\my_regfile|data_readRegA[19]~630_combout  & \my_regfile|data_readRegA[19]~627_combout )))

	.dataa(\my_regfile|data_readRegA[19]~629_combout ),
	.datab(\my_regfile|data_readRegA[19]~628_combout ),
	.datac(\my_regfile|data_readRegA[19]~630_combout ),
	.datad(\my_regfile|data_readRegA[19]~627_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~631 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~637 (
// Equation(s):
// \my_regfile|data_readRegA[19]~637_combout  = (\my_regfile|data_readRegA[19]~626_combout  & (\my_regfile|data_readRegA[19]~636_combout  & (\my_regfile|data_readRegA[19]~621_combout  & \my_regfile|data_readRegA[19]~631_combout )))

	.dataa(\my_regfile|data_readRegA[19]~626_combout ),
	.datab(\my_regfile|data_readRegA[19]~636_combout ),
	.datac(\my_regfile|data_readRegA[19]~621_combout ),
	.datad(\my_regfile|data_readRegA[19]~631_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~637 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N21
dffeas \my_regfile|register[4].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N23
dffeas \my_regfile|register[1].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N17
dffeas \my_regfile|register[2].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~344 (
// Equation(s):
// \my_regfile|data_readRegB[16]~344_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[16].df|q~q  & ((\my_regfile|register[1].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~344 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N19
dffeas \my_regfile|register[3].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~345 (
// Equation(s):
// \my_regfile|data_readRegB[16]~345_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~345 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegB[16]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~346 (
// Equation(s):
// \my_regfile|data_readRegB[16]~346_combout  = (\my_regfile|data_readRegB[16]~344_combout  & (\my_regfile|data_readRegB[16]~345_combout  & ((\my_regfile|register[4].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[16]~344_combout ),
	.datad(\my_regfile|data_readRegB[16]~345_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~346 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[16]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N9
dffeas \my_regfile|register[5].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~347 (
// Equation(s):
// \my_regfile|data_readRegB[16]~347_combout  = (\my_processor|ctrl_readRegB[1]~1_combout ) # (((\my_regfile|register[5].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~347 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegB[16]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N23
dffeas \my_regfile|register[6].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y29_N3
dffeas \my_regfile|register[8].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~348 (
// Equation(s):
// \my_regfile|data_readRegB[16]~348_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[16].df|q~q  & ((\my_regfile|register[8].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~348 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~349 (
// Equation(s):
// \my_regfile|data_readRegB[16]~349_combout  = (\my_regfile|data_readRegB[16]~347_combout  & (\my_regfile|data_readRegB[16]~348_combout  & ((\my_regfile|register[6].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|data_readRegB[16]~347_combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|data_readRegB[16]~348_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~349 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[16]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \my_regfile|register[25].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N29
dffeas \my_regfile|register[26].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~360 (
// Equation(s):
// \my_regfile|data_readRegB[16]~360_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[16].df|q~q  & ((\my_regfile|register[26].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~360 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N29
dffeas \my_regfile|register[17].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N27
dffeas \my_regfile|register[18].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~355 (
// Equation(s):
// \my_regfile|data_readRegB[16]~355_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[16].df|q~q  & ((\my_regfile|register[17].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~355 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N27
dffeas \my_regfile|register[19].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N1
dffeas \my_regfile|register[20].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~356 (
// Equation(s):
// \my_regfile|data_readRegB[16]~356_combout  = (\my_regfile|register[19].df|dffe_array[16].df|q~q  & (((\my_regfile|register[20].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~356 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[16]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N9
dffeas \my_regfile|register[23].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N7
dffeas \my_regfile|register[24].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~358 (
// Equation(s):
// \my_regfile|data_readRegB[16]~358_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[16].df|q~q  & ((\my_regfile|register[23].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~358 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N23
dffeas \my_regfile|register[21].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N25
dffeas \my_regfile|register[22].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~357 (
// Equation(s):
// \my_regfile|data_readRegB[16]~357_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[16].df|q~q  & ((\my_regfile|register[22].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~357 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~359 (
// Equation(s):
// \my_regfile|data_readRegB[16]~359_combout  = (\my_regfile|data_readRegB[16]~355_combout  & (\my_regfile|data_readRegB[16]~356_combout  & (\my_regfile|data_readRegB[16]~358_combout  & \my_regfile|data_readRegB[16]~357_combout )))

	.dataa(\my_regfile|data_readRegB[16]~355_combout ),
	.datab(\my_regfile|data_readRegB[16]~356_combout ),
	.datac(\my_regfile|data_readRegB[16]~358_combout ),
	.datad(\my_regfile|data_readRegB[16]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~359 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N27
dffeas \my_regfile|register[29].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N23
dffeas \my_regfile|register[30].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N13
dffeas \my_regfile|register[31].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~362 (
// Equation(s):
// \my_regfile|data_readRegB[16]~362_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[16].df|q~q  & ((\my_regfile|register[30].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~362 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[16]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~363 (
// Equation(s):
// \my_regfile|data_readRegB[16]~363_combout  = (\my_regfile|data_readRegB[16]~362_combout  & (((\my_regfile|register[29].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|data_readRegB[16]~362_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~363 .lut_mask = 16'hF700;
defparam \my_regfile|data_readRegB[16]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N8
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[16].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[16].df|q~feeder_combout  = \my_processor|data_writeReg[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[16].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[16].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].df|dffe_array[16].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N9
dffeas \my_regfile|register[28].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[16].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N20
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[16].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[16].df|q~feeder_combout  = \my_processor|data_writeReg[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[16].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[16].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[16].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N21
dffeas \my_regfile|register[27].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[16].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~361 (
// Equation(s):
// \my_regfile|data_readRegB[16]~361_combout  = (\my_regfile|register[28].df|dffe_array[16].df|q~q  & (((\my_regfile|register[27].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d4|and3~combout ))) # (!\my_regfile|register[28].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|d1|d4|and4~combout ),
	.datad(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~361 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[16]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~364 (
// Equation(s):
// \my_regfile|data_readRegB[16]~364_combout  = (\my_regfile|data_readRegB[16]~360_combout  & (\my_regfile|data_readRegB[16]~359_combout  & (\my_regfile|data_readRegB[16]~363_combout  & \my_regfile|data_readRegB[16]~361_combout )))

	.dataa(\my_regfile|data_readRegB[16]~360_combout ),
	.datab(\my_regfile|data_readRegB[16]~359_combout ),
	.datac(\my_regfile|data_readRegB[16]~363_combout ),
	.datad(\my_regfile|data_readRegB[16]~361_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~364 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N21
dffeas \my_regfile|register[13].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N11
dffeas \my_regfile|register[14].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~352 (
// Equation(s):
// \my_regfile|data_readRegB[16]~352_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[16].df|q~q  & ((\my_regfile|register[13].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~352 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[16]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N5
dffeas \my_regfile|register[10].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N27
dffeas \my_regfile|register[9].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~350 (
// Equation(s):
// \my_regfile|data_readRegB[16]~350_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[16].df|q~q  & ((\my_regfile|register[9].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~350 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[16]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \my_regfile|register[12].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N15
dffeas \my_regfile|register[11].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~351 (
// Equation(s):
// \my_regfile|data_readRegB[16]~351_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[16].df|q~q  & ((\my_regfile|register[12].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~351 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[16]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N5
dffeas \my_regfile|register[16].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N3
dffeas \my_regfile|register[15].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~353 (
// Equation(s):
// \my_regfile|data_readRegB[16]~353_combout  = (\my_regfile|register[16].df|dffe_array[16].df|q~q  & (((\my_regfile|register[15].df|dffe_array[16].df|q~q )) # (!\my_regfile|d1|d2|and7~combout ))) # (!\my_regfile|register[16].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[16].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~353 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[16]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~354 (
// Equation(s):
// \my_regfile|data_readRegB[16]~354_combout  = (\my_regfile|data_readRegB[16]~352_combout  & (\my_regfile|data_readRegB[16]~350_combout  & (\my_regfile|data_readRegB[16]~351_combout  & \my_regfile|data_readRegB[16]~353_combout )))

	.dataa(\my_regfile|data_readRegB[16]~352_combout ),
	.datab(\my_regfile|data_readRegB[16]~350_combout ),
	.datac(\my_regfile|data_readRegB[16]~351_combout ),
	.datad(\my_regfile|data_readRegB[16]~353_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~354 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~365 (
// Equation(s):
// \my_regfile|data_readRegB[16]~365_combout  = (\my_regfile|data_readRegB[16]~346_combout  & (\my_regfile|data_readRegB[16]~349_combout  & (\my_regfile|data_readRegB[16]~364_combout  & \my_regfile|data_readRegB[16]~354_combout )))

	.dataa(\my_regfile|data_readRegB[16]~346_combout ),
	.datab(\my_regfile|data_readRegB[16]~349_combout ),
	.datac(\my_regfile|data_readRegB[16]~364_combout ),
	.datad(\my_regfile|data_readRegB[16]~354_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~365 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N14
cycloneive_lcell_comb \my_processor|data[16]~25 (
// Equation(s):
// \my_processor|data[16]~25_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[16]~365_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_regfile|data_readRegB[16]~365_combout ),
	.datad(\my_processor|c1|ad4~combout ),
	.cin(gnd),
	.combout(\my_processor|data[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[16]~25 .lut_mask = 16'hAAF3;
defparam \my_processor|data[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[17]~26_combout ,\my_processor|data[16]~25_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X73_Y29_N7
dffeas \my_regfile|register[3].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N1
dffeas \my_regfile|register[4].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~639 (
// Equation(s):
// \my_regfile|data_readRegA[17]~639_combout  = (((\my_regfile|register[4].df|dffe_array[17].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~639 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[17]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~640 (
// Equation(s):
// \my_regfile|data_readRegA[17]~640_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[17]~639_combout  & ((\my_regfile|register[3].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|data_readRegA[17]~639_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~640 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[17]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N7
dffeas \my_regfile|register[2].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N21
dffeas \my_regfile|register[1].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~638 (
// Equation(s):
// \my_regfile|data_readRegA[17]~638_combout  = (\my_regfile|register[2].df|dffe_array[17].df|q~q  & (((\my_regfile|register[1].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~638 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[17]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N19
dffeas \my_regfile|register[8].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y29_N9
dffeas \my_regfile|register[7].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~642 (
// Equation(s):
// \my_regfile|data_readRegA[17]~642_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[17].df|q~q  & ((\my_regfile|register[7].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~642 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[17]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N31
dffeas \my_regfile|register[6].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N17
dffeas \my_regfile|register[5].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~641 (
// Equation(s):
// \my_regfile|data_readRegA[17]~641_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[17].df|q~q  & ((\my_regfile|register[5].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~641 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[17]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~643 (
// Equation(s):
// \my_regfile|data_readRegA[17]~643_combout  = (\my_regfile|data_readRegA[17]~640_combout  & (\my_regfile|data_readRegA[17]~638_combout  & (\my_regfile|data_readRegA[17]~642_combout  & \my_regfile|data_readRegA[17]~641_combout )))

	.dataa(\my_regfile|data_readRegA[17]~640_combout ),
	.datab(\my_regfile|data_readRegA[17]~638_combout ),
	.datac(\my_regfile|data_readRegA[17]~642_combout ),
	.datad(\my_regfile|data_readRegA[17]~641_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~643 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N7
dffeas \my_regfile|register[13].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N5
dffeas \my_regfile|register[14].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~646 (
// Equation(s):
// \my_regfile|data_readRegA[17]~646_combout  = (\my_regfile|register[13].df|dffe_array[17].df|q~q  & (((\my_regfile|register[14].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~646 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[17]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N10
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N11
dffeas \my_regfile|register[12].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N8
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N9
dffeas \my_regfile|register[11].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~645 (
// Equation(s):
// \my_regfile|data_readRegA[17]~645_combout  = (\my_regfile|register[12].df|dffe_array[17].df|q~q  & ((\my_regfile|register[11].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d0|d2|and4~combout ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~645 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[17]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[17].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N3
dffeas \my_regfile|register[10].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N29
dffeas \my_regfile|register[9].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~644 (
// Equation(s):
// \my_regfile|data_readRegA[17]~644_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[17].df|q~q  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d0|d2|and2~combout ),
	.datad(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~644 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[17]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N29
dffeas \my_regfile|register[16].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N11
dffeas \my_regfile|register[15].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~647 (
// Equation(s):
// \my_regfile|data_readRegA[17]~647_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[17].df|q~q  & ((\my_regfile|register[15].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~647 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[17]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~648 (
// Equation(s):
// \my_regfile|data_readRegA[17]~648_combout  = (\my_regfile|data_readRegA[17]~646_combout  & (\my_regfile|data_readRegA[17]~645_combout  & (\my_regfile|data_readRegA[17]~644_combout  & \my_regfile|data_readRegA[17]~647_combout )))

	.dataa(\my_regfile|data_readRegA[17]~646_combout ),
	.datab(\my_regfile|data_readRegA[17]~645_combout ),
	.datac(\my_regfile|data_readRegA[17]~644_combout ),
	.datad(\my_regfile|data_readRegA[17]~647_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~648 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N9
dffeas \my_regfile|register[29].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N19
dffeas \my_regfile|register[30].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N1
dffeas \my_regfile|register[31].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~657 (
// Equation(s):
// \my_regfile|data_readRegA[17]~657_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[17].df|q~q  & ((\my_regfile|register[30].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~657 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[17]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N8
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N9
dffeas \my_regfile|register[25].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N14
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N15
dffeas \my_regfile|register[26].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~654 (
// Equation(s):
// \my_regfile|data_readRegA[17]~654_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[17].df|q~q  & ((\my_regfile|register[26].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~654 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[17]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N28
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[17].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[17].df|q~feeder_combout  = \my_processor|data_writeReg[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[17].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[17].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[17].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N29
dffeas \my_regfile|register[27].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[17].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y34_N23
dffeas \my_regfile|register[28].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~655 (
// Equation(s):
// \my_regfile|data_readRegA[17]~655_combout  = (((\my_regfile|register[28].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~655 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[17]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~656 (
// Equation(s):
// \my_regfile|data_readRegA[17]~656_combout  = (\my_regfile|data_readRegA[17]~654_combout  & (\my_regfile|data_readRegA[17]~655_combout  & ((\my_regfile|register[27].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[17]~654_combout ),
	.datab(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d0|d4|and3~combout ),
	.datad(\my_regfile|data_readRegA[17]~655_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~656 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[17]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~658 (
// Equation(s):
// \my_regfile|data_readRegA[17]~658_combout  = (\my_regfile|data_readRegA[17]~657_combout  & (\my_regfile|data_readRegA[17]~656_combout  & ((\my_regfile|register[29].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|data_readRegA[17]~657_combout ),
	.datad(\my_regfile|data_readRegA[17]~656_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~658 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[17]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N9
dffeas \my_regfile|register[22].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N19
dffeas \my_regfile|register[21].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~651 (
// Equation(s):
// \my_regfile|data_readRegA[17]~651_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[17].df|q~q  & ((\my_regfile|register[21].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~651 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[17]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N27
dffeas \my_regfile|register[18].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N29
dffeas \my_regfile|register[17].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~649 (
// Equation(s):
// \my_regfile|data_readRegA[17]~649_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[17].df|q~q  & ((\my_regfile|register[18].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~649 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[17]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N19
dffeas \my_regfile|register[20].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~650 (
// Equation(s):
// \my_regfile|data_readRegA[17]~650_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[17].df|q~q  & ((\my_regfile|register[19].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~650 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[17]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N15
dffeas \my_regfile|register[24].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N5
dffeas \my_regfile|register[23].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~652 (
// Equation(s):
// \my_regfile|data_readRegA[17]~652_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[17].df|q~q  & ((\my_regfile|register[24].df|dffe_array[17].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[17].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~652 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[17]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~653 (
// Equation(s):
// \my_regfile|data_readRegA[17]~653_combout  = (\my_regfile|data_readRegA[17]~651_combout  & (\my_regfile|data_readRegA[17]~649_combout  & (\my_regfile|data_readRegA[17]~650_combout  & \my_regfile|data_readRegA[17]~652_combout )))

	.dataa(\my_regfile|data_readRegA[17]~651_combout ),
	.datab(\my_regfile|data_readRegA[17]~649_combout ),
	.datac(\my_regfile|data_readRegA[17]~650_combout ),
	.datad(\my_regfile|data_readRegA[17]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~653 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~659 (
// Equation(s):
// \my_regfile|data_readRegA[17]~659_combout  = (\my_regfile|data_readRegA[17]~643_combout  & (\my_regfile|data_readRegA[17]~648_combout  & (\my_regfile|data_readRegA[17]~658_combout  & \my_regfile|data_readRegA[17]~653_combout )))

	.dataa(\my_regfile|data_readRegA[17]~643_combout ),
	.datab(\my_regfile|data_readRegA[17]~648_combout ),
	.datac(\my_regfile|data_readRegA[17]~658_combout ),
	.datad(\my_regfile|data_readRegA[17]~653_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~659 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N19
dffeas \my_regfile|register[17].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~333 (
// Equation(s):
// \my_regfile|data_readRegB[15]~333_combout  = (\my_regfile|register[18].df|dffe_array[15].df|q~q  & (((\my_regfile|register[17].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d3|and1~combout ))) # (!\my_regfile|register[18].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~333 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \my_regfile|register[24].df|dffe_array[15].df|q~feeder (
// Equation(s):
// \my_regfile|register[24].df|dffe_array[15].df|q~feeder_combout  = \my_processor|data_writeReg[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[24].df|dffe_array[15].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[15].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[24].df|dffe_array[15].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N21
dffeas \my_regfile|register[24].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].df|dffe_array[15].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[15].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[15].df|q~feeder_combout  = \my_processor|data_writeReg[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[15].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[15].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[23].df|dffe_array[15].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N31
dffeas \my_regfile|register[23].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[15].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~336 (
// Equation(s):
// \my_regfile|data_readRegB[15]~336_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[15].df|q~q  & ((\my_regfile|register[23].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|d1|d3|and7~combout ),
	.datad(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~336 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[15]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N31
dffeas \my_regfile|register[21].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N13
dffeas \my_regfile|register[22].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~335 (
// Equation(s):
// \my_regfile|data_readRegB[15]~335_combout  = (\my_regfile|register[21].df|dffe_array[15].df|q~q  & (((\my_regfile|register[22].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~335 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N11
dffeas \my_regfile|register[19].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N29
dffeas \my_regfile|register[20].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~334 (
// Equation(s):
// \my_regfile|data_readRegB[15]~334_combout  = (\my_regfile|register[19].df|dffe_array[15].df|q~q  & (((\my_regfile|register[20].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~334 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~337 (
// Equation(s):
// \my_regfile|data_readRegB[15]~337_combout  = (\my_regfile|data_readRegB[15]~333_combout  & (\my_regfile|data_readRegB[15]~336_combout  & (\my_regfile|data_readRegB[15]~335_combout  & \my_regfile|data_readRegB[15]~334_combout )))

	.dataa(\my_regfile|data_readRegB[15]~333_combout ),
	.datab(\my_regfile|data_readRegB[15]~336_combout ),
	.datac(\my_regfile|data_readRegB[15]~335_combout ),
	.datad(\my_regfile|data_readRegB[15]~334_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~337 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N5
dffeas \my_regfile|register[27].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N19
dffeas \my_regfile|register[28].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~339 (
// Equation(s):
// \my_regfile|data_readRegB[15]~339_combout  = (\my_regfile|d1|d4|and4~combout  & (\my_regfile|register[28].df|dffe_array[15].df|q~q  & ((\my_regfile|register[27].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|d1|d4|and4~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~339 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[15]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[15].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[15].df|q~feeder_combout  = \my_processor|data_writeReg[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[15].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[15].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[25].df|dffe_array[15].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N7
dffeas \my_regfile|register[25].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[15].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N5
dffeas \my_regfile|register[26].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~338 (
// Equation(s):
// \my_regfile|data_readRegB[15]~338_combout  = (\my_regfile|register[25].df|dffe_array[15].df|q~q  & (((\my_regfile|register[26].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~338 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N27
dffeas \my_regfile|register[30].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N17
dffeas \my_regfile|register[31].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~341 (
// Equation(s):
// \my_regfile|data_readRegB[15]~341_combout  = (\my_regfile|register[30].df|dffe_array[15].df|q~q  & (((\my_regfile|register[31].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~341 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N27
dffeas \my_regfile|register[29].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~340 (
// Equation(s):
// \my_regfile|data_readRegB[15]~340_combout  = ((\my_regfile|register[29].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d0|and1~6_combout )) # (!\my_regfile|d1|d2|and5~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~340 .lut_mask = 16'hFF3F;
defparam \my_regfile|data_readRegB[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~342 (
// Equation(s):
// \my_regfile|data_readRegB[15]~342_combout  = (\my_regfile|data_readRegB[15]~339_combout  & (\my_regfile|data_readRegB[15]~338_combout  & (\my_regfile|data_readRegB[15]~341_combout  & \my_regfile|data_readRegB[15]~340_combout )))

	.dataa(\my_regfile|data_readRegB[15]~339_combout ),
	.datab(\my_regfile|data_readRegB[15]~338_combout ),
	.datac(\my_regfile|data_readRegB[15]~341_combout ),
	.datad(\my_regfile|data_readRegB[15]~340_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~342 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \my_regfile|register[9].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \my_regfile|register[10].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~327 (
// Equation(s):
// \my_regfile|data_readRegB[15]~327_combout  = (\my_regfile|register[9].df|dffe_array[15].df|q~q  & (((\my_regfile|register[10].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~327 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[15]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N1
dffeas \my_regfile|register[11].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N25
dffeas \my_regfile|register[12].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~328 (
// Equation(s):
// \my_regfile|data_readRegB[15]~328_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[15].df|q~q  & ((\my_regfile|register[11].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~328 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[15]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \my_regfile|register[13].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N7
dffeas \my_regfile|register[14].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~329 (
// Equation(s):
// \my_regfile|data_readRegB[15]~329_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[15].df|q~q  & ((\my_regfile|register[14].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~329 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[15]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \my_regfile|register[15].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \my_regfile|register[16].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~330 (
// Equation(s):
// \my_regfile|data_readRegB[15]~330_combout  = (\my_regfile|register[15].df|dffe_array[15].df|q~q  & (((\my_regfile|register[16].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~330 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[15]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~331 (
// Equation(s):
// \my_regfile|data_readRegB[15]~331_combout  = (\my_regfile|data_readRegB[15]~327_combout  & (\my_regfile|data_readRegB[15]~328_combout  & (\my_regfile|data_readRegB[15]~329_combout  & \my_regfile|data_readRegB[15]~330_combout )))

	.dataa(\my_regfile|data_readRegB[15]~327_combout ),
	.datab(\my_regfile|data_readRegB[15]~328_combout ),
	.datac(\my_regfile|data_readRegB[15]~329_combout ),
	.datad(\my_regfile|data_readRegB[15]~330_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~331 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N11
dffeas \my_regfile|register[4].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N0
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[15].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[15].df|q~feeder_combout  = \my_processor|data_writeReg[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[15].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[15].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].df|dffe_array[15].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N1
dffeas \my_regfile|register[2].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[15].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N5
dffeas \my_regfile|register[1].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~322 (
// Equation(s):
// \my_regfile|data_readRegB[15]~322_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[15].df|q~q  & ((\my_regfile|register[2].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~322 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[15]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N15
dffeas \my_regfile|register[3].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~323 (
// Equation(s):
// \my_regfile|data_readRegB[15]~323_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~323 .lut_mask = 16'h00CF;
defparam \my_regfile|data_readRegB[15]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~324 (
// Equation(s):
// \my_regfile|data_readRegB[15]~324_combout  = (\my_regfile|data_readRegB[15]~322_combout  & (\my_regfile|data_readRegB[15]~323_combout  & ((\my_regfile|register[4].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|data_readRegB[15]~322_combout ),
	.datad(\my_regfile|data_readRegB[15]~323_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~324 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[15]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N9
dffeas \my_regfile|register[8].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N11
dffeas \my_regfile|register[7].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~326 (
// Equation(s):
// \my_regfile|data_readRegB[15]~326_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[15].df|q~q  & ((\my_regfile|register[7].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[15].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~326 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[15]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N6
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[15].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[15].df|q~feeder_combout  = \my_processor|data_writeReg[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[15].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[15].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].df|dffe_array[15].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N7
dffeas \my_regfile|register[5].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[15].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N24
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[15].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[15].df|q~feeder_combout  = \my_processor|data_writeReg[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[15].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[15].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[15].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N25
dffeas \my_regfile|register[6].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[15].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~325 (
// Equation(s):
// \my_regfile|data_readRegB[15]~325_combout  = (\my_regfile|register[5].df|dffe_array[15].df|q~q  & ((\my_regfile|register[6].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[15].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|d1|d1|and5~combout ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~325 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[15]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~332 (
// Equation(s):
// \my_regfile|data_readRegB[15]~332_combout  = (\my_regfile|data_readRegB[15]~331_combout  & (\my_regfile|data_readRegB[15]~324_combout  & (\my_regfile|data_readRegB[15]~326_combout  & \my_regfile|data_readRegB[15]~325_combout )))

	.dataa(\my_regfile|data_readRegB[15]~331_combout ),
	.datab(\my_regfile|data_readRegB[15]~324_combout ),
	.datac(\my_regfile|data_readRegB[15]~326_combout ),
	.datad(\my_regfile|data_readRegB[15]~325_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~332 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~343 (
// Equation(s):
// \my_regfile|data_readRegB[15]~343_combout  = (\my_regfile|data_readRegB[15]~337_combout  & (\my_regfile|data_readRegB[15]~342_combout  & \my_regfile|data_readRegB[15]~332_combout ))

	.dataa(\my_regfile|data_readRegB[15]~337_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[15]~342_combout ),
	.datad(\my_regfile|data_readRegB[15]~332_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~343 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \my_processor|data[15]~24 (
// Equation(s):
// \my_processor|data[15]~24_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[15]~343_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[15]~343_combout ),
	.cin(gnd),
	.combout(\my_processor|data[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[15]~24 .lut_mask = 16'hCFC5;
defparam \my_processor|data[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[15]~24_combout ,\my_processor|data[14]~23_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[13]~22_combout ,\my_processor|data[12]~21_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \my_regfile|register[19].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \my_regfile|register[20].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~254 (
// Equation(s):
// \my_regfile|data_readRegA[12]~254_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[12].df|q~q  & ((\my_regfile|register[19].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~254 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N15
dffeas \my_regfile|register[23].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N25
dffeas \my_regfile|register[24].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~256 (
// Equation(s):
// \my_regfile|data_readRegA[12]~256_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[12].df|q~q  & ((\my_regfile|register[23].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~256 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N11
dffeas \my_regfile|register[22].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N29
dffeas \my_regfile|register[21].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~255 (
// Equation(s):
// \my_regfile|data_readRegA[12]~255_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[12].df|q~q  & ((\my_regfile|register[21].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~255 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[12]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \my_regfile|register[18].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N3
dffeas \my_regfile|register[17].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~253 (
// Equation(s):
// \my_regfile|data_readRegA[12]~253_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[12].df|q~q  & ((\my_regfile|register[18].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~253 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[12]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~257 (
// Equation(s):
// \my_regfile|data_readRegA[12]~257_combout  = (\my_regfile|data_readRegA[12]~254_combout  & (\my_regfile|data_readRegA[12]~256_combout  & (\my_regfile|data_readRegA[12]~255_combout  & \my_regfile|data_readRegA[12]~253_combout )))

	.dataa(\my_regfile|data_readRegA[12]~254_combout ),
	.datab(\my_regfile|data_readRegA[12]~256_combout ),
	.datac(\my_regfile|data_readRegA[12]~255_combout ),
	.datad(\my_regfile|data_readRegA[12]~253_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~257 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \my_regfile|register[11].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \my_regfile|register[12].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~249 (
// Equation(s):
// \my_regfile|data_readRegA[12]~249_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[12].df|q~q  & ((\my_regfile|register[11].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~249 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[12]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[12].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \my_regfile|register[10].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[12].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \my_regfile|register[9].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~248 (
// Equation(s):
// \my_regfile|data_readRegA[12]~248_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[12].df|q~q  & ((\my_regfile|register[9].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and1~combout )))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~248 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[12]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[12].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[13].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \my_regfile|register[13].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \my_regfile|register[14].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[14].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[14].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[12].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[14].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \my_regfile|register[14].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~250 (
// Equation(s):
// \my_regfile|data_readRegA[12]~250_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[12].df|q~q  & ((\my_regfile|register[13].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~250 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[12]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \my_regfile|register[15].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \my_regfile|register[16].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~251 (
// Equation(s):
// \my_regfile|data_readRegA[12]~251_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[12].df|q~q  & ((\my_regfile|register[15].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~251 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[12]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~252 (
// Equation(s):
// \my_regfile|data_readRegA[12]~252_combout  = (\my_regfile|data_readRegA[12]~249_combout  & (\my_regfile|data_readRegA[12]~248_combout  & (\my_regfile|data_readRegA[12]~250_combout  & \my_regfile|data_readRegA[12]~251_combout )))

	.dataa(\my_regfile|data_readRegA[12]~249_combout ),
	.datab(\my_regfile|data_readRegA[12]~248_combout ),
	.datac(\my_regfile|data_readRegA[12]~250_combout ),
	.datad(\my_regfile|data_readRegA[12]~251_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~252 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N19
dffeas \my_regfile|register[8].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N5
dffeas \my_regfile|register[7].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~246 (
// Equation(s):
// \my_regfile|data_readRegA[12]~246_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[12].df|q~q  & ((\my_regfile|register[8].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~246 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N1
dffeas \my_regfile|register[6].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N11
dffeas \my_regfile|register[5].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~245 (
// Equation(s):
// \my_regfile|data_readRegA[12]~245_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[12].df|q~q  & ((\my_regfile|register[5].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~245 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[12]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~243 (
// Equation(s):
// \my_regfile|data_readRegA[12]~243_combout  = (((\my_regfile|register[4].df|dffe_array[12].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~243 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[12]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N17
dffeas \my_regfile|register[3].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~244 (
// Equation(s):
// \my_regfile|data_readRegA[12]~244_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[12]~243_combout  & ((\my_regfile|register[3].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|data_readRegA[12]~243_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~244 .lut_mask = 16'h4044;
defparam \my_regfile|data_readRegA[12]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[12].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[2].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N11
dffeas \my_regfile|register[2].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N24
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[12].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N25
dffeas \my_regfile|register[1].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~242 (
// Equation(s):
// \my_regfile|data_readRegA[12]~242_combout  = (\my_regfile|register[2].df|dffe_array[12].df|q~q  & ((\my_regfile|register[1].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|d0|d1|and1~combout ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~242 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[12]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~247 (
// Equation(s):
// \my_regfile|data_readRegA[12]~247_combout  = (\my_regfile|data_readRegA[12]~246_combout  & (\my_regfile|data_readRegA[12]~245_combout  & (\my_regfile|data_readRegA[12]~244_combout  & \my_regfile|data_readRegA[12]~242_combout )))

	.dataa(\my_regfile|data_readRegA[12]~246_combout ),
	.datab(\my_regfile|data_readRegA[12]~245_combout ),
	.datac(\my_regfile|data_readRegA[12]~244_combout ),
	.datad(\my_regfile|data_readRegA[12]~242_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~247 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N27
dffeas \my_regfile|register[29].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \my_regfile|register[30].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N7
dffeas \my_regfile|register[31].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~261 (
// Equation(s):
// \my_regfile|data_readRegA[12]~261_combout  = (\my_regfile|register[30].df|dffe_array[12].df|q~q  & (((\my_regfile|register[31].df|dffe_array[12].df|q~q )) # (!\my_regfile|d0|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~261 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[12]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N8
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[12].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[27].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N9
dffeas \my_regfile|register[27].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N28
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[12].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[25].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N29
dffeas \my_regfile|register[25].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N28
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[12].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[12].df|q~feeder_combout  = \my_processor|data_writeReg[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[12].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[12].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[12].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N29
dffeas \my_regfile|register[26].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[12].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~258 (
// Equation(s):
// \my_regfile|data_readRegA[12]~258_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[12].df|q~q  & ((\my_regfile|register[25].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~258 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[12]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N5
dffeas \my_regfile|register[28].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~259 (
// Equation(s):
// \my_regfile|data_readRegA[12]~259_combout  = (((\my_regfile|register[28].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~259 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[12]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~260 (
// Equation(s):
// \my_regfile|data_readRegA[12]~260_combout  = (\my_regfile|data_readRegA[12]~258_combout  & (\my_regfile|data_readRegA[12]~259_combout  & ((\my_regfile|register[27].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|data_readRegA[12]~258_combout ),
	.datad(\my_regfile|data_readRegA[12]~259_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~260 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[12]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~262 (
// Equation(s):
// \my_regfile|data_readRegA[12]~262_combout  = (\my_regfile|data_readRegA[12]~261_combout  & (\my_regfile|data_readRegA[12]~260_combout  & ((\my_regfile|register[29].df|dffe_array[12].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|data_readRegA[12]~261_combout ),
	.datad(\my_regfile|data_readRegA[12]~260_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~262 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[12]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~263 (
// Equation(s):
// \my_regfile|data_readRegA[12]~263_combout  = (\my_regfile|data_readRegA[12]~257_combout  & (\my_regfile|data_readRegA[12]~252_combout  & (\my_regfile|data_readRegA[12]~247_combout  & \my_regfile|data_readRegA[12]~262_combout )))

	.dataa(\my_regfile|data_readRegA[12]~257_combout ),
	.datab(\my_regfile|data_readRegA[12]~252_combout ),
	.datac(\my_regfile|data_readRegA[12]~247_combout ),
	.datad(\my_regfile|data_readRegA[12]~262_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~263 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N24
cycloneive_lcell_comb \my_processor|my_alu|Add0~24 (
// Equation(s):
// \my_processor|my_alu|Add0~24_combout  = ((\my_processor|data[12]~21_combout  $ (\my_regfile|data_readRegA[12]~263_combout  $ (!\my_processor|my_alu|Add0~23 )))) # (GND)
// \my_processor|my_alu|Add0~25  = CARRY((\my_processor|data[12]~21_combout  & ((\my_regfile|data_readRegA[12]~263_combout ) # (!\my_processor|my_alu|Add0~23 ))) # (!\my_processor|data[12]~21_combout  & (\my_regfile|data_readRegA[12]~263_combout  & 
// !\my_processor|my_alu|Add0~23 )))

	.dataa(\my_processor|data[12]~21_combout ),
	.datab(\my_regfile|data_readRegA[12]~263_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~23 ),
	.combout(\my_processor|my_alu|Add0~24_combout ),
	.cout(\my_processor|my_alu|Add0~25 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector19~2 (
// Equation(s):
// \my_processor|my_alu|Selector19~2_combout  = (\my_processor|my_alu|Selector31~12_combout  & (((\my_processor|data[12]~21_combout ) # (\my_regfile|data_readRegA[12]~263_combout )) # (!\my_processor|my_alu|Selector31~11_combout ))) # 
// (!\my_processor|my_alu|Selector31~12_combout  & (\my_processor|my_alu|Selector31~11_combout  & (\my_processor|data[12]~21_combout  & \my_regfile|data_readRegA[12]~263_combout )))

	.dataa(\my_processor|my_alu|Selector31~12_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|data[12]~21_combout ),
	.datad(\my_regfile|data_readRegA[12]~263_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector19~2 .lut_mask = 16'hEAA2;
defparam \my_processor|my_alu|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N2
cycloneive_lcell_comb \my_processor|my_alu|Add1~2 (
// Equation(s):
// \my_processor|my_alu|Add1~2_combout  = (\my_regfile|data_readRegA[1]~43_combout  & ((\my_processor|data[1]~3_combout  & (!\my_processor|my_alu|Add1~1 )) # (!\my_processor|data[1]~3_combout  & (\my_processor|my_alu|Add1~1  & VCC)))) # 
// (!\my_regfile|data_readRegA[1]~43_combout  & ((\my_processor|data[1]~3_combout  & ((\my_processor|my_alu|Add1~1 ) # (GND))) # (!\my_processor|data[1]~3_combout  & (!\my_processor|my_alu|Add1~1 ))))
// \my_processor|my_alu|Add1~3  = CARRY((\my_regfile|data_readRegA[1]~43_combout  & (\my_processor|data[1]~3_combout  & !\my_processor|my_alu|Add1~1 )) # (!\my_regfile|data_readRegA[1]~43_combout  & ((\my_processor|data[1]~3_combout ) # 
// (!\my_processor|my_alu|Add1~1 ))))

	.dataa(\my_regfile|data_readRegA[1]~43_combout ),
	.datab(\my_processor|data[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~1 ),
	.combout(\my_processor|my_alu|Add1~2_combout ),
	.cout(\my_processor|my_alu|Add1~3 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~2 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N4
cycloneive_lcell_comb \my_processor|my_alu|Add1~4 (
// Equation(s):
// \my_processor|my_alu|Add1~4_combout  = ((\my_regfile|data_readRegA[2]~87_combout  $ (\my_processor|data[2]~4_combout  $ (\my_processor|my_alu|Add1~3 )))) # (GND)
// \my_processor|my_alu|Add1~5  = CARRY((\my_regfile|data_readRegA[2]~87_combout  & ((!\my_processor|my_alu|Add1~3 ) # (!\my_processor|data[2]~4_combout ))) # (!\my_regfile|data_readRegA[2]~87_combout  & (!\my_processor|data[2]~4_combout  & 
// !\my_processor|my_alu|Add1~3 )))

	.dataa(\my_regfile|data_readRegA[2]~87_combout ),
	.datab(\my_processor|data[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~3 ),
	.combout(\my_processor|my_alu|Add1~4_combout ),
	.cout(\my_processor|my_alu|Add1~5 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~4 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N6
cycloneive_lcell_comb \my_processor|my_alu|Add1~6 (
// Equation(s):
// \my_processor|my_alu|Add1~6_combout  = (\my_processor|data[3]~5_combout  & ((\my_regfile|data_readRegA[3]~65_combout  & (!\my_processor|my_alu|Add1~5 )) # (!\my_regfile|data_readRegA[3]~65_combout  & ((\my_processor|my_alu|Add1~5 ) # (GND))))) # 
// (!\my_processor|data[3]~5_combout  & ((\my_regfile|data_readRegA[3]~65_combout  & (\my_processor|my_alu|Add1~5  & VCC)) # (!\my_regfile|data_readRegA[3]~65_combout  & (!\my_processor|my_alu|Add1~5 ))))
// \my_processor|my_alu|Add1~7  = CARRY((\my_processor|data[3]~5_combout  & ((!\my_processor|my_alu|Add1~5 ) # (!\my_regfile|data_readRegA[3]~65_combout ))) # (!\my_processor|data[3]~5_combout  & (!\my_regfile|data_readRegA[3]~65_combout  & 
// !\my_processor|my_alu|Add1~5 )))

	.dataa(\my_processor|data[3]~5_combout ),
	.datab(\my_regfile|data_readRegA[3]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~5 ),
	.combout(\my_processor|my_alu|Add1~6_combout ),
	.cout(\my_processor|my_alu|Add1~7 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~6 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N8
cycloneive_lcell_comb \my_processor|my_alu|Add1~8 (
// Equation(s):
// \my_processor|my_alu|Add1~8_combout  = ((\my_regfile|data_readRegA[4]~175_combout  $ (\my_processor|data[4]~9_combout  $ (\my_processor|my_alu|Add1~7 )))) # (GND)
// \my_processor|my_alu|Add1~9  = CARRY((\my_regfile|data_readRegA[4]~175_combout  & ((!\my_processor|my_alu|Add1~7 ) # (!\my_processor|data[4]~9_combout ))) # (!\my_regfile|data_readRegA[4]~175_combout  & (!\my_processor|data[4]~9_combout  & 
// !\my_processor|my_alu|Add1~7 )))

	.dataa(\my_regfile|data_readRegA[4]~175_combout ),
	.datab(\my_processor|data[4]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~7 ),
	.combout(\my_processor|my_alu|Add1~8_combout ),
	.cout(\my_processor|my_alu|Add1~9 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~8 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N10
cycloneive_lcell_comb \my_processor|my_alu|Add1~10 (
// Equation(s):
// \my_processor|my_alu|Add1~10_combout  = (\my_regfile|data_readRegA[5]~153_combout  & ((\my_processor|data[5]~11_combout  & (!\my_processor|my_alu|Add1~9 )) # (!\my_processor|data[5]~11_combout  & (\my_processor|my_alu|Add1~9  & VCC)))) # 
// (!\my_regfile|data_readRegA[5]~153_combout  & ((\my_processor|data[5]~11_combout  & ((\my_processor|my_alu|Add1~9 ) # (GND))) # (!\my_processor|data[5]~11_combout  & (!\my_processor|my_alu|Add1~9 ))))
// \my_processor|my_alu|Add1~11  = CARRY((\my_regfile|data_readRegA[5]~153_combout  & (\my_processor|data[5]~11_combout  & !\my_processor|my_alu|Add1~9 )) # (!\my_regfile|data_readRegA[5]~153_combout  & ((\my_processor|data[5]~11_combout ) # 
// (!\my_processor|my_alu|Add1~9 ))))

	.dataa(\my_regfile|data_readRegA[5]~153_combout ),
	.datab(\my_processor|data[5]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~9 ),
	.combout(\my_processor|my_alu|Add1~10_combout ),
	.cout(\my_processor|my_alu|Add1~11 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~10 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N12
cycloneive_lcell_comb \my_processor|my_alu|Add1~12 (
// Equation(s):
// \my_processor|my_alu|Add1~12_combout  = ((\my_processor|data[6]~13_combout  $ (\my_regfile|data_readRegA[6]~131_combout  $ (\my_processor|my_alu|Add1~11 )))) # (GND)
// \my_processor|my_alu|Add1~13  = CARRY((\my_processor|data[6]~13_combout  & (\my_regfile|data_readRegA[6]~131_combout  & !\my_processor|my_alu|Add1~11 )) # (!\my_processor|data[6]~13_combout  & ((\my_regfile|data_readRegA[6]~131_combout ) # 
// (!\my_processor|my_alu|Add1~11 ))))

	.dataa(\my_processor|data[6]~13_combout ),
	.datab(\my_regfile|data_readRegA[6]~131_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~11 ),
	.combout(\my_processor|my_alu|Add1~12_combout ),
	.cout(\my_processor|my_alu|Add1~13 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~12 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N14
cycloneive_lcell_comb \my_processor|my_alu|Add1~14 (
// Equation(s):
// \my_processor|my_alu|Add1~14_combout  = (\my_regfile|data_readRegA[7]~109_combout  & ((\my_processor|data[7]~15_combout  & (!\my_processor|my_alu|Add1~13 )) # (!\my_processor|data[7]~15_combout  & (\my_processor|my_alu|Add1~13  & VCC)))) # 
// (!\my_regfile|data_readRegA[7]~109_combout  & ((\my_processor|data[7]~15_combout  & ((\my_processor|my_alu|Add1~13 ) # (GND))) # (!\my_processor|data[7]~15_combout  & (!\my_processor|my_alu|Add1~13 ))))
// \my_processor|my_alu|Add1~15  = CARRY((\my_regfile|data_readRegA[7]~109_combout  & (\my_processor|data[7]~15_combout  & !\my_processor|my_alu|Add1~13 )) # (!\my_regfile|data_readRegA[7]~109_combout  & ((\my_processor|data[7]~15_combout ) # 
// (!\my_processor|my_alu|Add1~13 ))))

	.dataa(\my_regfile|data_readRegA[7]~109_combout ),
	.datab(\my_processor|data[7]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~13 ),
	.combout(\my_processor|my_alu|Add1~14_combout ),
	.cout(\my_processor|my_alu|Add1~15 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~14 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N16
cycloneive_lcell_comb \my_processor|my_alu|Add1~16 (
// Equation(s):
// \my_processor|my_alu|Add1~16_combout  = ((\my_processor|data[8]~17_combout  $ (\my_regfile|data_readRegA[8]~351_combout  $ (\my_processor|my_alu|Add1~15 )))) # (GND)
// \my_processor|my_alu|Add1~17  = CARRY((\my_processor|data[8]~17_combout  & (\my_regfile|data_readRegA[8]~351_combout  & !\my_processor|my_alu|Add1~15 )) # (!\my_processor|data[8]~17_combout  & ((\my_regfile|data_readRegA[8]~351_combout ) # 
// (!\my_processor|my_alu|Add1~15 ))))

	.dataa(\my_processor|data[8]~17_combout ),
	.datab(\my_regfile|data_readRegA[8]~351_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~15 ),
	.combout(\my_processor|my_alu|Add1~16_combout ),
	.cout(\my_processor|my_alu|Add1~17 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~16 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N18
cycloneive_lcell_comb \my_processor|my_alu|Add1~18 (
// Equation(s):
// \my_processor|my_alu|Add1~18_combout  = (\my_processor|data[9]~18_combout  & ((\my_regfile|data_readRegA[9]~307_combout  & (!\my_processor|my_alu|Add1~17 )) # (!\my_regfile|data_readRegA[9]~307_combout  & ((\my_processor|my_alu|Add1~17 ) # (GND))))) # 
// (!\my_processor|data[9]~18_combout  & ((\my_regfile|data_readRegA[9]~307_combout  & (\my_processor|my_alu|Add1~17  & VCC)) # (!\my_regfile|data_readRegA[9]~307_combout  & (!\my_processor|my_alu|Add1~17 ))))
// \my_processor|my_alu|Add1~19  = CARRY((\my_processor|data[9]~18_combout  & ((!\my_processor|my_alu|Add1~17 ) # (!\my_regfile|data_readRegA[9]~307_combout ))) # (!\my_processor|data[9]~18_combout  & (!\my_regfile|data_readRegA[9]~307_combout  & 
// !\my_processor|my_alu|Add1~17 )))

	.dataa(\my_processor|data[9]~18_combout ),
	.datab(\my_regfile|data_readRegA[9]~307_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~17 ),
	.combout(\my_processor|my_alu|Add1~18_combout ),
	.cout(\my_processor|my_alu|Add1~19 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~18 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N20
cycloneive_lcell_comb \my_processor|my_alu|Add1~20 (
// Equation(s):
// \my_processor|my_alu|Add1~20_combout  = ((\my_processor|data[10]~19_combout  $ (\my_regfile|data_readRegA[10]~329_combout  $ (\my_processor|my_alu|Add1~19 )))) # (GND)
// \my_processor|my_alu|Add1~21  = CARRY((\my_processor|data[10]~19_combout  & (\my_regfile|data_readRegA[10]~329_combout  & !\my_processor|my_alu|Add1~19 )) # (!\my_processor|data[10]~19_combout  & ((\my_regfile|data_readRegA[10]~329_combout ) # 
// (!\my_processor|my_alu|Add1~19 ))))

	.dataa(\my_processor|data[10]~19_combout ),
	.datab(\my_regfile|data_readRegA[10]~329_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~19 ),
	.combout(\my_processor|my_alu|Add1~20_combout ),
	.cout(\my_processor|my_alu|Add1~21 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~20 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N22
cycloneive_lcell_comb \my_processor|my_alu|Add1~22 (
// Equation(s):
// \my_processor|my_alu|Add1~22_combout  = (\my_processor|data[11]~20_combout  & ((\my_regfile|data_readRegA[11]~285_combout  & (!\my_processor|my_alu|Add1~21 )) # (!\my_regfile|data_readRegA[11]~285_combout  & ((\my_processor|my_alu|Add1~21 ) # (GND))))) # 
// (!\my_processor|data[11]~20_combout  & ((\my_regfile|data_readRegA[11]~285_combout  & (\my_processor|my_alu|Add1~21  & VCC)) # (!\my_regfile|data_readRegA[11]~285_combout  & (!\my_processor|my_alu|Add1~21 ))))
// \my_processor|my_alu|Add1~23  = CARRY((\my_processor|data[11]~20_combout  & ((!\my_processor|my_alu|Add1~21 ) # (!\my_regfile|data_readRegA[11]~285_combout ))) # (!\my_processor|data[11]~20_combout  & (!\my_regfile|data_readRegA[11]~285_combout  & 
// !\my_processor|my_alu|Add1~21 )))

	.dataa(\my_processor|data[11]~20_combout ),
	.datab(\my_regfile|data_readRegA[11]~285_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~21 ),
	.combout(\my_processor|my_alu|Add1~22_combout ),
	.cout(\my_processor|my_alu|Add1~23 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~22 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N24
cycloneive_lcell_comb \my_processor|my_alu|Add1~24 (
// Equation(s):
// \my_processor|my_alu|Add1~24_combout  = ((\my_processor|data[12]~21_combout  $ (\my_regfile|data_readRegA[12]~263_combout  $ (\my_processor|my_alu|Add1~23 )))) # (GND)
// \my_processor|my_alu|Add1~25  = CARRY((\my_processor|data[12]~21_combout  & (\my_regfile|data_readRegA[12]~263_combout  & !\my_processor|my_alu|Add1~23 )) # (!\my_processor|data[12]~21_combout  & ((\my_regfile|data_readRegA[12]~263_combout ) # 
// (!\my_processor|my_alu|Add1~23 ))))

	.dataa(\my_processor|data[12]~21_combout ),
	.datab(\my_regfile|data_readRegA[12]~263_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~23 ),
	.combout(\my_processor|my_alu|Add1~24_combout ),
	.cout(\my_processor|my_alu|Add1~25 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~24 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y32_N5
dffeas \my_regfile|register[31].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N7
dffeas \my_regfile|register[30].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~450 (
// Equation(s):
// \my_regfile|data_readRegB[20]~450_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[20].df|q~q  & ((\my_regfile|register[30].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~450 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~451 (
// Equation(s):
// \my_regfile|data_readRegB[20]~451_combout  = (\my_regfile|data_readRegB[20]~450_combout  & ((\my_regfile|register[29].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~6_combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|data_readRegB[20]~450_combout ),
	.datad(\my_regfile|d1|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~451 .lut_mask = 16'hB0F0;
defparam \my_regfile|data_readRegB[20]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N13
dffeas \my_regfile|register[22].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N3
dffeas \my_regfile|register[21].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~444 (
// Equation(s):
// \my_regfile|data_readRegB[20]~444_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[20].df|q~q  & ((\my_regfile|register[22].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~444 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[20]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N15
dffeas \my_regfile|register[18].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N21
dffeas \my_regfile|register[17].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~442 (
// Equation(s):
// \my_regfile|data_readRegB[20]~442_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[20].df|q~q  & ((\my_regfile|register[17].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~442 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N21
dffeas \my_regfile|register[24].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N19
dffeas \my_regfile|register[23].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~445 (
// Equation(s):
// \my_regfile|data_readRegB[20]~445_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[20].df|q~q  & ((\my_regfile|register[23].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~445 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N17
dffeas \my_regfile|register[20].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N3
dffeas \my_regfile|register[19].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~443 (
// Equation(s):
// \my_regfile|data_readRegB[20]~443_combout  = (\my_regfile|register[20].df|dffe_array[20].df|q~q  & (((\my_regfile|register[19].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~443 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[20]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~446 (
// Equation(s):
// \my_regfile|data_readRegB[20]~446_combout  = (\my_regfile|data_readRegB[20]~444_combout  & (\my_regfile|data_readRegB[20]~442_combout  & (\my_regfile|data_readRegB[20]~445_combout  & \my_regfile|data_readRegB[20]~443_combout )))

	.dataa(\my_regfile|data_readRegB[20]~444_combout ),
	.datab(\my_regfile|data_readRegB[20]~442_combout ),
	.datac(\my_regfile|data_readRegB[20]~445_combout ),
	.datad(\my_regfile|data_readRegB[20]~443_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~446 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N8
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[20].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y28_N9
dffeas \my_regfile|register[26].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
cycloneive_lcell_comb \my_regfile|d1|d1|and1~0 (
// Equation(s):
// \my_regfile|d1|d1|and1~0_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & !\my_processor|ctrl_readRegB[1]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|d1|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|d1|d1|and1~0 .lut_mask = 16'h00F0;
defparam \my_regfile|d1|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N14
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[20].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N15
dffeas \my_regfile|register[25].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~447 (
// Equation(s):
// \my_regfile|data_readRegB[20]~447_combout  = (\my_processor|ctrl_readRegB[2]~2_combout ) # (((\my_regfile|register[25].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and1~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|d1|d1|and1~0_combout ),
	.datad(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~447 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegB[20]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N5
dffeas \my_regfile|register[28].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N26
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[20].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[20].df|q~feeder_combout  = \my_processor|data_writeReg[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[20].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[20].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[20].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N27
dffeas \my_regfile|register[27].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[20].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~448 (
// Equation(s):
// \my_regfile|data_readRegB[20]~448_combout  = (\my_regfile|register[28].df|dffe_array[20].df|q~q  & ((\my_regfile|register[27].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d1|d4|and4~combout ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~448 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[20]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~449 (
// Equation(s):
// \my_regfile|data_readRegB[20]~449_combout  = (\my_regfile|data_readRegB[20]~447_combout  & (\my_regfile|data_readRegB[20]~448_combout  & ((\my_regfile|register[26].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|data_readRegB[20]~447_combout ),
	.datad(\my_regfile|data_readRegB[20]~448_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~449 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[20]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N15
dffeas \my_regfile|register[7].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y29_N21
dffeas \my_regfile|register[8].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~435 (
// Equation(s):
// \my_regfile|data_readRegB[20]~435_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[20].df|q~q  & ((\my_regfile|register[8].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~435 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N25
dffeas \my_regfile|register[6].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N3
dffeas \my_regfile|register[5].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~434 (
// Equation(s):
// \my_regfile|data_readRegB[20]~434_combout  = (\my_regfile|d1|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[20].df|q~q  & ((\my_regfile|register[6].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|d1|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~434 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[20]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N1
dffeas \my_regfile|register[4].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N27
dffeas \my_regfile|register[3].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~432 (
// Equation(s):
// \my_regfile|data_readRegB[20]~432_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~432 .lut_mask = 16'h00AF;
defparam \my_regfile|data_readRegB[20]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N27
dffeas \my_regfile|register[1].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N13
dffeas \my_regfile|register[2].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~431 (
// Equation(s):
// \my_regfile|data_readRegB[20]~431_combout  = (\my_regfile|register[1].df|dffe_array[20].df|q~q  & ((\my_regfile|register[2].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|d1|d1|and2~combout ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~431 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[20]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~433 (
// Equation(s):
// \my_regfile|data_readRegB[20]~433_combout  = (\my_regfile|data_readRegB[20]~432_combout  & (\my_regfile|data_readRegB[20]~431_combout  & ((\my_regfile|register[4].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|data_readRegB[20]~432_combout ),
	.datad(\my_regfile|data_readRegB[20]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~433 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[20]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N1
dffeas \my_regfile|register[10].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N3
dffeas \my_regfile|register[9].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~436 (
// Equation(s):
// \my_regfile|data_readRegB[20]~436_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[20].df|q~q  & ((\my_regfile|register[9].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~436 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[20]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N7
dffeas \my_regfile|register[15].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N9
dffeas \my_regfile|register[16].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~439 (
// Equation(s):
// \my_regfile|data_readRegB[20]~439_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[20].df|q~q  & ((\my_regfile|register[15].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[20].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~439 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N31
dffeas \my_regfile|register[13].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N1
dffeas \my_regfile|register[14].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~438 (
// Equation(s):
// \my_regfile|data_readRegB[20]~438_combout  = (\my_regfile|register[13].df|dffe_array[20].df|q~q  & (((\my_regfile|register[14].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~438 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[20]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N17
dffeas \my_regfile|register[11].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y30_N19
dffeas \my_regfile|register[12].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~437 (
// Equation(s):
// \my_regfile|data_readRegB[20]~437_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[20].df|q~q  & ((\my_regfile|register[11].df|dffe_array[20].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~437 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[20]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~440 (
// Equation(s):
// \my_regfile|data_readRegB[20]~440_combout  = (\my_regfile|data_readRegB[20]~436_combout  & (\my_regfile|data_readRegB[20]~439_combout  & (\my_regfile|data_readRegB[20]~438_combout  & \my_regfile|data_readRegB[20]~437_combout )))

	.dataa(\my_regfile|data_readRegB[20]~436_combout ),
	.datab(\my_regfile|data_readRegB[20]~439_combout ),
	.datac(\my_regfile|data_readRegB[20]~438_combout ),
	.datad(\my_regfile|data_readRegB[20]~437_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~440 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~441 (
// Equation(s):
// \my_regfile|data_readRegB[20]~441_combout  = (\my_regfile|data_readRegB[20]~435_combout  & (\my_regfile|data_readRegB[20]~434_combout  & (\my_regfile|data_readRegB[20]~433_combout  & \my_regfile|data_readRegB[20]~440_combout )))

	.dataa(\my_regfile|data_readRegB[20]~435_combout ),
	.datab(\my_regfile|data_readRegB[20]~434_combout ),
	.datac(\my_regfile|data_readRegB[20]~433_combout ),
	.datad(\my_regfile|data_readRegB[20]~440_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~441 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~452 (
// Equation(s):
// \my_regfile|data_readRegB[20]~452_combout  = (\my_regfile|data_readRegB[20]~451_combout  & (\my_regfile|data_readRegB[20]~446_combout  & (\my_regfile|data_readRegB[20]~449_combout  & \my_regfile|data_readRegB[20]~441_combout )))

	.dataa(\my_regfile|data_readRegB[20]~451_combout ),
	.datab(\my_regfile|data_readRegB[20]~446_combout ),
	.datac(\my_regfile|data_readRegB[20]~449_combout ),
	.datad(\my_regfile|data_readRegB[20]~441_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~452 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
cycloneive_lcell_comb \my_processor|data[20]~29 (
// Equation(s):
// \my_processor|data[20]~29_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[20]~452_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[20]~452_combout ),
	.cin(gnd),
	.combout(\my_processor|data[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[20]~29 .lut_mask = 16'hAFA3;
defparam \my_processor|data[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[21]~30_combout ,\my_processor|data[20]~29_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N22
cycloneive_lcell_comb \my_regfile|register[11].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[11].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[11].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[11].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N23
dffeas \my_regfile|register[11].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[11].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N28
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N29
dffeas \my_regfile|register[12].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~557 (
// Equation(s):
// \my_regfile|data_readRegA[21]~557_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[21].df|q~q  & ((\my_regfile|register[12].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~557 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[21]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N29
dffeas \my_regfile|register[14].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N3
dffeas \my_regfile|register[13].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~558 (
// Equation(s):
// \my_regfile|data_readRegA[21]~558_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[21].df|q~q  & ((\my_regfile|register[14].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~558 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N5
dffeas \my_regfile|register[9].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N19
dffeas \my_regfile|register[10].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~556 (
// Equation(s):
// \my_regfile|data_readRegA[21]~556_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[21].df|q~q  & ((\my_regfile|register[10].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~556 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[21]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N23
dffeas \my_regfile|register[15].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N25
dffeas \my_regfile|register[16].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~559 (
// Equation(s):
// \my_regfile|data_readRegA[21]~559_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[21].df|q~q  & ((\my_regfile|register[15].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~559 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~560 (
// Equation(s):
// \my_regfile|data_readRegA[21]~560_combout  = (\my_regfile|data_readRegA[21]~557_combout  & (\my_regfile|data_readRegA[21]~558_combout  & (\my_regfile|data_readRegA[21]~556_combout  & \my_regfile|data_readRegA[21]~559_combout )))

	.dataa(\my_regfile|data_readRegA[21]~557_combout ),
	.datab(\my_regfile|data_readRegA[21]~558_combout ),
	.datac(\my_regfile|data_readRegA[21]~556_combout ),
	.datad(\my_regfile|data_readRegA[21]~559_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~560 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N16
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[21].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N17
dffeas \my_regfile|register[29].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N12
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N13
dffeas \my_regfile|register[27].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N16
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N17
dffeas \my_regfile|register[25].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N21
dffeas \my_regfile|register[26].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~566 (
// Equation(s):
// \my_regfile|data_readRegA[21]~566_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[21].df|q~q  & ((\my_regfile|register[25].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~566 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[21]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N7
dffeas \my_regfile|register[28].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~567 (
// Equation(s):
// \my_regfile|data_readRegA[21]~567_combout  = (((\my_regfile|register[28].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~567 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[21]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~568 (
// Equation(s):
// \my_regfile|data_readRegA[21]~568_combout  = (\my_regfile|data_readRegA[21]~566_combout  & (\my_regfile|data_readRegA[21]~567_combout  & ((\my_regfile|register[27].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|data_readRegA[21]~566_combout ),
	.datad(\my_regfile|data_readRegA[21]~567_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~568 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[21]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N6
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N7
dffeas \my_regfile|register[30].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N0
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y31_N1
dffeas \my_regfile|register[31].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~569 (
// Equation(s):
// \my_regfile|data_readRegA[21]~569_combout  = (\my_regfile|register[30].df|dffe_array[21].df|q~q  & ((\my_regfile|register[31].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~569 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[21]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~570 (
// Equation(s):
// \my_regfile|data_readRegA[21]~570_combout  = (\my_regfile|data_readRegA[21]~568_combout  & (\my_regfile|data_readRegA[21]~569_combout  & ((\my_regfile|register[29].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|data_readRegA[21]~568_combout ),
	.datad(\my_regfile|data_readRegA[21]~569_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~570 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[21]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N23
dffeas \my_regfile|register[23].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N29
dffeas \my_regfile|register[24].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~564 (
// Equation(s):
// \my_regfile|data_readRegA[21]~564_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[21].df|q~q  & ((\my_regfile|register[24].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~564 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[21]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N5
dffeas \my_regfile|register[18].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N15
dffeas \my_regfile|register[17].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~561 (
// Equation(s):
// \my_regfile|data_readRegA[21]~561_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[21].df|q~q  & ((\my_regfile|register[18].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~561 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[21]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N31
dffeas \my_regfile|register[21].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N1
dffeas \my_regfile|register[22].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~563 (
// Equation(s):
// \my_regfile|data_readRegA[21]~563_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[21].df|q~q  & ((\my_regfile|register[21].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~563 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N27
dffeas \my_regfile|register[19].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneive_lcell_comb \my_regfile|register[20].df|dffe_array[21].df|q~feeder (
// Equation(s):
// \my_regfile|register[20].df|dffe_array[21].df|q~feeder_combout  = \my_processor|data_writeReg[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].df|dffe_array[21].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[21].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].df|dffe_array[21].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N29
dffeas \my_regfile|register[20].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].df|dffe_array[21].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~562 (
// Equation(s):
// \my_regfile|data_readRegA[21]~562_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[21].df|q~q  & ((\my_regfile|register[20].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~562 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[21]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~565 (
// Equation(s):
// \my_regfile|data_readRegA[21]~565_combout  = (\my_regfile|data_readRegA[21]~564_combout  & (\my_regfile|data_readRegA[21]~561_combout  & (\my_regfile|data_readRegA[21]~563_combout  & \my_regfile|data_readRegA[21]~562_combout )))

	.dataa(\my_regfile|data_readRegA[21]~564_combout ),
	.datab(\my_regfile|data_readRegA[21]~561_combout ),
	.datac(\my_regfile|data_readRegA[21]~563_combout ),
	.datad(\my_regfile|data_readRegA[21]~562_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~565 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N27
dffeas \my_regfile|register[7].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~554 (
// Equation(s):
// \my_regfile|data_readRegA[21]~554_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[21].df|q~q  & ((\my_regfile|register[7].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~554 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[21]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N11
dffeas \my_regfile|register[5].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N21
dffeas \my_regfile|register[6].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~553 (
// Equation(s):
// \my_regfile|data_readRegA[21]~553_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[21].df|q~q  & ((\my_regfile|register[5].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[21].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~553 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N15
dffeas \my_regfile|register[4].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~551 (
// Equation(s):
// \my_regfile|data_readRegA[21]~551_combout  = (((\my_regfile|register[4].df|dffe_array[21].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~551 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[21]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N5
dffeas \my_regfile|register[3].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~552 (
// Equation(s):
// \my_regfile|data_readRegA[21]~552_combout  = (\my_regfile|data_readRegA[21]~551_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|data_readRegA[21]~551_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~552 .lut_mask = 16'h00C4;
defparam \my_regfile|data_readRegA[21]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N9
dffeas \my_regfile|register[2].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N15
dffeas \my_regfile|register[1].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~550 (
// Equation(s):
// \my_regfile|data_readRegA[21]~550_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[21].df|q~q  & ((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~550 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[21]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~555 (
// Equation(s):
// \my_regfile|data_readRegA[21]~555_combout  = (\my_regfile|data_readRegA[21]~554_combout  & (\my_regfile|data_readRegA[21]~553_combout  & (\my_regfile|data_readRegA[21]~552_combout  & \my_regfile|data_readRegA[21]~550_combout )))

	.dataa(\my_regfile|data_readRegA[21]~554_combout ),
	.datab(\my_regfile|data_readRegA[21]~553_combout ),
	.datac(\my_regfile|data_readRegA[21]~552_combout ),
	.datad(\my_regfile|data_readRegA[21]~550_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~555 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~571 (
// Equation(s):
// \my_regfile|data_readRegA[21]~571_combout  = (\my_regfile|data_readRegA[21]~560_combout  & (\my_regfile|data_readRegA[21]~570_combout  & (\my_regfile|data_readRegA[21]~565_combout  & \my_regfile|data_readRegA[21]~555_combout )))

	.dataa(\my_regfile|data_readRegA[21]~560_combout ),
	.datab(\my_regfile|data_readRegA[21]~570_combout ),
	.datac(\my_regfile|data_readRegA[21]~565_combout ),
	.datad(\my_regfile|data_readRegA[21]~555_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~571 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N6
cycloneive_lcell_comb \my_processor|my_alu|Add0~38 (
// Equation(s):
// \my_processor|my_alu|Add0~38_combout  = (\my_processor|data[19]~28_combout  & ((\my_regfile|data_readRegA[19]~637_combout  & (\my_processor|my_alu|Add0~37  & VCC)) # (!\my_regfile|data_readRegA[19]~637_combout  & (!\my_processor|my_alu|Add0~37 )))) # 
// (!\my_processor|data[19]~28_combout  & ((\my_regfile|data_readRegA[19]~637_combout  & (!\my_processor|my_alu|Add0~37 )) # (!\my_regfile|data_readRegA[19]~637_combout  & ((\my_processor|my_alu|Add0~37 ) # (GND)))))
// \my_processor|my_alu|Add0~39  = CARRY((\my_processor|data[19]~28_combout  & (!\my_regfile|data_readRegA[19]~637_combout  & !\my_processor|my_alu|Add0~37 )) # (!\my_processor|data[19]~28_combout  & ((!\my_processor|my_alu|Add0~37 ) # 
// (!\my_regfile|data_readRegA[19]~637_combout ))))

	.dataa(\my_processor|data[19]~28_combout ),
	.datab(\my_regfile|data_readRegA[19]~637_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~37 ),
	.combout(\my_processor|my_alu|Add0~38_combout ),
	.cout(\my_processor|my_alu|Add0~39 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N8
cycloneive_lcell_comb \my_processor|my_alu|Add0~40 (
// Equation(s):
// \my_processor|my_alu|Add0~40_combout  = ((\my_regfile|data_readRegA[20]~615_combout  $ (\my_processor|data[20]~29_combout  $ (!\my_processor|my_alu|Add0~39 )))) # (GND)
// \my_processor|my_alu|Add0~41  = CARRY((\my_regfile|data_readRegA[20]~615_combout  & ((\my_processor|data[20]~29_combout ) # (!\my_processor|my_alu|Add0~39 ))) # (!\my_regfile|data_readRegA[20]~615_combout  & (\my_processor|data[20]~29_combout  & 
// !\my_processor|my_alu|Add0~39 )))

	.dataa(\my_regfile|data_readRegA[20]~615_combout ),
	.datab(\my_processor|data[20]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~39 ),
	.combout(\my_processor|my_alu|Add0~40_combout ),
	.cout(\my_processor|my_alu|Add0~41 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N10
cycloneive_lcell_comb \my_processor|my_alu|Add0~42 (
// Equation(s):
// \my_processor|my_alu|Add0~42_combout  = (\my_processor|data[21]~30_combout  & ((\my_regfile|data_readRegA[21]~571_combout  & (\my_processor|my_alu|Add0~41  & VCC)) # (!\my_regfile|data_readRegA[21]~571_combout  & (!\my_processor|my_alu|Add0~41 )))) # 
// (!\my_processor|data[21]~30_combout  & ((\my_regfile|data_readRegA[21]~571_combout  & (!\my_processor|my_alu|Add0~41 )) # (!\my_regfile|data_readRegA[21]~571_combout  & ((\my_processor|my_alu|Add0~41 ) # (GND)))))
// \my_processor|my_alu|Add0~43  = CARRY((\my_processor|data[21]~30_combout  & (!\my_regfile|data_readRegA[21]~571_combout  & !\my_processor|my_alu|Add0~41 )) # (!\my_processor|data[21]~30_combout  & ((!\my_processor|my_alu|Add0~41 ) # 
// (!\my_regfile|data_readRegA[21]~571_combout ))))

	.dataa(\my_processor|data[21]~30_combout ),
	.datab(\my_regfile|data_readRegA[21]~571_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~41 ),
	.combout(\my_processor|my_alu|Add0~42_combout ),
	.cout(\my_processor|my_alu|Add0~43 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector10~0 (
// Equation(s):
// \my_processor|my_alu|Selector10~0_combout  = (\my_processor|my_alu|Selector31~18_combout  & \my_processor|my_alu|Add0~42_combout )

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector10~0 .lut_mask = 16'hCC00;
defparam \my_processor|my_alu|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector15~3 (
// Equation(s):
// \my_processor|my_alu|Selector15~3_combout  = (\my_processor|alu_opcode[0]~11_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[0]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~3 .lut_mask = 16'hFF44;
defparam \my_processor|my_alu|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector15~2 (
// Equation(s):
// \my_processor|my_alu|Selector15~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_processor|alu_opcode[0]~11_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[0]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~2 .lut_mask = 16'hFFAA;
defparam \my_processor|my_alu|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~63 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[15]~197_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~659_combout ))

	.dataa(\my_regfile|data_readRegA[17]~659_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[15]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~63 .lut_mask = 16'hFA0A;
defparam \my_processor|my_alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~60 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~241_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~703_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[14]~241_combout ),
	.datad(\my_regfile|data_readRegA[16]~703_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~60 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~64 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~60_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~63_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~64 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~72 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[18]~681_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[20]~615_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[20]~615_combout ),
	.datad(\my_regfile|data_readRegA[18]~681_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~72 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~75 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~637_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[21]~571_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[21]~571_combout ),
	.datad(\my_regfile|data_readRegA[19]~637_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~75 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~76 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~72_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~75_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~76 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~77 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~76_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~77 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~11 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[2]~87_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[4]~175_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[2]~87_combout ),
	.datad(\my_regfile|data_readRegA[4]~175_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~11 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~15 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[3]~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[5]~153_combout )))

	.dataa(\my_regfile|data_readRegA[3]~65_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[5]~153_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~15 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~16 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~11_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~15_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~16 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~3 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[0]~21_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[1]~43_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[1]~43_combout ),
	.datad(\my_regfile|data_readRegA[0]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~3 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~17 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~3_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~16_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|my_alu|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~17 .lut_mask = 16'h4E44;
defparam \my_processor|my_alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~18 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~18_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~17_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~18 .lut_mask = 16'h5500;
defparam \my_processor|my_alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector10~1 (
// Equation(s):
// \my_processor|my_alu|Selector10~1_combout  = (\my_processor|my_alu|Selector15~3_combout  & (\my_processor|my_alu|Selector15~2_combout )) # (!\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|Selector15~2_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~18_combout ))) # (!\my_processor|my_alu|Selector15~2_combout  & (\my_processor|my_alu|ShiftLeft0~77_combout ))))

	.dataa(\my_processor|my_alu|Selector15~3_combout ),
	.datab(\my_processor|my_alu|Selector15~2_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector10~1 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector31~3 (
// Equation(s):
// \my_processor|my_alu|Selector31~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # (\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~3 .lut_mask = 16'hFFAA;
defparam \my_processor|my_alu|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N5
dffeas \my_regfile|register[31].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N19
dffeas \my_regfile|register[30].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~645 (
// Equation(s):
// \my_regfile|data_readRegB[29]~645_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[29].df|q~q  & ((\my_regfile|register[31].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~645 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[29]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~646 (
// Equation(s):
// \my_regfile|data_readRegB[29]~646_combout  = (\my_regfile|data_readRegB[29]~645_combout  & ((\my_regfile|register[29].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~6_combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[29]~645_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~646 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[29]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N9
dffeas \my_regfile|register[7].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \my_regfile|register[8].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[8].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[8].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[29].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[8].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N15
dffeas \my_regfile|register[8].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[8].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~630 (
// Equation(s):
// \my_regfile|data_readRegB[29]~630_combout  = (\my_regfile|register[7].df|dffe_array[29].df|q~q  & (((\my_regfile|register[8].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~630 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[29]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N5
dffeas \my_regfile|register[6].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N7
dffeas \my_regfile|register[5].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~629 (
// Equation(s):
// \my_regfile|data_readRegB[29]~629_combout  = (\my_regfile|register[6].df|dffe_array[29].df|q~q  & (((\my_regfile|register[5].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~629 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[29]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N13
dffeas \my_regfile|register[4].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N9
dffeas \my_regfile|register[3].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~627 (
// Equation(s):
// \my_regfile|data_readRegB[29]~627_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(gnd),
	.datac(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~627 .lut_mask = 16'h00F5;
defparam \my_regfile|data_readRegB[29]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[29].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N29
dffeas \my_regfile|register[2].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N19
dffeas \my_regfile|register[1].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~626 (
// Equation(s):
// \my_regfile|data_readRegB[29]~626_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[29].df|q~q  & ((\my_regfile|register[1].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~626 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[29]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~628 (
// Equation(s):
// \my_regfile|data_readRegB[29]~628_combout  = (\my_regfile|data_readRegB[29]~627_combout  & (\my_regfile|data_readRegB[29]~626_combout  & ((\my_regfile|register[4].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[29]~627_combout ),
	.datad(\my_regfile|data_readRegB[29]~626_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~628 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[29]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \my_regfile|register[11].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \my_regfile|register[12].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~632 (
// Equation(s):
// \my_regfile|data_readRegB[29]~632_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[29].df|q~q  & ((\my_regfile|register[12].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~632 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[29]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N7
dffeas \my_regfile|register[14].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N29
dffeas \my_regfile|register[13].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~633 (
// Equation(s):
// \my_regfile|data_readRegB[29]~633_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[29].df|q~q  & ((\my_regfile|register[13].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~633 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[29]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[29].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \my_regfile|register[10].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \my_regfile|register[9].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~631 (
// Equation(s):
// \my_regfile|data_readRegB[29]~631_combout  = (\my_regfile|register[10].df|dffe_array[29].df|q~q  & (((\my_regfile|register[9].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # (!\my_regfile|register[10].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~631 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[29]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \my_regfile|register[16].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \my_regfile|register[15].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~634 (
// Equation(s):
// \my_regfile|data_readRegB[29]~634_combout  = (\my_regfile|register[16].df|dffe_array[29].df|q~q  & (((\my_regfile|register[15].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d2|and7~combout ))) # (!\my_regfile|register[16].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~634 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[29]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~635 (
// Equation(s):
// \my_regfile|data_readRegB[29]~635_combout  = (\my_regfile|data_readRegB[29]~632_combout  & (\my_regfile|data_readRegB[29]~633_combout  & (\my_regfile|data_readRegB[29]~631_combout  & \my_regfile|data_readRegB[29]~634_combout )))

	.dataa(\my_regfile|data_readRegB[29]~632_combout ),
	.datab(\my_regfile|data_readRegB[29]~633_combout ),
	.datac(\my_regfile|data_readRegB[29]~631_combout ),
	.datad(\my_regfile|data_readRegB[29]~634_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~635 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~636 (
// Equation(s):
// \my_regfile|data_readRegB[29]~636_combout  = (\my_regfile|data_readRegB[29]~630_combout  & (\my_regfile|data_readRegB[29]~629_combout  & (\my_regfile|data_readRegB[29]~628_combout  & \my_regfile|data_readRegB[29]~635_combout )))

	.dataa(\my_regfile|data_readRegB[29]~630_combout ),
	.datab(\my_regfile|data_readRegB[29]~629_combout ),
	.datac(\my_regfile|data_readRegB[29]~628_combout ),
	.datad(\my_regfile|data_readRegB[29]~635_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~636 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \my_regfile|register[17].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \my_regfile|register[18].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~637 (
// Equation(s):
// \my_regfile|data_readRegB[29]~637_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[29].df|q~q  & ((\my_regfile|register[18].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[29].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~637 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[29]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N19
dffeas \my_regfile|register[22].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N1
dffeas \my_regfile|register[21].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~639 (
// Equation(s):
// \my_regfile|data_readRegB[29]~639_combout  = (\my_regfile|register[22].df|dffe_array[29].df|q~q  & (((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~639 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[29]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \my_regfile|register[24].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[24].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[24].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[24].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N5
dffeas \my_regfile|register[24].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[24].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \my_regfile|register[23].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[23].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[23].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[23].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N19
dffeas \my_regfile|register[23].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[23].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~640 (
// Equation(s):
// \my_regfile|data_readRegB[29]~640_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[29].df|q~q  & ((\my_regfile|register[23].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|d1|d3|and7~combout ),
	.datad(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~640 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[29]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N9
dffeas \my_regfile|register[20].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N7
dffeas \my_regfile|register[19].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~638 (
// Equation(s):
// \my_regfile|data_readRegB[29]~638_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[29].df|q~q  & ((\my_regfile|register[19].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~638 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[29]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~641 (
// Equation(s):
// \my_regfile|data_readRegB[29]~641_combout  = (\my_regfile|data_readRegB[29]~637_combout  & (\my_regfile|data_readRegB[29]~639_combout  & (\my_regfile|data_readRegB[29]~640_combout  & \my_regfile|data_readRegB[29]~638_combout )))

	.dataa(\my_regfile|data_readRegB[29]~637_combout ),
	.datab(\my_regfile|data_readRegB[29]~639_combout ),
	.datac(\my_regfile|data_readRegB[29]~640_combout ),
	.datad(\my_regfile|data_readRegB[29]~638_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~641 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N23
dffeas \my_regfile|register[25].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~642 (
// Equation(s):
// \my_regfile|data_readRegB[29]~642_combout  = (\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (((\my_processor|ctrl_readRegB[2]~2_combout ) # (!\my_regfile|d1|d1|and1~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout ))

	.dataa(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|d1|d1|and1~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~642 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegB[29]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N25
dffeas \my_regfile|register[26].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N22
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N23
dffeas \my_regfile|register[27].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N30
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[29].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[29].df|q~feeder_combout  = \my_processor|data_writeReg[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[29].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[29].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].df|dffe_array[29].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N31
dffeas \my_regfile|register[28].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[29].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~643 (
// Equation(s):
// \my_regfile|data_readRegB[29]~643_combout  = (\my_regfile|register[27].df|dffe_array[29].df|q~q  & ((\my_regfile|register[28].df|dffe_array[29].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~643 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[29]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~644 (
// Equation(s):
// \my_regfile|data_readRegB[29]~644_combout  = (\my_regfile|data_readRegB[29]~642_combout  & (\my_regfile|data_readRegB[29]~643_combout  & ((\my_regfile|register[26].df|dffe_array[29].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|data_readRegB[29]~642_combout ),
	.datab(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|data_readRegB[29]~643_combout ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~644 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegB[29]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~647 (
// Equation(s):
// \my_regfile|data_readRegB[29]~647_combout  = (\my_regfile|data_readRegB[29]~646_combout  & (\my_regfile|data_readRegB[29]~636_combout  & (\my_regfile|data_readRegB[29]~641_combout  & \my_regfile|data_readRegB[29]~644_combout )))

	.dataa(\my_regfile|data_readRegB[29]~646_combout ),
	.datab(\my_regfile|data_readRegB[29]~636_combout ),
	.datac(\my_regfile|data_readRegB[29]~641_combout ),
	.datad(\my_regfile|data_readRegB[29]~644_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~647 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \my_processor|data[29]~38 (
// Equation(s):
// \my_processor|data[29]~38_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[29]~647_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[29]~647_combout ),
	.cin(gnd),
	.combout(\my_processor|data[29]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[29]~38 .lut_mask = 16'hDD8D;
defparam \my_processor|data[29]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[29]~38_combout ,\my_processor|data[28]~37_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \my_regfile|register[13].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \my_regfile|register[14].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~514 (
// Equation(s):
// \my_regfile|data_readRegA[28]~514_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[28].df|q~q  & ((\my_regfile|register[14].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~514 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[28]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \my_regfile|register[16].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \my_regfile|register[15].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~515 (
// Equation(s):
// \my_regfile|data_readRegA[28]~515_combout  = (\my_regfile|register[16].df|dffe_array[28].df|q~q  & (((\my_regfile|register[15].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~515 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[28]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \my_regfile|register[10].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \my_regfile|register[9].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~512 (
// Equation(s):
// \my_regfile|data_readRegA[28]~512_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[28].df|q~q  & ((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~512 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[28]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N5
dffeas \my_regfile|register[11].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N31
dffeas \my_regfile|register[12].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~513 (
// Equation(s):
// \my_regfile|data_readRegA[28]~513_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[28].df|q~q  & ((\my_regfile|register[12].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~513 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[28]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~516 (
// Equation(s):
// \my_regfile|data_readRegA[28]~516_combout  = (\my_regfile|data_readRegA[28]~514_combout  & (\my_regfile|data_readRegA[28]~515_combout  & (\my_regfile|data_readRegA[28]~512_combout  & \my_regfile|data_readRegA[28]~513_combout )))

	.dataa(\my_regfile|data_readRegA[28]~514_combout ),
	.datab(\my_regfile|data_readRegA[28]~515_combout ),
	.datac(\my_regfile|data_readRegA[28]~512_combout ),
	.datad(\my_regfile|data_readRegA[28]~513_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~516 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N13
dffeas \my_regfile|register[31].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N27
dffeas \my_regfile|register[30].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~525 (
// Equation(s):
// \my_regfile|data_readRegA[28]~525_combout  = (\my_regfile|register[31].df|dffe_array[28].df|q~q  & (((\my_regfile|register[30].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~525 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[28]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N29
dffeas \my_regfile|register[29].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N31
dffeas \my_regfile|register[25].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N9
dffeas \my_regfile|register[26].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~522 (
// Equation(s):
// \my_regfile|data_readRegA[28]~522_combout  = (\my_regfile|register[25].df|dffe_array[28].df|q~q  & (((\my_regfile|register[26].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # (!\my_regfile|register[25].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~522 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[28]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N11
dffeas \my_regfile|register[27].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N12
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[28].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[28].df|q~feeder_combout  = \my_processor|data_writeReg[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[28].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[28].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[28].df|dffe_array[28].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N13
dffeas \my_regfile|register[28].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[28].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~523 (
// Equation(s):
// \my_regfile|data_readRegA[28]~523_combout  = (((\my_regfile|register[28].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d0|and2~2_combout ),
	.datad(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~523 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[28]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~524 (
// Equation(s):
// \my_regfile|data_readRegA[28]~524_combout  = (\my_regfile|data_readRegA[28]~522_combout  & (\my_regfile|data_readRegA[28]~523_combout  & ((\my_regfile|register[27].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[28]~522_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|data_readRegA[28]~523_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~524 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[28]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~526 (
// Equation(s):
// \my_regfile|data_readRegA[28]~526_combout  = (\my_regfile|data_readRegA[28]~525_combout  & (\my_regfile|data_readRegA[28]~524_combout  & ((\my_regfile|register[29].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[28]~525_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[28]~524_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~526 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[28]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N13
dffeas \my_regfile|register[8].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N19
dffeas \my_regfile|register[7].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~510 (
// Equation(s):
// \my_regfile|data_readRegA[28]~510_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[28].df|q~q  & ((\my_regfile|register[8].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~510 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N15
dffeas \my_regfile|register[4].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~507 (
// Equation(s):
// \my_regfile|data_readRegA[28]~507_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~507 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[28]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N21
dffeas \my_regfile|register[3].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~508 (
// Equation(s):
// \my_regfile|data_readRegA[28]~508_combout  = (\my_regfile|data_readRegA[28]~507_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|data_readRegA[28]~507_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~508 .lut_mask = 16'h00C4;
defparam \my_regfile|data_readRegA[28]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N27
dffeas \my_regfile|register[5].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N1
dffeas \my_regfile|register[6].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~509 (
// Equation(s):
// \my_regfile|data_readRegA[28]~509_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[28].df|q~q  & ((\my_regfile|register[5].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~509 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N13
dffeas \my_regfile|register[2].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N19
dffeas \my_regfile|register[1].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~506 (
// Equation(s):
// \my_regfile|data_readRegA[28]~506_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[28].df|q~q  & ((\my_regfile|register[1].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~506 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[28]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~511 (
// Equation(s):
// \my_regfile|data_readRegA[28]~511_combout  = (\my_regfile|data_readRegA[28]~510_combout  & (\my_regfile|data_readRegA[28]~508_combout  & (\my_regfile|data_readRegA[28]~509_combout  & \my_regfile|data_readRegA[28]~506_combout )))

	.dataa(\my_regfile|data_readRegA[28]~510_combout ),
	.datab(\my_regfile|data_readRegA[28]~508_combout ),
	.datac(\my_regfile|data_readRegA[28]~509_combout ),
	.datad(\my_regfile|data_readRegA[28]~506_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~511 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \my_regfile|register[20].df|dffe_array[28].df|q~feeder (
// Equation(s):
// \my_regfile|register[20].df|dffe_array[28].df|q~feeder_combout  = \my_processor|data_writeReg[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].df|dffe_array[28].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[28].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].df|dffe_array[28].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N25
dffeas \my_regfile|register[20].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].df|dffe_array[28].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~518 (
// Equation(s):
// \my_regfile|data_readRegA[28]~518_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[28].df|q~q  & ((\my_regfile|register[19].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d0|d3|and3~combout ),
	.datad(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~518 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[28]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N21
dffeas \my_regfile|register[24].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N19
dffeas \my_regfile|register[23].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~520 (
// Equation(s):
// \my_regfile|data_readRegA[28]~520_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[28].df|q~q  & ((\my_regfile|register[24].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~520 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N31
dffeas \my_regfile|register[22].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N13
dffeas \my_regfile|register[21].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~519 (
// Equation(s):
// \my_regfile|data_readRegA[28]~519_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[28].df|q~q  & ((\my_regfile|register[22].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~519 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N19
dffeas \my_regfile|register[18].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N21
dffeas \my_regfile|register[17].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~517 (
// Equation(s):
// \my_regfile|data_readRegA[28]~517_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[28].df|q~q  & ((\my_regfile|register[18].df|dffe_array[28].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[28].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~517 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[28]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~521 (
// Equation(s):
// \my_regfile|data_readRegA[28]~521_combout  = (\my_regfile|data_readRegA[28]~518_combout  & (\my_regfile|data_readRegA[28]~520_combout  & (\my_regfile|data_readRegA[28]~519_combout  & \my_regfile|data_readRegA[28]~517_combout )))

	.dataa(\my_regfile|data_readRegA[28]~518_combout ),
	.datab(\my_regfile|data_readRegA[28]~520_combout ),
	.datac(\my_regfile|data_readRegA[28]~519_combout ),
	.datad(\my_regfile|data_readRegA[28]~517_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~521 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~527 (
// Equation(s):
// \my_regfile|data_readRegA[28]~527_combout  = (\my_regfile|data_readRegA[28]~516_combout  & (\my_regfile|data_readRegA[28]~526_combout  & (\my_regfile|data_readRegA[28]~511_combout  & \my_regfile|data_readRegA[28]~521_combout )))

	.dataa(\my_regfile|data_readRegA[28]~516_combout ),
	.datab(\my_regfile|data_readRegA[28]~526_combout ),
	.datac(\my_regfile|data_readRegA[28]~511_combout ),
	.datad(\my_regfile|data_readRegA[28]~521_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~527 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[27]~36_combout ,\my_processor|data[26]~35_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X66_Y31_N9
dffeas \my_regfile|register[21].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N23
dffeas \my_regfile|register[22].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~409 (
// Equation(s):
// \my_regfile|data_readRegA[26]~409_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[26].df|q~q  & ((\my_regfile|register[22].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~409 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N9
dffeas \my_regfile|register[17].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N11
dffeas \my_regfile|register[18].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~407 (
// Equation(s):
// \my_regfile|data_readRegA[26]~407_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[26].df|q~q  & ((\my_regfile|register[18].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~407 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[26]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N27
dffeas \my_regfile|register[23].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \my_regfile|register[24].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~410 (
// Equation(s):
// \my_regfile|data_readRegA[26]~410_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[26].df|q~q  & ((\my_regfile|register[24].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~410 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[26]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
cycloneive_lcell_comb \my_regfile|register[20].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[20].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[20].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[20].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N9
dffeas \my_regfile|register[20].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[20].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N19
dffeas \my_regfile|register[19].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~408 (
// Equation(s):
// \my_regfile|data_readRegA[26]~408_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[26].df|q~q  & ((\my_regfile|register[19].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~408 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[26]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~411 (
// Equation(s):
// \my_regfile|data_readRegA[26]~411_combout  = (\my_regfile|data_readRegA[26]~409_combout  & (\my_regfile|data_readRegA[26]~407_combout  & (\my_regfile|data_readRegA[26]~410_combout  & \my_regfile|data_readRegA[26]~408_combout )))

	.dataa(\my_regfile|data_readRegA[26]~409_combout ),
	.datab(\my_regfile|data_readRegA[26]~407_combout ),
	.datac(\my_regfile|data_readRegA[26]~410_combout ),
	.datad(\my_regfile|data_readRegA[26]~408_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~411 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N12
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N13
dffeas \my_regfile|register[27].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N28
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N29
dffeas \my_regfile|register[28].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~413 (
// Equation(s):
// \my_regfile|data_readRegA[26]~413_combout  = (((\my_regfile|register[28].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|d0|d0|and2~2_combout ),
	.datad(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~413 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[26]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N15
dffeas \my_regfile|register[25].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y28_N17
dffeas \my_regfile|register[26].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~412 (
// Equation(s):
// \my_regfile|data_readRegA[26]~412_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[26].df|q~q  & ((\my_regfile|register[25].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~412 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[26]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~414 (
// Equation(s):
// \my_regfile|data_readRegA[26]~414_combout  = (\my_regfile|data_readRegA[26]~413_combout  & (\my_regfile|data_readRegA[26]~412_combout  & ((\my_regfile|register[27].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|data_readRegA[26]~413_combout ),
	.datac(\my_regfile|d0|d4|and3~combout ),
	.datad(\my_regfile|data_readRegA[26]~412_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~414 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[26]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N4
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[29].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N5
dffeas \my_regfile|register[29].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N29
dffeas \my_regfile|register[31].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N15
dffeas \my_regfile|register[30].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~415 (
// Equation(s):
// \my_regfile|data_readRegA[26]~415_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[26].df|q~q  & ((\my_regfile|register[30].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~415 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[26]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~416 (
// Equation(s):
// \my_regfile|data_readRegA[26]~416_combout  = (\my_regfile|data_readRegA[26]~414_combout  & (\my_regfile|data_readRegA[26]~415_combout  & ((\my_regfile|register[29].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[26]~414_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|data_readRegA[26]~415_combout ),
	.datad(\my_regfile|d0|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~416 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegA[26]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N31
dffeas \my_regfile|register[9].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \my_regfile|register[10].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~402 (
// Equation(s):
// \my_regfile|data_readRegA[26]~402_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[26].df|q~q  & ((\my_regfile|register[9].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d2|and1~combout )))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~402 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[26]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \my_regfile|register[16].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~405 (
// Equation(s):
// \my_regfile|data_readRegA[26]~405_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[26].df|q~q  & ((\my_regfile|register[16].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~405 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[26]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas \my_regfile|register[11].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \my_regfile|register[12].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~403 (
// Equation(s):
// \my_regfile|data_readRegA[26]~403_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[26].df|q~q  & ((\my_regfile|register[12].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~403 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[26]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \my_regfile|register[13].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \my_regfile|register[14].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[14].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[14].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[26].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[14].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \my_regfile|register[14].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[14].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~404 (
// Equation(s):
// \my_regfile|data_readRegA[26]~404_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[26].df|q~q  & ((\my_regfile|register[14].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~404 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[26]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~406 (
// Equation(s):
// \my_regfile|data_readRegA[26]~406_combout  = (\my_regfile|data_readRegA[26]~402_combout  & (\my_regfile|data_readRegA[26]~405_combout  & (\my_regfile|data_readRegA[26]~403_combout  & \my_regfile|data_readRegA[26]~404_combout )))

	.dataa(\my_regfile|data_readRegA[26]~402_combout ),
	.datab(\my_regfile|data_readRegA[26]~405_combout ),
	.datac(\my_regfile|data_readRegA[26]~403_combout ),
	.datad(\my_regfile|data_readRegA[26]~404_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~406 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N23
dffeas \my_regfile|register[2].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N1
dffeas \my_regfile|register[1].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~396 (
// Equation(s):
// \my_regfile|data_readRegA[26]~396_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[26].df|q~q  & ((\my_regfile|register[1].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~396 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[26]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N29
dffeas \my_regfile|register[3].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N24
cycloneive_lcell_comb \my_regfile|register[4].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[4].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[4].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[26].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[4].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N25
dffeas \my_regfile|register[4].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[4].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~397 (
// Equation(s):
// \my_regfile|data_readRegA[26]~397_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[26].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout ))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~397 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[26]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~398 (
// Equation(s):
// \my_regfile|data_readRegA[26]~398_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[26]~397_combout  & ((\my_regfile|register[3].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|data_readRegA[26]~397_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~398 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[26]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
cycloneive_lcell_comb \my_regfile|register[7].df|dffe_array[26].df|q~feeder (
// Equation(s):
// \my_regfile|register[7].df|dffe_array[26].df|q~feeder_combout  = \my_processor|data_writeReg[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[7].df|dffe_array[26].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[26].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[7].df|dffe_array[26].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N1
dffeas \my_regfile|register[7].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].df|dffe_array[26].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N7
dffeas \my_regfile|register[8].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~400 (
// Equation(s):
// \my_regfile|data_readRegA[26]~400_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[26].df|q~q  & ((\my_regfile|register[8].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|d0|d2|and0~combout ),
	.datad(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~400 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[26]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N9
dffeas \my_regfile|register[6].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N19
dffeas \my_regfile|register[5].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~399 (
// Equation(s):
// \my_regfile|data_readRegA[26]~399_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[26].df|q~q  & ((\my_regfile|register[6].df|dffe_array[26].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[26].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~399 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[26]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~401 (
// Equation(s):
// \my_regfile|data_readRegA[26]~401_combout  = (\my_regfile|data_readRegA[26]~396_combout  & (\my_regfile|data_readRegA[26]~398_combout  & (\my_regfile|data_readRegA[26]~400_combout  & \my_regfile|data_readRegA[26]~399_combout )))

	.dataa(\my_regfile|data_readRegA[26]~396_combout ),
	.datab(\my_regfile|data_readRegA[26]~398_combout ),
	.datac(\my_regfile|data_readRegA[26]~400_combout ),
	.datad(\my_regfile|data_readRegA[26]~399_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~401 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~417 (
// Equation(s):
// \my_regfile|data_readRegA[26]~417_combout  = (\my_regfile|data_readRegA[26]~411_combout  & (\my_regfile|data_readRegA[26]~416_combout  & (\my_regfile|data_readRegA[26]~406_combout  & \my_regfile|data_readRegA[26]~401_combout )))

	.dataa(\my_regfile|data_readRegA[26]~411_combout ),
	.datab(\my_regfile|data_readRegA[26]~416_combout ),
	.datac(\my_regfile|data_readRegA[26]~406_combout ),
	.datad(\my_regfile|data_readRegA[26]~401_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~417 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector28~5 (
// Equation(s):
// \my_processor|my_alu|Selector28~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|my_alu|Selector31~16_combout  & !\my_processor|alu_opcode[0]~10_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|my_alu|Selector31~16_combout ),
	.datad(\my_processor|alu_opcode[0]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~5 .lut_mask = 16'h0002;
defparam \my_processor|my_alu|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector28~6 (
// Equation(s):
// \my_processor|my_alu|Selector28~6_combout  = (\my_processor|my_alu|Selector31~18_combout ) # ((\my_processor|my_alu|Selector31~11_combout  & \my_processor|alu_opcode[0]~11_combout ))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[0]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~6 .lut_mask = 16'hEECC;
defparam \my_processor|my_alu|Selector28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector5~4 (
// Equation(s):
// \my_processor|my_alu|Selector5~4_combout  = (\my_regfile|data_readRegA[26]~417_combout  & ((\my_processor|my_alu|Selector28~6_combout ) # ((\my_processor|my_alu|Selector28~5_combout  & \my_processor|data[26]~35_combout )))) # 
// (!\my_regfile|data_readRegA[26]~417_combout  & (\my_processor|my_alu|Selector28~6_combout  & ((\my_processor|data[26]~35_combout ) # (!\my_processor|my_alu|Selector28~5_combout ))))

	.dataa(\my_regfile|data_readRegA[26]~417_combout ),
	.datab(\my_processor|my_alu|Selector28~5_combout ),
	.datac(\my_processor|data[26]~35_combout ),
	.datad(\my_processor|my_alu|Selector28~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector5~4 .lut_mask = 16'hFB80;
defparam \my_processor|my_alu|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[25].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N31
dffeas \my_regfile|register[27].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N1
dffeas \my_regfile|register[28].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~557 (
// Equation(s):
// \my_regfile|data_readRegB[25]~557_combout  = (\my_regfile|register[27].df|dffe_array[25].df|q~q  & ((\my_regfile|register[28].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~557 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[25]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N9
dffeas \my_regfile|register[25].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N7
dffeas \my_regfile|register[26].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~556 (
// Equation(s):
// \my_regfile|data_readRegB[25]~556_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[25].df|q~q  & ((\my_regfile|register[25].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~556 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~558 (
// Equation(s):
// \my_regfile|data_readRegB[25]~558_combout  = (\my_regfile|data_readRegB[25]~557_combout  & \my_regfile|data_readRegB[25]~556_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[25]~557_combout ),
	.datad(\my_regfile|data_readRegB[25]~556_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~558 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[25]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \my_regfile|register[17].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N19
dffeas \my_regfile|register[18].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~551 (
// Equation(s):
// \my_regfile|data_readRegB[25]~551_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[25].df|q~q  & ((\my_regfile|register[17].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~551 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N31
dffeas \my_regfile|register[20].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N1
dffeas \my_regfile|register[19].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~552 (
// Equation(s):
// \my_regfile|data_readRegB[25]~552_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[25].df|q~q  & ((\my_regfile|register[20].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~552 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N7
dffeas \my_regfile|register[22].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N29
dffeas \my_regfile|register[21].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~553 (
// Equation(s):
// \my_regfile|data_readRegB[25]~553_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[25].df|q~q  & ((\my_regfile|register[22].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~553 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[25]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N11
dffeas \my_regfile|register[23].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N29
dffeas \my_regfile|register[24].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~554 (
// Equation(s):
// \my_regfile|data_readRegB[25]~554_combout  = (\my_regfile|register[23].df|dffe_array[25].df|q~q  & (((\my_regfile|register[24].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~554 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[25]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~555 (
// Equation(s):
// \my_regfile|data_readRegB[25]~555_combout  = (\my_regfile|data_readRegB[25]~551_combout  & (\my_regfile|data_readRegB[25]~552_combout  & (\my_regfile|data_readRegB[25]~553_combout  & \my_regfile|data_readRegB[25]~554_combout )))

	.dataa(\my_regfile|data_readRegB[25]~551_combout ),
	.datab(\my_regfile|data_readRegB[25]~552_combout ),
	.datac(\my_regfile|data_readRegB[25]~553_combout ),
	.datad(\my_regfile|data_readRegB[25]~554_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~555 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N31
dffeas \my_regfile|register[31].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[25].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N29
dffeas \my_regfile|register[30].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~559 (
// Equation(s):
// \my_regfile|data_readRegB[25]~559_combout  = (\my_regfile|d1|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[25].df|q~q  & ((\my_regfile|register[30].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d4|and6~combout )))) # 
// (!\my_regfile|d1|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d4|and6~combout )))

	.dataa(\my_regfile|d1|d4|and7~combout ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~559 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[25]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N14
cycloneive_lcell_comb \my_regfile|register[29].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[29].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[29].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[25].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[29].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N15
dffeas \my_regfile|register[29].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[29].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~560 (
// Equation(s):
// \my_regfile|data_readRegB[25]~560_combout  = (\my_regfile|data_readRegB[25]~559_combout  & (((\my_regfile|register[29].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d0|and1~6_combout )) # (!\my_regfile|d1|d2|and5~0_combout )))

	.dataa(\my_regfile|data_readRegB[25]~559_combout ),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(\my_regfile|d1|d0|and1~6_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~560 .lut_mask = 16'hAA2A;
defparam \my_regfile|data_readRegB[25]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N22
cycloneive_lcell_comb \my_regfile|register[7].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[7].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[7].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[25].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[7].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N23
dffeas \my_regfile|register[7].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[7].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N29
dffeas \my_regfile|register[8].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~544 (
// Equation(s):
// \my_regfile|data_readRegB[25]~544_combout  = (\my_regfile|register[7].df|dffe_array[25].df|q~q  & (((\my_regfile|register[8].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[25].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~544 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[25]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N9
dffeas \my_regfile|register[6].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N3
dffeas \my_regfile|register[5].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~543 (
// Equation(s):
// \my_regfile|data_readRegB[25]~543_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[25].df|q~q  & ((\my_regfile|register[5].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d1|and5~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~543 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[25]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \my_regfile|register[14].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~547 (
// Equation(s):
// \my_regfile|data_readRegB[25]~547_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[25].df|q~q  & ((\my_regfile|register[13].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~547 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[25]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \my_regfile|register[10].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \my_regfile|register[9].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~545 (
// Equation(s):
// \my_regfile|data_readRegB[25]~545_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[25].df|q~q  & ((\my_regfile|register[9].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~545 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[25]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N1
dffeas \my_regfile|register[12].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N19
dffeas \my_regfile|register[11].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~546 (
// Equation(s):
// \my_regfile|data_readRegB[25]~546_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[25].df|q~q  & ((\my_regfile|register[11].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[25].df|q~q )) # (!\my_regfile|d1|d2|and3~combout )))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~546 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[25]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N29
dffeas \my_regfile|register[16].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \my_regfile|register[15].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~548 (
// Equation(s):
// \my_regfile|data_readRegB[25]~548_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[25].df|q~q  & ((\my_regfile|register[16].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~548 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[25]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~549 (
// Equation(s):
// \my_regfile|data_readRegB[25]~549_combout  = (\my_regfile|data_readRegB[25]~547_combout  & (\my_regfile|data_readRegB[25]~545_combout  & (\my_regfile|data_readRegB[25]~546_combout  & \my_regfile|data_readRegB[25]~548_combout )))

	.dataa(\my_regfile|data_readRegB[25]~547_combout ),
	.datab(\my_regfile|data_readRegB[25]~545_combout ),
	.datac(\my_regfile|data_readRegB[25]~546_combout ),
	.datad(\my_regfile|data_readRegB[25]~548_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~549 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N9
dffeas \my_regfile|register[4].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N27
dffeas \my_regfile|register[3].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~541 (
// Equation(s):
// \my_regfile|data_readRegB[25]~541_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~541 .lut_mask = 16'h00BB;
defparam \my_regfile|data_readRegB[25]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N4
cycloneive_lcell_comb \my_regfile|register[2].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[2].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[2].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[25].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[2].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N5
dffeas \my_regfile|register[2].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[2].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[25].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[25].df|q~feeder_combout  = \my_processor|data_writeReg[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[25].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[25].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[1].df|dffe_array[25].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N29
dffeas \my_regfile|register[1].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[25].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~540 (
// Equation(s):
// \my_regfile|data_readRegB[25]~540_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[25].df|q~q  & ((\my_regfile|register[1].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~540 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[25]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~542 (
// Equation(s):
// \my_regfile|data_readRegB[25]~542_combout  = (\my_regfile|data_readRegB[25]~541_combout  & (\my_regfile|data_readRegB[25]~540_combout  & ((\my_regfile|register[4].df|dffe_array[25].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|data_readRegB[25]~541_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[25]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~542 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[25]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~550 (
// Equation(s):
// \my_regfile|data_readRegB[25]~550_combout  = (\my_regfile|data_readRegB[25]~544_combout  & (\my_regfile|data_readRegB[25]~543_combout  & (\my_regfile|data_readRegB[25]~549_combout  & \my_regfile|data_readRegB[25]~542_combout )))

	.dataa(\my_regfile|data_readRegB[25]~544_combout ),
	.datab(\my_regfile|data_readRegB[25]~543_combout ),
	.datac(\my_regfile|data_readRegB[25]~549_combout ),
	.datad(\my_regfile|data_readRegB[25]~542_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~550 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~561 (
// Equation(s):
// \my_regfile|data_readRegB[25]~561_combout  = (\my_regfile|data_readRegB[25]~558_combout  & (\my_regfile|data_readRegB[25]~555_combout  & (\my_regfile|data_readRegB[25]~560_combout  & \my_regfile|data_readRegB[25]~550_combout )))

	.dataa(\my_regfile|data_readRegB[25]~558_combout ),
	.datab(\my_regfile|data_readRegB[25]~555_combout ),
	.datac(\my_regfile|data_readRegB[25]~560_combout ),
	.datad(\my_regfile|data_readRegB[25]~550_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~561 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N2
cycloneive_lcell_comb \my_processor|data[25]~34 (
// Equation(s):
// \my_processor|data[25]~34_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[25]~561_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[25]~561_combout ),
	.cin(gnd),
	.combout(\my_processor|data[25]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[25]~34 .lut_mask = 16'hDD8D;
defparam \my_processor|data[25]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[25]~34_combout ,\my_processor|data[24]~33_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X66_Y28_N5
dffeas \my_regfile|register[20].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N11
dffeas \my_regfile|register[19].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~430 (
// Equation(s):
// \my_regfile|data_readRegA[24]~430_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[24].df|q~q  & ((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~430 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[24]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N29
dffeas \my_regfile|register[24].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N7
dffeas \my_regfile|register[23].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~432 (
// Equation(s):
// \my_regfile|data_readRegA[24]~432_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[24].df|q~q  & ((\my_regfile|register[24].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~432 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[24]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N7
dffeas \my_regfile|register[21].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \my_regfile|register[22].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~431 (
// Equation(s):
// \my_regfile|data_readRegA[24]~431_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[24].df|q~q  & ((\my_regfile|register[22].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~431 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[24]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N27
dffeas \my_regfile|register[18].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N21
dffeas \my_regfile|register[17].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~429 (
// Equation(s):
// \my_regfile|data_readRegA[24]~429_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[24].df|q~q  & ((\my_regfile|register[17].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~429 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[24]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~433 (
// Equation(s):
// \my_regfile|data_readRegA[24]~433_combout  = (\my_regfile|data_readRegA[24]~430_combout  & (\my_regfile|data_readRegA[24]~432_combout  & (\my_regfile|data_readRegA[24]~431_combout  & \my_regfile|data_readRegA[24]~429_combout )))

	.dataa(\my_regfile|data_readRegA[24]~430_combout ),
	.datab(\my_regfile|data_readRegA[24]~432_combout ),
	.datac(\my_regfile|data_readRegA[24]~431_combout ),
	.datad(\my_regfile|data_readRegA[24]~429_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~433 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N11
dffeas \my_regfile|register[1].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N17
dffeas \my_regfile|register[2].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~418 (
// Equation(s):
// \my_regfile|data_readRegA[24]~418_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[24].df|q~q  & ((\my_regfile|register[1].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~418 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[24]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N23
dffeas \my_regfile|register[3].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N25
dffeas \my_regfile|register[4].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~419 (
// Equation(s):
// \my_regfile|data_readRegA[24]~419_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~419 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[24]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~420 (
// Equation(s):
// \my_regfile|data_readRegA[24]~420_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[24]~419_combout  & ((\my_regfile|register[3].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|data_readRegA[24]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~420 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[24]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N13
dffeas \my_regfile|register[7].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N3
dffeas \my_regfile|register[8].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~422 (
// Equation(s):
// \my_regfile|data_readRegA[24]~422_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[24].df|q~q  & ((\my_regfile|register[7].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~422 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[24]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N14
cycloneive_lcell_comb \my_regfile|register[5].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[5].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[5].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[5].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N15
dffeas \my_regfile|register[5].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[5].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~421 (
// Equation(s):
// \my_regfile|data_readRegA[24]~421_combout  = (\my_regfile|register[6].df|dffe_array[24].df|q~q  & ((\my_regfile|register[5].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~421 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[24]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~423 (
// Equation(s):
// \my_regfile|data_readRegA[24]~423_combout  = (\my_regfile|data_readRegA[24]~418_combout  & (\my_regfile|data_readRegA[24]~420_combout  & (\my_regfile|data_readRegA[24]~422_combout  & \my_regfile|data_readRegA[24]~421_combout )))

	.dataa(\my_regfile|data_readRegA[24]~418_combout ),
	.datab(\my_regfile|data_readRegA[24]~420_combout ),
	.datac(\my_regfile|data_readRegA[24]~422_combout ),
	.datad(\my_regfile|data_readRegA[24]~421_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~423 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N29
dffeas \my_regfile|register[29].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y31_N19
dffeas \my_regfile|register[30].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y31_N13
dffeas \my_regfile|register[31].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~437 (
// Equation(s):
// \my_regfile|data_readRegA[24]~437_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[24].df|q~q  & ((\my_regfile|register[31].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~437 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[24]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N14
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[27].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y32_N15
dffeas \my_regfile|register[27].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y32_N9
dffeas \my_regfile|register[28].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~435 (
// Equation(s):
// \my_regfile|data_readRegA[24]~435_combout  = (((\my_regfile|register[28].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~435 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[24]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N22
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y32_N23
dffeas \my_regfile|register[25].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N0
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[24].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y28_N1
dffeas \my_regfile|register[26].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~434 (
// Equation(s):
// \my_regfile|data_readRegA[24]~434_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[24].df|q~q  & ((\my_regfile|register[26].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d0|d4|and2~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~434 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[24]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~436 (
// Equation(s):
// \my_regfile|data_readRegA[24]~436_combout  = (\my_regfile|data_readRegA[24]~435_combout  & (\my_regfile|data_readRegA[24]~434_combout  & ((\my_regfile|register[27].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|data_readRegA[24]~435_combout ),
	.datad(\my_regfile|data_readRegA[24]~434_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~436 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[24]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~438 (
// Equation(s):
// \my_regfile|data_readRegA[24]~438_combout  = (\my_regfile|data_readRegA[24]~437_combout  & (\my_regfile|data_readRegA[24]~436_combout  & ((\my_regfile|register[29].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|data_readRegA[24]~437_combout ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[24]~436_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~438 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[24]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N25
dffeas \my_regfile|register[14].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N19
dffeas \my_regfile|register[13].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~426 (
// Equation(s):
// \my_regfile|data_readRegA[24]~426_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[24].df|q~q  & ((\my_regfile|register[14].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~426 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[24]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \my_regfile|register[9].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \my_regfile|register[10].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~424 (
// Equation(s):
// \my_regfile|data_readRegA[24]~424_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[24].df|q~q  & ((\my_regfile|register[10].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~424 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[24]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \my_regfile|register[16].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \my_regfile|register[15].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~427 (
// Equation(s):
// \my_regfile|data_readRegA[24]~427_combout  = (\my_regfile|register[16].df|dffe_array[24].df|q~q  & (((\my_regfile|register[15].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~427 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[24]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N27
dffeas \my_regfile|register[11].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \my_regfile|register[12].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[12].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[12].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[12].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N17
dffeas \my_regfile|register[12].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[12].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~425 (
// Equation(s):
// \my_regfile|data_readRegA[24]~425_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[24].df|q~q  & ((\my_regfile|register[12].df|dffe_array[24].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[24].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~425 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[24]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~428 (
// Equation(s):
// \my_regfile|data_readRegA[24]~428_combout  = (\my_regfile|data_readRegA[24]~426_combout  & (\my_regfile|data_readRegA[24]~424_combout  & (\my_regfile|data_readRegA[24]~427_combout  & \my_regfile|data_readRegA[24]~425_combout )))

	.dataa(\my_regfile|data_readRegA[24]~426_combout ),
	.datab(\my_regfile|data_readRegA[24]~424_combout ),
	.datac(\my_regfile|data_readRegA[24]~427_combout ),
	.datad(\my_regfile|data_readRegA[24]~425_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~428 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~439 (
// Equation(s):
// \my_regfile|data_readRegA[24]~439_combout  = (\my_regfile|data_readRegA[24]~433_combout  & (\my_regfile|data_readRegA[24]~423_combout  & (\my_regfile|data_readRegA[24]~438_combout  & \my_regfile|data_readRegA[24]~428_combout )))

	.dataa(\my_regfile|data_readRegA[24]~433_combout ),
	.datab(\my_regfile|data_readRegA[24]~423_combout ),
	.datac(\my_regfile|data_readRegA[24]~438_combout ),
	.datad(\my_regfile|data_readRegA[24]~428_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~439 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector7~4 (
// Equation(s):
// \my_processor|my_alu|Selector7~4_combout  = (\my_processor|my_alu|Selector28~6_combout  & (((\my_processor|data[24]~33_combout ) # (\my_regfile|data_readRegA[24]~439_combout )) # (!\my_processor|my_alu|Selector28~5_combout ))) # 
// (!\my_processor|my_alu|Selector28~6_combout  & (\my_processor|my_alu|Selector28~5_combout  & (\my_processor|data[24]~33_combout  & \my_regfile|data_readRegA[24]~439_combout )))

	.dataa(\my_processor|my_alu|Selector28~6_combout ),
	.datab(\my_processor|my_alu|Selector28~5_combout ),
	.datac(\my_processor|data[24]~33_combout ),
	.datad(\my_regfile|data_readRegA[24]~439_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector7~4 .lut_mask = 16'hEAA2;
defparam \my_processor|my_alu|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[23]~32_combout ,\my_processor|data[22]~31_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X69_Y28_N15
dffeas \my_regfile|register[21].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N17
dffeas \my_regfile|register[22].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~585 (
// Equation(s):
// \my_regfile|data_readRegA[22]~585_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[22].df|q~q  & ((\my_regfile|register[21].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~585 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N9
dffeas \my_regfile|register[18].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N19
dffeas \my_regfile|register[17].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~583 (
// Equation(s):
// \my_regfile|data_readRegA[22]~583_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[22].df|q~q  & ((\my_regfile|register[17].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~583 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[22]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N13
dffeas \my_regfile|register[19].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N7
dffeas \my_regfile|register[20].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~584 (
// Equation(s):
// \my_regfile|data_readRegA[22]~584_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[22].df|q~q  & ((\my_regfile|register[20].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~584 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[22]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N3
dffeas \my_regfile|register[23].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N13
dffeas \my_regfile|register[24].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~586 (
// Equation(s):
// \my_regfile|data_readRegA[22]~586_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[22].df|q~q  & ((\my_regfile|register[24].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~586 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[22]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~587 (
// Equation(s):
// \my_regfile|data_readRegA[22]~587_combout  = (\my_regfile|data_readRegA[22]~585_combout  & (\my_regfile|data_readRegA[22]~583_combout  & (\my_regfile|data_readRegA[22]~584_combout  & \my_regfile|data_readRegA[22]~586_combout )))

	.dataa(\my_regfile|data_readRegA[22]~585_combout ),
	.datab(\my_regfile|data_readRegA[22]~583_combout ),
	.datac(\my_regfile|data_readRegA[22]~584_combout ),
	.datad(\my_regfile|data_readRegA[22]~586_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~587 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N19
dffeas \my_regfile|register[15].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N13
dffeas \my_regfile|register[16].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~581 (
// Equation(s):
// \my_regfile|data_readRegA[22]~581_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[22].df|q~q  & ((\my_regfile|register[15].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~581 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N21
dffeas \my_regfile|register[14].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~580 (
// Equation(s):
// \my_regfile|data_readRegA[22]~580_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[22].df|q~q  & ((\my_regfile|register[14].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~580 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[22]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N23
dffeas \my_regfile|register[12].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y30_N13
dffeas \my_regfile|register[11].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~579 (
// Equation(s):
// \my_regfile|data_readRegA[22]~579_combout  = (\my_regfile|register[12].df|dffe_array[22].df|q~q  & (((\my_regfile|register[11].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~579 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[22]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[22].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[10].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \my_regfile|register[10].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[22].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[9].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \my_regfile|register[9].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~578 (
// Equation(s):
// \my_regfile|data_readRegA[22]~578_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[22].df|q~q  & ((\my_regfile|register[10].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~578 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~582 (
// Equation(s):
// \my_regfile|data_readRegA[22]~582_combout  = (\my_regfile|data_readRegA[22]~581_combout  & (\my_regfile|data_readRegA[22]~580_combout  & (\my_regfile|data_readRegA[22]~579_combout  & \my_regfile|data_readRegA[22]~578_combout )))

	.dataa(\my_regfile|data_readRegA[22]~581_combout ),
	.datab(\my_regfile|data_readRegA[22]~580_combout ),
	.datac(\my_regfile|data_readRegA[22]~579_combout ),
	.datad(\my_regfile|data_readRegA[22]~578_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~582 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N5
dffeas \my_regfile|register[2].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N27
dffeas \my_regfile|register[1].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~572 (
// Equation(s):
// \my_regfile|data_readRegA[22]~572_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[22].df|q~q  & ((\my_regfile|register[1].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~572 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[22]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N23
dffeas \my_regfile|register[3].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y29_N11
dffeas \my_regfile|register[4].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~573 (
// Equation(s):
// \my_regfile|data_readRegA[22]~573_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[22].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout ))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~573 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[22]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~574 (
// Equation(s):
// \my_regfile|data_readRegA[22]~574_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[22]~573_combout  & ((\my_regfile|register[3].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|data_readRegA[22]~573_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~574 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[22]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N15
dffeas \my_regfile|register[5].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N0
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[22].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[6].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N1
dffeas \my_regfile|register[6].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~575 (
// Equation(s):
// \my_regfile|data_readRegA[22]~575_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[22].df|q~q  & ((\my_regfile|register[5].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~575 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N13
dffeas \my_regfile|register[8].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y29_N11
dffeas \my_regfile|register[7].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~576 (
// Equation(s):
// \my_regfile|data_readRegA[22]~576_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[22].df|q~q  & ((\my_regfile|register[7].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~576 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[22]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~577 (
// Equation(s):
// \my_regfile|data_readRegA[22]~577_combout  = (\my_regfile|data_readRegA[22]~572_combout  & (\my_regfile|data_readRegA[22]~574_combout  & (\my_regfile|data_readRegA[22]~575_combout  & \my_regfile|data_readRegA[22]~576_combout )))

	.dataa(\my_regfile|data_readRegA[22]~572_combout ),
	.datab(\my_regfile|data_readRegA[22]~574_combout ),
	.datac(\my_regfile|data_readRegA[22]~575_combout ),
	.datad(\my_regfile|data_readRegA[22]~576_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~577 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N28
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[22].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[31].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y30_N29
dffeas \my_regfile|register[31].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N18
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[22].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y30_N19
dffeas \my_regfile|register[30].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~591 (
// Equation(s):
// \my_regfile|data_readRegA[22]~591_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[22].df|q~q  & ((\my_regfile|register[30].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~591 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[22]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N1
dffeas \my_regfile|register[29].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N28
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[22].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[22].df|q~feeder_combout  = \my_processor|data_writeReg[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[22].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[22].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[27].df|dffe_array[22].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N29
dffeas \my_regfile|register[27].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[22].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y30_N25
dffeas \my_regfile|register[28].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~589 (
// Equation(s):
// \my_regfile|data_readRegA[22]~589_combout  = ((\my_regfile|register[28].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d0|d1|and0~4_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~589 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegA[22]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N5
dffeas \my_regfile|register[26].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N11
dffeas \my_regfile|register[25].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~588 (
// Equation(s):
// \my_regfile|data_readRegA[22]~588_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[22].df|q~q  & ((\my_regfile|register[25].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[22].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~588 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[22]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~590 (
// Equation(s):
// \my_regfile|data_readRegA[22]~590_combout  = (\my_regfile|data_readRegA[22]~589_combout  & (\my_regfile|data_readRegA[22]~588_combout  & ((\my_regfile|register[27].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|data_readRegA[22]~589_combout ),
	.datad(\my_regfile|data_readRegA[22]~588_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~590 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[22]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~592 (
// Equation(s):
// \my_regfile|data_readRegA[22]~592_combout  = (\my_regfile|data_readRegA[22]~591_combout  & (\my_regfile|data_readRegA[22]~590_combout  & ((\my_regfile|register[29].df|dffe_array[22].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[22]~591_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[22]~590_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~592 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[22]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~593 (
// Equation(s):
// \my_regfile|data_readRegA[22]~593_combout  = (\my_regfile|data_readRegA[22]~587_combout  & (\my_regfile|data_readRegA[22]~582_combout  & (\my_regfile|data_readRegA[22]~577_combout  & \my_regfile|data_readRegA[22]~592_combout )))

	.dataa(\my_regfile|data_readRegA[22]~587_combout ),
	.datab(\my_regfile|data_readRegA[22]~582_combout ),
	.datac(\my_regfile|data_readRegA[22]~577_combout ),
	.datad(\my_regfile|data_readRegA[22]~592_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~593 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector9~3 (
// Equation(s):
// \my_processor|my_alu|Selector9~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector31~12_combout  & ((\my_regfile|data_readRegA[22]~593_combout ) # (\my_processor|data[22]~31_combout ))) # 
// (!\my_processor|my_alu|Selector31~12_combout  & (\my_regfile|data_readRegA[22]~593_combout  & \my_processor|data[22]~31_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector31~12_combout ))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_regfile|data_readRegA[22]~593_combout ),
	.datad(\my_processor|data[22]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector9~3 .lut_mask = 16'hECC4;
defparam \my_processor|my_alu|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~19 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[4]~175_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[6]~131_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[6]~131_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[4]~175_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~19 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~20 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~19_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~15_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~20 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~6 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~6_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[0]~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_regfile|data_readRegA[2]~87_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[0]~21_combout ),
	.datad(\my_regfile|data_readRegA[2]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~6 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~7 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~7_combout  = (\my_processor|my_alu|ShiftLeft0~6_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|data_readRegA[1]~43_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[1]~43_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~7 .lut_mask = 16'hFF40;
defparam \my_processor|my_alu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~21 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~21_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~7_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~20_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~21 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~85 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector0~8_combout  & (\my_regfile|data_readRegA[30]~505_combout )) # (!\my_processor|my_alu|Selector0~8_combout  & 
// ((\my_regfile|data_readRegA[31]~461_combout )))))

	.dataa(\my_processor|my_alu|Selector0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[30]~505_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~85 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~36 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[24]~439_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[22]~593_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[22]~593_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[24]~439_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~36 .lut_mask = 16'hFC0C;
defparam \my_processor|my_alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N31
dffeas \my_regfile|register[17].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N25
dffeas \my_regfile|register[18].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~539 (
// Equation(s):
// \my_regfile|data_readRegA[23]~539_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[23].df|q~q  & ((\my_regfile|register[18].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~539 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[23]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N29
dffeas \my_regfile|register[22].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N11
dffeas \my_regfile|register[21].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~541 (
// Equation(s):
// \my_regfile|data_readRegA[23]~541_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[23].df|q~q  & ((\my_regfile|register[21].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~541 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[23]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \my_regfile|register[24].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \my_regfile|register[23].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~542 (
// Equation(s):
// \my_regfile|data_readRegA[23]~542_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[23].df|q~q  & ((\my_regfile|register[24].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~542 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[23].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[23].df|q~feeder_combout  = \my_processor|data_writeReg[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[23].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[23].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[23].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N19
dffeas \my_regfile|register[19].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[23].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~540 (
// Equation(s):
// \my_regfile|data_readRegA[23]~540_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[23].df|q~q  & ((\my_regfile|register[20].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~540 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~543 (
// Equation(s):
// \my_regfile|data_readRegA[23]~543_combout  = (\my_regfile|data_readRegA[23]~539_combout  & (\my_regfile|data_readRegA[23]~541_combout  & (\my_regfile|data_readRegA[23]~542_combout  & \my_regfile|data_readRegA[23]~540_combout )))

	.dataa(\my_regfile|data_readRegA[23]~539_combout ),
	.datab(\my_regfile|data_readRegA[23]~541_combout ),
	.datac(\my_regfile|data_readRegA[23]~542_combout ),
	.datad(\my_regfile|data_readRegA[23]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~543 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N11
dffeas \my_regfile|register[5].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N21
dffeas \my_regfile|register[6].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~531 (
// Equation(s):
// \my_regfile|data_readRegA[23]~531_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[23].df|q~q  & ((\my_regfile|register[5].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~531 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N19
dffeas \my_regfile|register[7].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N21
dffeas \my_regfile|register[8].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~532 (
// Equation(s):
// \my_regfile|data_readRegA[23]~532_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[23].df|q~q  & ((\my_regfile|register[7].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~532 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N5
dffeas \my_regfile|register[4].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~529 (
// Equation(s):
// \my_regfile|data_readRegA[23]~529_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~529 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[23]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N3
dffeas \my_regfile|register[3].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~530 (
// Equation(s):
// \my_regfile|data_readRegA[23]~530_combout  = (\my_regfile|data_readRegA[23]~529_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|data_readRegA[23]~529_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~530 .lut_mask = 16'h00C4;
defparam \my_regfile|data_readRegA[23]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N23
dffeas \my_regfile|register[1].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N29
dffeas \my_regfile|register[2].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~528 (
// Equation(s):
// \my_regfile|data_readRegA[23]~528_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[23].df|q~q  & ((\my_regfile|register[1].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~528 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~533 (
// Equation(s):
// \my_regfile|data_readRegA[23]~533_combout  = (\my_regfile|data_readRegA[23]~531_combout  & (\my_regfile|data_readRegA[23]~532_combout  & (\my_regfile|data_readRegA[23]~530_combout  & \my_regfile|data_readRegA[23]~528_combout )))

	.dataa(\my_regfile|data_readRegA[23]~531_combout ),
	.datab(\my_regfile|data_readRegA[23]~532_combout ),
	.datac(\my_regfile|data_readRegA[23]~530_combout ),
	.datad(\my_regfile|data_readRegA[23]~528_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~533 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N27
dffeas \my_regfile|register[15].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N17
dffeas \my_regfile|register[16].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~537 (
// Equation(s):
// \my_regfile|data_readRegA[23]~537_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[23].df|q~q  & ((\my_regfile|register[15].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~537 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[23]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N17
dffeas \my_regfile|register[14].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N27
dffeas \my_regfile|register[13].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~536 (
// Equation(s):
// \my_regfile|data_readRegA[23]~536_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[23].df|q~q  & ((\my_regfile|register[14].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~536 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y30_N31
dffeas \my_regfile|register[11].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y30_N1
dffeas \my_regfile|register[12].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~535 (
// Equation(s):
// \my_regfile|data_readRegA[23]~535_combout  = (\my_regfile|register[11].df|dffe_array[23].df|q~q  & (((\my_regfile|register[12].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d0|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|d0|d2|and4~combout ),
	.datad(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~535 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[23]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[23].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[23].df|q~feeder_combout  = \my_processor|data_writeReg[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[23].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[23].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[23].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \my_regfile|register[9].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[23].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[23].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[23].df|q~feeder_combout  = \my_processor|data_writeReg[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[23].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[23].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].df|dffe_array[23].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \my_regfile|register[10].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[23].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~534 (
// Equation(s):
// \my_regfile|data_readRegA[23]~534_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[23].df|q~q  & ((\my_regfile|register[10].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[23].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~534 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[23]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~538 (
// Equation(s):
// \my_regfile|data_readRegA[23]~538_combout  = (\my_regfile|data_readRegA[23]~537_combout  & (\my_regfile|data_readRegA[23]~536_combout  & (\my_regfile|data_readRegA[23]~535_combout  & \my_regfile|data_readRegA[23]~534_combout )))

	.dataa(\my_regfile|data_readRegA[23]~537_combout ),
	.datab(\my_regfile|data_readRegA[23]~536_combout ),
	.datac(\my_regfile|data_readRegA[23]~535_combout ),
	.datad(\my_regfile|data_readRegA[23]~534_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~538 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N19
dffeas \my_regfile|register[29].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N9
dffeas \my_regfile|register[31].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N7
dffeas \my_regfile|register[30].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~547 (
// Equation(s):
// \my_regfile|data_readRegA[23]~547_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[23].df|q~q  & ((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~547 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[23]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N29
dffeas \my_regfile|register[28].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~545 (
// Equation(s):
// \my_regfile|data_readRegA[23]~545_combout  = (((\my_regfile|register[28].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~545 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[23]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N14
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[23].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[23].df|q~feeder_combout  = \my_processor|data_writeReg[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[23].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[23].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[27].df|dffe_array[23].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N15
dffeas \my_regfile|register[27].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[23].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N18
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[23].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[23].df|q~feeder_combout  = \my_processor|data_writeReg[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[23].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[23].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[25].df|dffe_array[23].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N19
dffeas \my_regfile|register[25].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[23].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N24
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[23].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[23].df|q~feeder_combout  = \my_processor|data_writeReg[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[23].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[23].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[23].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N25
dffeas \my_regfile|register[26].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[23].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~544 (
// Equation(s):
// \my_regfile|data_readRegA[23]~544_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[23].df|q~q  & ((\my_regfile|register[26].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|d0|d4|and2~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~544 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[23]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~546 (
// Equation(s):
// \my_regfile|data_readRegA[23]~546_combout  = (\my_regfile|data_readRegA[23]~545_combout  & (\my_regfile|data_readRegA[23]~544_combout  & ((\my_regfile|register[27].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[23]~545_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|data_readRegA[23]~544_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~546 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[23]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~548 (
// Equation(s):
// \my_regfile|data_readRegA[23]~548_combout  = (\my_regfile|data_readRegA[23]~547_combout  & (\my_regfile|data_readRegA[23]~546_combout  & ((\my_regfile|register[29].df|dffe_array[23].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[23]~547_combout ),
	.datad(\my_regfile|data_readRegA[23]~546_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~548 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[23]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~549 (
// Equation(s):
// \my_regfile|data_readRegA[23]~549_combout  = (\my_regfile|data_readRegA[23]~543_combout  & (\my_regfile|data_readRegA[23]~533_combout  & (\my_regfile|data_readRegA[23]~538_combout  & \my_regfile|data_readRegA[23]~548_combout )))

	.dataa(\my_regfile|data_readRegA[23]~543_combout ),
	.datab(\my_regfile|data_readRegA[23]~533_combout ),
	.datac(\my_regfile|data_readRegA[23]~538_combout ),
	.datad(\my_regfile|data_readRegA[23]~548_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~549 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~50 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[25]~395_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~549_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[23]~549_combout ),
	.datad(\my_regfile|data_readRegA[25]~395_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~50 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~51 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~50_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~36_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~36_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~51 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N26
cycloneive_lcell_comb \my_regfile|register[1].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[1].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[1].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[27].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[1].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N27
dffeas \my_regfile|register[1].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[1].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N7
dffeas \my_regfile|register[2].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~352 (
// Equation(s):
// \my_regfile|data_readRegA[27]~352_combout  = (\my_regfile|register[1].df|dffe_array[27].df|q~q  & (((\my_regfile|register[2].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|d0|d1|and1~combout ),
	.datad(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~352 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[27]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N27
dffeas \my_regfile|register[5].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N13
dffeas \my_regfile|register[6].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~355 (
// Equation(s):
// \my_regfile|data_readRegA[27]~355_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[27].df|q~q  & ((\my_regfile|register[6].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~355 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N31
dffeas \my_regfile|register[7].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N13
dffeas \my_regfile|register[8].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~356 (
// Equation(s):
// \my_regfile|data_readRegA[27]~356_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[27].df|q~q  & ((\my_regfile|register[7].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~356 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N19
dffeas \my_regfile|register[3].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N31
dffeas \my_regfile|register[4].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~353 (
// Equation(s):
// \my_regfile|data_readRegA[27]~353_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~353 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[27]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~354 (
// Equation(s):
// \my_regfile|data_readRegA[27]~354_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[27]~353_combout  & ((\my_regfile|register[3].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|data_readRegA[27]~353_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~354 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[27]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~357 (
// Equation(s):
// \my_regfile|data_readRegA[27]~357_combout  = (\my_regfile|data_readRegA[27]~352_combout  & (\my_regfile|data_readRegA[27]~355_combout  & (\my_regfile|data_readRegA[27]~356_combout  & \my_regfile|data_readRegA[27]~354_combout )))

	.dataa(\my_regfile|data_readRegA[27]~352_combout ),
	.datab(\my_regfile|data_readRegA[27]~355_combout ),
	.datac(\my_regfile|data_readRegA[27]~356_combout ),
	.datad(\my_regfile|data_readRegA[27]~354_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~357 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \my_regfile|register[16].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \my_regfile|register[15].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~361 (
// Equation(s):
// \my_regfile|data_readRegA[27]~361_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[27].df|q~q  & ((\my_regfile|register[16].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~361 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N15
dffeas \my_regfile|register[12].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N15
dffeas \my_regfile|register[11].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~359 (
// Equation(s):
// \my_regfile|data_readRegA[27]~359_combout  = (\my_regfile|register[12].df|dffe_array[27].df|q~q  & (((\my_regfile|register[11].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d2|and3~combout ))) # (!\my_regfile|register[12].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d0|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~359 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[27]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \my_regfile|register[13].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[13].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[13].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[27].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[13].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \my_regfile|register[13].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[13].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N17
dffeas \my_regfile|register[14].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~360 (
// Equation(s):
// \my_regfile|data_readRegA[27]~360_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[27].df|q~q  & ((\my_regfile|register[13].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~360 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \my_regfile|register[10].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[10].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[10].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[27].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[10].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N9
dffeas \my_regfile|register[10].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[10].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \my_regfile|register[9].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[9].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[9].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[27].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[9].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N7
dffeas \my_regfile|register[9].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[9].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~358 (
// Equation(s):
// \my_regfile|data_readRegA[27]~358_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[27].df|q~q  & ((\my_regfile|register[10].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~358 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~362 (
// Equation(s):
// \my_regfile|data_readRegA[27]~362_combout  = (\my_regfile|data_readRegA[27]~361_combout  & (\my_regfile|data_readRegA[27]~359_combout  & (\my_regfile|data_readRegA[27]~360_combout  & \my_regfile|data_readRegA[27]~358_combout )))

	.dataa(\my_regfile|data_readRegA[27]~361_combout ),
	.datab(\my_regfile|data_readRegA[27]~359_combout ),
	.datac(\my_regfile|data_readRegA[27]~360_combout ),
	.datad(\my_regfile|data_readRegA[27]~358_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~362 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N12
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[27].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[30].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N13
dffeas \my_regfile|register[30].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N18
cycloneive_lcell_comb \my_regfile|register[31].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[31].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[31].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[27].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[31].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N19
dffeas \my_regfile|register[31].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[31].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~371 (
// Equation(s):
// \my_regfile|data_readRegA[27]~371_combout  = (\my_regfile|register[30].df|dffe_array[27].df|q~q  & ((\my_regfile|register[31].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~371 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[27]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N13
dffeas \my_regfile|register[29].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N20
cycloneive_lcell_comb \my_regfile|register[27].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[27].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[27].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[27].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[27].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N21
dffeas \my_regfile|register[27].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[27].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N7
dffeas \my_regfile|register[25].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~368 (
// Equation(s):
// \my_regfile|data_readRegA[27]~368_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[27].df|q~q  & ((\my_regfile|register[25].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~368 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[27]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N0
cycloneive_lcell_comb \my_regfile|register[28].df|dffe_array[27].df|q~feeder (
// Equation(s):
// \my_regfile|register[28].df|dffe_array[27].df|q~feeder_combout  = \my_processor|data_writeReg[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[28].df|dffe_array[27].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[27].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[28].df|dffe_array[27].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N1
dffeas \my_regfile|register[28].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[28].df|dffe_array[27].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~369 (
// Equation(s):
// \my_regfile|data_readRegA[27]~369_combout  = (((\my_regfile|register[28].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d0|and2~2_combout ),
	.datad(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~369 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[27]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~370 (
// Equation(s):
// \my_regfile|data_readRegA[27]~370_combout  = (\my_regfile|data_readRegA[27]~368_combout  & (\my_regfile|data_readRegA[27]~369_combout  & ((\my_regfile|register[27].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|data_readRegA[27]~368_combout ),
	.datad(\my_regfile|data_readRegA[27]~369_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~370 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[27]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~372 (
// Equation(s):
// \my_regfile|data_readRegA[27]~372_combout  = (\my_regfile|data_readRegA[27]~371_combout  & (\my_regfile|data_readRegA[27]~370_combout  & ((\my_regfile|register[29].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[27]~371_combout ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|data_readRegA[27]~370_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~372 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[27]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N27
dffeas \my_regfile|register[24].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N29
dffeas \my_regfile|register[23].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~366 (
// Equation(s):
// \my_regfile|data_readRegA[27]~366_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[27].df|q~q  & ((\my_regfile|register[24].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~366 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N13
dffeas \my_regfile|register[20].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N3
dffeas \my_regfile|register[19].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~364 (
// Equation(s):
// \my_regfile|data_readRegA[27]~364_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[27].df|q~q  & ((\my_regfile|register[20].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~364 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N15
dffeas \my_regfile|register[18].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N17
dffeas \my_regfile|register[17].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~363 (
// Equation(s):
// \my_regfile|data_readRegA[27]~363_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[27].df|q~q  & ((\my_regfile|register[18].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~363 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N13
dffeas \my_regfile|register[22].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N19
dffeas \my_regfile|register[21].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~365 (
// Equation(s):
// \my_regfile|data_readRegA[27]~365_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[27].df|q~q  & ((\my_regfile|register[22].df|dffe_array[27].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[27].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~365 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[27]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~367 (
// Equation(s):
// \my_regfile|data_readRegA[27]~367_combout  = (\my_regfile|data_readRegA[27]~366_combout  & (\my_regfile|data_readRegA[27]~364_combout  & (\my_regfile|data_readRegA[27]~363_combout  & \my_regfile|data_readRegA[27]~365_combout )))

	.dataa(\my_regfile|data_readRegA[27]~366_combout ),
	.datab(\my_regfile|data_readRegA[27]~364_combout ),
	.datac(\my_regfile|data_readRegA[27]~363_combout ),
	.datad(\my_regfile|data_readRegA[27]~365_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~367 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~373 (
// Equation(s):
// \my_regfile|data_readRegA[27]~373_combout  = (\my_regfile|data_readRegA[27]~357_combout  & (\my_regfile|data_readRegA[27]~362_combout  & (\my_regfile|data_readRegA[27]~372_combout  & \my_regfile|data_readRegA[27]~367_combout )))

	.dataa(\my_regfile|data_readRegA[27]~357_combout ),
	.datab(\my_regfile|data_readRegA[27]~362_combout ),
	.datac(\my_regfile|data_readRegA[27]~372_combout ),
	.datad(\my_regfile|data_readRegA[27]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~373 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~47 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[29]~483_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[27]~373_combout )))))

	.dataa(\my_regfile|data_readRegA[29]~483_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[27]~373_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~47 .lut_mask = 16'h8C80;
defparam \my_processor|my_alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~41 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[28]~527_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[26]~417_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[26]~417_combout ),
	.datad(\my_regfile|data_readRegA[28]~527_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~41 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~48 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~48_combout  = (\my_processor|my_alu|ShiftRight0~47_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftRight0~41_combout ))

	.dataa(\my_processor|my_alu|ShiftRight0~47_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~48 .lut_mask = 16'hBBAA;
defparam \my_processor|my_alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~86 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~48_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~51_combout ))

	.dataa(\my_processor|my_alu|ShiftRight0~51_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~86 .lut_mask = 16'hFA0A;
defparam \my_processor|my_alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~87 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~87_combout  = (\my_processor|my_alu|ShiftRight0~85_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~86_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~85_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~87 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~30 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[7]~109_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~307_combout )))

	.dataa(\my_regfile|data_readRegA[7]~109_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[9]~307_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~30 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~34 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~351_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~329_combout )))

	.dataa(\my_regfile|data_readRegA[8]~351_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[10]~329_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~34 .lut_mask = 16'hAAF0;
defparam \my_processor|my_alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~35 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~30_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~34_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~35 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~51 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[12]~263_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~241_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[14]~241_combout ),
	.datad(\my_regfile|data_readRegA[12]~263_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~51 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N13
dffeas \my_regfile|register[6].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N15
dffeas \my_regfile|register[5].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~201 (
// Equation(s):
// \my_regfile|data_readRegA[13]~201_combout  = (\my_regfile|register[6].df|dffe_array[13].df|q~q  & (((\my_regfile|register[5].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~201 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[13]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N1
dffeas \my_regfile|register[8].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N27
dffeas \my_regfile|register[7].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~202 (
// Equation(s):
// \my_regfile|data_readRegA[13]~202_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[13].df|q~q  & ((\my_regfile|register[7].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~202 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N23
dffeas \my_regfile|register[3].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N17
dffeas \my_regfile|register[4].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~199 (
// Equation(s):
// \my_regfile|data_readRegA[13]~199_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~199 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[13]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~200 (
// Equation(s):
// \my_regfile|data_readRegA[13]~200_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[13]~199_combout  & ((\my_regfile|register[3].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|data_readRegA[13]~199_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~200 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[13]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N13
dffeas \my_regfile|register[1].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N21
dffeas \my_regfile|register[2].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~198 (
// Equation(s):
// \my_regfile|data_readRegA[13]~198_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[13].df|q~q  & ((\my_regfile|register[1].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~198 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[13]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~203 (
// Equation(s):
// \my_regfile|data_readRegA[13]~203_combout  = (\my_regfile|data_readRegA[13]~201_combout  & (\my_regfile|data_readRegA[13]~202_combout  & (\my_regfile|data_readRegA[13]~200_combout  & \my_regfile|data_readRegA[13]~198_combout )))

	.dataa(\my_regfile|data_readRegA[13]~201_combout ),
	.datab(\my_regfile|data_readRegA[13]~202_combout ),
	.datac(\my_regfile|data_readRegA[13]~200_combout ),
	.datad(\my_regfile|data_readRegA[13]~198_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~203 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \my_regfile|register[9].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[9].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[9].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[9].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \my_regfile|register[10].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[10].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[10].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[10].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~204 (
// Equation(s):
// \my_regfile|data_readRegA[13]~204_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[13].df|q~q  & ((\my_regfile|register[9].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d2|and1~combout )))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~204 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[13]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N5
dffeas \my_regfile|register[14].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[14].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[14].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[14].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~206 (
// Equation(s):
// \my_regfile|data_readRegA[13]~206_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[13].df|q~q  & ((\my_regfile|register[13].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~206 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[13]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \my_regfile|register[15].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \my_regfile|register[16].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[16].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[16].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[16].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~207 (
// Equation(s):
// \my_regfile|data_readRegA[13]~207_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[13].df|q~q  & ((\my_regfile|register[15].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~207 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[13]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N27
dffeas \my_regfile|register[11].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[11].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[11].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[11].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \my_regfile|register[12].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[12].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[12].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[12].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~205 (
// Equation(s):
// \my_regfile|data_readRegA[13]~205_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[13].df|q~q  & ((\my_regfile|register[11].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~205 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[13]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~208 (
// Equation(s):
// \my_regfile|data_readRegA[13]~208_combout  = (\my_regfile|data_readRegA[13]~204_combout  & (\my_regfile|data_readRegA[13]~206_combout  & (\my_regfile|data_readRegA[13]~207_combout  & \my_regfile|data_readRegA[13]~205_combout )))

	.dataa(\my_regfile|data_readRegA[13]~204_combout ),
	.datab(\my_regfile|data_readRegA[13]~206_combout ),
	.datac(\my_regfile|data_readRegA[13]~207_combout ),
	.datad(\my_regfile|data_readRegA[13]~205_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~208 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N27
dffeas \my_regfile|register[29].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N29
dffeas \my_regfile|register[28].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[28].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[28].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[28].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~215 (
// Equation(s):
// \my_regfile|data_readRegA[13]~215_combout  = (((\my_regfile|register[28].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~215 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[13]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N31
dffeas \my_regfile|register[27].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[27].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[27].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[27].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N28
cycloneive_lcell_comb \my_regfile|register[25].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[25].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[25].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[13].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[25].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N29
dffeas \my_regfile|register[25].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[25].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[25].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[25].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[25].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N6
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[13].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[26].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N7
dffeas \my_regfile|register[26].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~214 (
// Equation(s):
// \my_regfile|data_readRegA[13]~214_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[13].df|q~q  & ((\my_regfile|register[25].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~214 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[13]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~216 (
// Equation(s):
// \my_regfile|data_readRegA[13]~216_combout  = (\my_regfile|data_readRegA[13]~215_combout  & (\my_regfile|data_readRegA[13]~214_combout  & ((\my_regfile|register[27].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[13]~215_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|data_readRegA[13]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~216 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[13]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N29
dffeas \my_regfile|register[31].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \my_regfile|register[30].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[30].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[30].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[13].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[30].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N23
dffeas \my_regfile|register[30].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[30].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[30].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[30].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[30].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~217 (
// Equation(s):
// \my_regfile|data_readRegA[13]~217_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[13].df|q~q  & ((\my_regfile|register[31].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~217 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[13]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~218 (
// Equation(s):
// \my_regfile|data_readRegA[13]~218_combout  = (\my_regfile|data_readRegA[13]~216_combout  & (\my_regfile|data_readRegA[13]~217_combout  & ((\my_regfile|register[29].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|data_readRegA[13]~216_combout ),
	.datad(\my_regfile|data_readRegA[13]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~218 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[13]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N11
dffeas \my_regfile|register[23].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[23].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[23].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[23].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N29
dffeas \my_regfile|register[24].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[24].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[24].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[24].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~212 (
// Equation(s):
// \my_regfile|data_readRegA[13]~212_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[13].df|q~q  & ((\my_regfile|register[24].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~212 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[13]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N31
dffeas \my_regfile|register[19].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N13
dffeas \my_regfile|register[20].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~210 (
// Equation(s):
// \my_regfile|data_readRegA[13]~210_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[13].df|q~q  & ((\my_regfile|register[19].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~210 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[13]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N5
dffeas \my_regfile|register[18].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N11
dffeas \my_regfile|register[17].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~209 (
// Equation(s):
// \my_regfile|data_readRegA[13]~209_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[13].df|q~q  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d0|d3|and2~combout ))))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d0|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~209 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[13]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[13].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[21].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N11
dffeas \my_regfile|register[21].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \my_regfile|register[22].df|dffe_array[13].df|q~feeder (
// Equation(s):
// \my_regfile|register[22].df|dffe_array[13].df|q~feeder_combout  = \my_processor|data_writeReg[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|register[22].df|dffe_array[13].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[13].df|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|register[22].df|dffe_array[13].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N1
dffeas \my_regfile|register[22].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[22].df|dffe_array[13].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[22].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[22].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[22].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~211 (
// Equation(s):
// \my_regfile|data_readRegA[13]~211_combout  = (\my_regfile|register[21].df|dffe_array[13].df|q~q  & (((\my_regfile|register[22].df|dffe_array[13].df|q~q )) # (!\my_regfile|d0|d3|and6~combout ))) # (!\my_regfile|register[21].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[13].df|q~q ) # (!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|d0|d3|and5~combout ),
	.datad(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~211 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[13]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~213 (
// Equation(s):
// \my_regfile|data_readRegA[13]~213_combout  = (\my_regfile|data_readRegA[13]~212_combout  & (\my_regfile|data_readRegA[13]~210_combout  & (\my_regfile|data_readRegA[13]~209_combout  & \my_regfile|data_readRegA[13]~211_combout )))

	.dataa(\my_regfile|data_readRegA[13]~212_combout ),
	.datab(\my_regfile|data_readRegA[13]~210_combout ),
	.datac(\my_regfile|data_readRegA[13]~209_combout ),
	.datad(\my_regfile|data_readRegA[13]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~213 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~219 (
// Equation(s):
// \my_regfile|data_readRegA[13]~219_combout  = (\my_regfile|data_readRegA[13]~203_combout  & (\my_regfile|data_readRegA[13]~208_combout  & (\my_regfile|data_readRegA[13]~218_combout  & \my_regfile|data_readRegA[13]~213_combout )))

	.dataa(\my_regfile|data_readRegA[13]~203_combout ),
	.datab(\my_regfile|data_readRegA[13]~208_combout ),
	.datac(\my_regfile|data_readRegA[13]~218_combout ),
	.datad(\my_regfile|data_readRegA[13]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~219 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~46 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[11]~285_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~219_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[11]~285_combout ),
	.datad(\my_regfile|data_readRegA[13]~219_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~46 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~52 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~46_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~51_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~52 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~53 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~52_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~53 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector9~1 (
// Equation(s):
// \my_processor|my_alu|Selector9~1_combout  = (\my_processor|my_alu|Selector15~2_combout  & (((\my_processor|my_alu|Selector15~3_combout )))) # (!\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|Selector15~3_combout  & 
// (\my_processor|my_alu|ShiftLeft0~53_combout )) # (!\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|ShiftLeft0~80_combout )))))

	.dataa(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.datab(\my_processor|my_alu|Selector15~2_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.datad(\my_processor|my_alu|Selector15~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector9~1 .lut_mask = 16'hEE30;
defparam \my_processor|my_alu|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector9~2 (
// Equation(s):
// \my_processor|my_alu|Selector9~2_combout  = (\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|Selector9~1_combout  & ((\my_processor|my_alu|ShiftRight0~87_combout ))) # (!\my_processor|my_alu|Selector9~1_combout  & 
// (\my_processor|my_alu|ShiftLeft0~21_combout )))) # (!\my_processor|my_alu|Selector15~2_combout  & (((\my_processor|my_alu|Selector9~1_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.datab(\my_processor|my_alu|Selector15~2_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~87_combout ),
	.datad(\my_processor|my_alu|Selector9~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector9~2 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N26
cycloneive_lcell_comb \my_processor|my_alu|Add1~26 (
// Equation(s):
// \my_processor|my_alu|Add1~26_combout  = (\my_regfile|data_readRegA[13]~219_combout  & ((\my_processor|data[13]~22_combout  & (!\my_processor|my_alu|Add1~25 )) # (!\my_processor|data[13]~22_combout  & (\my_processor|my_alu|Add1~25  & VCC)))) # 
// (!\my_regfile|data_readRegA[13]~219_combout  & ((\my_processor|data[13]~22_combout  & ((\my_processor|my_alu|Add1~25 ) # (GND))) # (!\my_processor|data[13]~22_combout  & (!\my_processor|my_alu|Add1~25 ))))
// \my_processor|my_alu|Add1~27  = CARRY((\my_regfile|data_readRegA[13]~219_combout  & (\my_processor|data[13]~22_combout  & !\my_processor|my_alu|Add1~25 )) # (!\my_regfile|data_readRegA[13]~219_combout  & ((\my_processor|data[13]~22_combout ) # 
// (!\my_processor|my_alu|Add1~25 ))))

	.dataa(\my_regfile|data_readRegA[13]~219_combout ),
	.datab(\my_processor|data[13]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~25 ),
	.combout(\my_processor|my_alu|Add1~26_combout ),
	.cout(\my_processor|my_alu|Add1~27 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~26 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N28
cycloneive_lcell_comb \my_processor|my_alu|Add1~28 (
// Equation(s):
// \my_processor|my_alu|Add1~28_combout  = ((\my_regfile|data_readRegA[14]~241_combout  $ (\my_processor|data[14]~23_combout  $ (\my_processor|my_alu|Add1~27 )))) # (GND)
// \my_processor|my_alu|Add1~29  = CARRY((\my_regfile|data_readRegA[14]~241_combout  & ((!\my_processor|my_alu|Add1~27 ) # (!\my_processor|data[14]~23_combout ))) # (!\my_regfile|data_readRegA[14]~241_combout  & (!\my_processor|data[14]~23_combout  & 
// !\my_processor|my_alu|Add1~27 )))

	.dataa(\my_regfile|data_readRegA[14]~241_combout ),
	.datab(\my_processor|data[14]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~27 ),
	.combout(\my_processor|my_alu|Add1~28_combout ),
	.cout(\my_processor|my_alu|Add1~29 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~28 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N30
cycloneive_lcell_comb \my_processor|my_alu|Add1~30 (
// Equation(s):
// \my_processor|my_alu|Add1~30_combout  = (\my_processor|data[15]~24_combout  & ((\my_regfile|data_readRegA[15]~197_combout  & (!\my_processor|my_alu|Add1~29 )) # (!\my_regfile|data_readRegA[15]~197_combout  & ((\my_processor|my_alu|Add1~29 ) # (GND))))) # 
// (!\my_processor|data[15]~24_combout  & ((\my_regfile|data_readRegA[15]~197_combout  & (\my_processor|my_alu|Add1~29  & VCC)) # (!\my_regfile|data_readRegA[15]~197_combout  & (!\my_processor|my_alu|Add1~29 ))))
// \my_processor|my_alu|Add1~31  = CARRY((\my_processor|data[15]~24_combout  & ((!\my_processor|my_alu|Add1~29 ) # (!\my_regfile|data_readRegA[15]~197_combout ))) # (!\my_processor|data[15]~24_combout  & (!\my_regfile|data_readRegA[15]~197_combout  & 
// !\my_processor|my_alu|Add1~29 )))

	.dataa(\my_processor|data[15]~24_combout ),
	.datab(\my_regfile|data_readRegA[15]~197_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~29 ),
	.combout(\my_processor|my_alu|Add1~30_combout ),
	.cout(\my_processor|my_alu|Add1~31 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~30 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N0
cycloneive_lcell_comb \my_processor|my_alu|Add1~32 (
// Equation(s):
// \my_processor|my_alu|Add1~32_combout  = ((\my_processor|data[16]~25_combout  $ (\my_regfile|data_readRegA[16]~703_combout  $ (\my_processor|my_alu|Add1~31 )))) # (GND)
// \my_processor|my_alu|Add1~33  = CARRY((\my_processor|data[16]~25_combout  & (\my_regfile|data_readRegA[16]~703_combout  & !\my_processor|my_alu|Add1~31 )) # (!\my_processor|data[16]~25_combout  & ((\my_regfile|data_readRegA[16]~703_combout ) # 
// (!\my_processor|my_alu|Add1~31 ))))

	.dataa(\my_processor|data[16]~25_combout ),
	.datab(\my_regfile|data_readRegA[16]~703_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~31 ),
	.combout(\my_processor|my_alu|Add1~32_combout ),
	.cout(\my_processor|my_alu|Add1~33 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~32 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N2
cycloneive_lcell_comb \my_processor|my_alu|Add1~34 (
// Equation(s):
// \my_processor|my_alu|Add1~34_combout  = (\my_regfile|data_readRegA[17]~659_combout  & ((\my_processor|data[17]~26_combout  & (!\my_processor|my_alu|Add1~33 )) # (!\my_processor|data[17]~26_combout  & (\my_processor|my_alu|Add1~33  & VCC)))) # 
// (!\my_regfile|data_readRegA[17]~659_combout  & ((\my_processor|data[17]~26_combout  & ((\my_processor|my_alu|Add1~33 ) # (GND))) # (!\my_processor|data[17]~26_combout  & (!\my_processor|my_alu|Add1~33 ))))
// \my_processor|my_alu|Add1~35  = CARRY((\my_regfile|data_readRegA[17]~659_combout  & (\my_processor|data[17]~26_combout  & !\my_processor|my_alu|Add1~33 )) # (!\my_regfile|data_readRegA[17]~659_combout  & ((\my_processor|data[17]~26_combout ) # 
// (!\my_processor|my_alu|Add1~33 ))))

	.dataa(\my_regfile|data_readRegA[17]~659_combout ),
	.datab(\my_processor|data[17]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~33 ),
	.combout(\my_processor|my_alu|Add1~34_combout ),
	.cout(\my_processor|my_alu|Add1~35 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~34 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N4
cycloneive_lcell_comb \my_processor|my_alu|Add1~36 (
// Equation(s):
// \my_processor|my_alu|Add1~36_combout  = ((\my_processor|data[18]~27_combout  $ (\my_regfile|data_readRegA[18]~681_combout  $ (\my_processor|my_alu|Add1~35 )))) # (GND)
// \my_processor|my_alu|Add1~37  = CARRY((\my_processor|data[18]~27_combout  & (\my_regfile|data_readRegA[18]~681_combout  & !\my_processor|my_alu|Add1~35 )) # (!\my_processor|data[18]~27_combout  & ((\my_regfile|data_readRegA[18]~681_combout ) # 
// (!\my_processor|my_alu|Add1~35 ))))

	.dataa(\my_processor|data[18]~27_combout ),
	.datab(\my_regfile|data_readRegA[18]~681_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~35 ),
	.combout(\my_processor|my_alu|Add1~36_combout ),
	.cout(\my_processor|my_alu|Add1~37 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~36 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N6
cycloneive_lcell_comb \my_processor|my_alu|Add1~38 (
// Equation(s):
// \my_processor|my_alu|Add1~38_combout  = (\my_processor|data[19]~28_combout  & ((\my_regfile|data_readRegA[19]~637_combout  & (!\my_processor|my_alu|Add1~37 )) # (!\my_regfile|data_readRegA[19]~637_combout  & ((\my_processor|my_alu|Add1~37 ) # (GND))))) # 
// (!\my_processor|data[19]~28_combout  & ((\my_regfile|data_readRegA[19]~637_combout  & (\my_processor|my_alu|Add1~37  & VCC)) # (!\my_regfile|data_readRegA[19]~637_combout  & (!\my_processor|my_alu|Add1~37 ))))
// \my_processor|my_alu|Add1~39  = CARRY((\my_processor|data[19]~28_combout  & ((!\my_processor|my_alu|Add1~37 ) # (!\my_regfile|data_readRegA[19]~637_combout ))) # (!\my_processor|data[19]~28_combout  & (!\my_regfile|data_readRegA[19]~637_combout  & 
// !\my_processor|my_alu|Add1~37 )))

	.dataa(\my_processor|data[19]~28_combout ),
	.datab(\my_regfile|data_readRegA[19]~637_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~37 ),
	.combout(\my_processor|my_alu|Add1~38_combout ),
	.cout(\my_processor|my_alu|Add1~39 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~38 .lut_mask = 16'h692B;
defparam \my_processor|my_alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N8
cycloneive_lcell_comb \my_processor|my_alu|Add1~40 (
// Equation(s):
// \my_processor|my_alu|Add1~40_combout  = ((\my_regfile|data_readRegA[20]~615_combout  $ (\my_processor|data[20]~29_combout  $ (\my_processor|my_alu|Add1~39 )))) # (GND)
// \my_processor|my_alu|Add1~41  = CARRY((\my_regfile|data_readRegA[20]~615_combout  & ((!\my_processor|my_alu|Add1~39 ) # (!\my_processor|data[20]~29_combout ))) # (!\my_regfile|data_readRegA[20]~615_combout  & (!\my_processor|data[20]~29_combout  & 
// !\my_processor|my_alu|Add1~39 )))

	.dataa(\my_regfile|data_readRegA[20]~615_combout ),
	.datab(\my_processor|data[20]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~39 ),
	.combout(\my_processor|my_alu|Add1~40_combout ),
	.cout(\my_processor|my_alu|Add1~41 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~40 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N10
cycloneive_lcell_comb \my_processor|my_alu|Add1~42 (
// Equation(s):
// \my_processor|my_alu|Add1~42_combout  = (\my_regfile|data_readRegA[21]~571_combout  & ((\my_processor|data[21]~30_combout  & (!\my_processor|my_alu|Add1~41 )) # (!\my_processor|data[21]~30_combout  & (\my_processor|my_alu|Add1~41  & VCC)))) # 
// (!\my_regfile|data_readRegA[21]~571_combout  & ((\my_processor|data[21]~30_combout  & ((\my_processor|my_alu|Add1~41 ) # (GND))) # (!\my_processor|data[21]~30_combout  & (!\my_processor|my_alu|Add1~41 ))))
// \my_processor|my_alu|Add1~43  = CARRY((\my_regfile|data_readRegA[21]~571_combout  & (\my_processor|data[21]~30_combout  & !\my_processor|my_alu|Add1~41 )) # (!\my_regfile|data_readRegA[21]~571_combout  & ((\my_processor|data[21]~30_combout ) # 
// (!\my_processor|my_alu|Add1~41 ))))

	.dataa(\my_regfile|data_readRegA[21]~571_combout ),
	.datab(\my_processor|data[21]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~41 ),
	.combout(\my_processor|my_alu|Add1~42_combout ),
	.cout(\my_processor|my_alu|Add1~43 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~42 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N12
cycloneive_lcell_comb \my_processor|my_alu|Add1~44 (
// Equation(s):
// \my_processor|my_alu|Add1~44_combout  = ((\my_regfile|data_readRegA[22]~593_combout  $ (\my_processor|data[22]~31_combout  $ (\my_processor|my_alu|Add1~43 )))) # (GND)
// \my_processor|my_alu|Add1~45  = CARRY((\my_regfile|data_readRegA[22]~593_combout  & ((!\my_processor|my_alu|Add1~43 ) # (!\my_processor|data[22]~31_combout ))) # (!\my_regfile|data_readRegA[22]~593_combout  & (!\my_processor|data[22]~31_combout  & 
// !\my_processor|my_alu|Add1~43 )))

	.dataa(\my_regfile|data_readRegA[22]~593_combout ),
	.datab(\my_processor|data[22]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~43 ),
	.combout(\my_processor|my_alu|Add1~44_combout ),
	.cout(\my_processor|my_alu|Add1~45 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~44 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector9~4 (
// Equation(s):
// \my_processor|my_alu|Selector9~4_combout  = (\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector9~3_combout )) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector9~3_combout  & 
// (\my_processor|my_alu|Selector9~2_combout )) # (!\my_processor|my_alu|Selector9~3_combout  & ((\my_processor|my_alu|Add1~44_combout )))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector9~3_combout ),
	.datac(\my_processor|my_alu|Selector9~2_combout ),
	.datad(\my_processor|my_alu|Add1~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector9~4 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N12
cycloneive_lcell_comb \my_processor|my_alu|Add0~44 (
// Equation(s):
// \my_processor|my_alu|Add0~44_combout  = ((\my_regfile|data_readRegA[22]~593_combout  $ (\my_processor|data[22]~31_combout  $ (!\my_processor|my_alu|Add0~43 )))) # (GND)
// \my_processor|my_alu|Add0~45  = CARRY((\my_regfile|data_readRegA[22]~593_combout  & ((\my_processor|data[22]~31_combout ) # (!\my_processor|my_alu|Add0~43 ))) # (!\my_regfile|data_readRegA[22]~593_combout  & (\my_processor|data[22]~31_combout  & 
// !\my_processor|my_alu|Add0~43 )))

	.dataa(\my_regfile|data_readRegA[22]~593_combout ),
	.datab(\my_processor|data[22]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~43 ),
	.combout(\my_processor|my_alu|Add0~44_combout ),
	.cout(\my_processor|my_alu|Add0~45 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector9~0 (
// Equation(s):
// \my_processor|my_alu|Selector9~0_combout  = (\my_processor|my_alu|Selector31~18_combout  & \my_processor|my_alu|Add0~44_combout )

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Add0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector9~0 .lut_mask = 16'hCC00;
defparam \my_processor|my_alu|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector9~5 (
// Equation(s):
// \my_processor|my_alu|Selector9~5_combout  = (\my_processor|my_alu|Selector15~1_combout ) # ((\my_processor|my_alu|Selector9~0_combout ) # ((\my_processor|my_alu|Selector15~8_combout  & \my_processor|my_alu|Selector9~4_combout )))

	.dataa(\my_processor|my_alu|Selector15~8_combout ),
	.datab(\my_processor|my_alu|Selector15~1_combout ),
	.datac(\my_processor|my_alu|Selector9~4_combout ),
	.datad(\my_processor|my_alu|Selector9~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector9~5 .lut_mask = 16'hFFEC;
defparam \my_processor|my_alu|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N0
cycloneive_lcell_comb \my_processor|data_writeReg[22]~22 (
// Equation(s):
// \my_processor|data_writeReg[22]~22_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [22])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector9~5_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector9~5_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector9~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~22 .lut_mask = 16'hBF80;
defparam \my_processor|data_writeReg[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N23
dffeas \my_regfile|register[13].df|dffe_array[22].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[22].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[22].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~482 (
// Equation(s):
// \my_regfile|data_readRegB[22]~482_combout  = (\my_regfile|register[13].df|dffe_array[22].df|q~q  & (((\my_regfile|register[14].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~482 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[22]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~483 (
// Equation(s):
// \my_regfile|data_readRegB[22]~483_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[22].df|q~q  & ((\my_regfile|register[15].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~483 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[22]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~480 (
// Equation(s):
// \my_regfile|data_readRegB[22]~480_combout  = (\my_regfile|register[10].df|dffe_array[22].df|q~q  & (((\my_regfile|register[9].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # (!\my_regfile|register[10].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|d1|d2|and1~combout ),
	.datad(\my_regfile|register[9].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~480 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[22]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~481 (
// Equation(s):
// \my_regfile|data_readRegB[22]~481_combout  = (\my_regfile|register[11].df|dffe_array[22].df|q~q  & (((\my_regfile|register[12].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~481 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[22]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~484 (
// Equation(s):
// \my_regfile|data_readRegB[22]~484_combout  = (\my_regfile|data_readRegB[22]~482_combout  & (\my_regfile|data_readRegB[22]~483_combout  & (\my_regfile|data_readRegB[22]~480_combout  & \my_regfile|data_readRegB[22]~481_combout )))

	.dataa(\my_regfile|data_readRegB[22]~482_combout ),
	.datab(\my_regfile|data_readRegB[22]~483_combout ),
	.datac(\my_regfile|data_readRegB[22]~480_combout ),
	.datad(\my_regfile|data_readRegB[22]~481_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~484 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~477 (
// Equation(s):
// \my_regfile|data_readRegB[22]~477_combout  = ((\my_regfile|register[5].df|dffe_array[22].df|q~q ) # ((\my_regfile|d1|d0|and0~combout ) # (!\my_regfile|d1|d1|and1~0_combout ))) # (!\my_processor|ctrl_readRegB[2]~2_combout )

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|register[5].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d1|d0|and0~combout ),
	.datad(\my_regfile|d1|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~477 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegB[22]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~478 (
// Equation(s):
// \my_regfile|data_readRegB[22]~478_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[22].df|q~q  & ((\my_regfile|register[8].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[22].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~478 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[22]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~479 (
// Equation(s):
// \my_regfile|data_readRegB[22]~479_combout  = (\my_regfile|data_readRegB[22]~477_combout  & (\my_regfile|data_readRegB[22]~478_combout  & ((\my_regfile|register[6].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|data_readRegB[22]~477_combout ),
	.datab(\my_regfile|register[6].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|data_readRegB[22]~478_combout ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~479 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegB[22]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~474 (
// Equation(s):
// \my_regfile|data_readRegB[22]~474_combout  = (\my_regfile|register[1].df|dffe_array[22].df|q~q  & (((\my_regfile|register[2].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # (!\my_regfile|register[1].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~474 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[22]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~475 (
// Equation(s):
// \my_regfile|data_readRegB[22]~475_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(gnd),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|register[3].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~475 .lut_mask = 16'h5505;
defparam \my_regfile|data_readRegB[22]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~476 (
// Equation(s):
// \my_regfile|data_readRegB[22]~476_combout  = (\my_regfile|data_readRegB[22]~474_combout  & (\my_regfile|data_readRegB[22]~475_combout  & ((\my_regfile|register[4].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|data_readRegB[22]~474_combout ),
	.datad(\my_regfile|data_readRegB[22]~475_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~476 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[22]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~490 (
// Equation(s):
// \my_regfile|data_readRegB[22]~490_combout  = (\my_regfile|register[26].df|dffe_array[22].df|q~q  & (((\my_regfile|register[25].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[22].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[22].df|q~q ),
	.datab(\my_regfile|d1|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~490 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[22]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~491 (
// Equation(s):
// \my_regfile|data_readRegB[22]~491_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[22].df|q~q  & ((\my_regfile|register[28].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[28].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~491 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~492 (
// Equation(s):
// \my_regfile|data_readRegB[22]~492_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[22].df|q~q  & ((\my_regfile|register[31].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[22].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~492 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[22]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~493 (
// Equation(s):
// \my_regfile|data_readRegB[22]~493_combout  = (\my_regfile|data_readRegB[22]~492_combout  & (((\my_regfile|register[29].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[22]~492_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~493 .lut_mask = 16'hDF00;
defparam \my_regfile|data_readRegB[22]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~485 (
// Equation(s):
// \my_regfile|data_readRegB[22]~485_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[22].df|q~q  & ((\my_regfile|register[17].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~485 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~487 (
// Equation(s):
// \my_regfile|data_readRegB[22]~487_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[22].df|q~q  & ((\my_regfile|register[22].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~487 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~486 (
// Equation(s):
// \my_regfile|data_readRegB[22]~486_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[22].df|q~q  & ((\my_regfile|register[20].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~486 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[22]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~488 (
// Equation(s):
// \my_regfile|data_readRegB[22]~488_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[22].df|q~q  & ((\my_regfile|register[23].df|dffe_array[22].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[22].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[22].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[22].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~488 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[22]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~489 (
// Equation(s):
// \my_regfile|data_readRegB[22]~489_combout  = (\my_regfile|data_readRegB[22]~485_combout  & (\my_regfile|data_readRegB[22]~487_combout  & (\my_regfile|data_readRegB[22]~486_combout  & \my_regfile|data_readRegB[22]~488_combout )))

	.dataa(\my_regfile|data_readRegB[22]~485_combout ),
	.datab(\my_regfile|data_readRegB[22]~487_combout ),
	.datac(\my_regfile|data_readRegB[22]~486_combout ),
	.datad(\my_regfile|data_readRegB[22]~488_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~489 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~494 (
// Equation(s):
// \my_regfile|data_readRegB[22]~494_combout  = (\my_regfile|data_readRegB[22]~490_combout  & (\my_regfile|data_readRegB[22]~491_combout  & (\my_regfile|data_readRegB[22]~493_combout  & \my_regfile|data_readRegB[22]~489_combout )))

	.dataa(\my_regfile|data_readRegB[22]~490_combout ),
	.datab(\my_regfile|data_readRegB[22]~491_combout ),
	.datac(\my_regfile|data_readRegB[22]~493_combout ),
	.datad(\my_regfile|data_readRegB[22]~489_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~494 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~495 (
// Equation(s):
// \my_regfile|data_readRegB[22]~495_combout  = (\my_regfile|data_readRegB[22]~484_combout  & (\my_regfile|data_readRegB[22]~479_combout  & (\my_regfile|data_readRegB[22]~476_combout  & \my_regfile|data_readRegB[22]~494_combout )))

	.dataa(\my_regfile|data_readRegB[22]~484_combout ),
	.datab(\my_regfile|data_readRegB[22]~479_combout ),
	.datac(\my_regfile|data_readRegB[22]~476_combout ),
	.datad(\my_regfile|data_readRegB[22]~494_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~495 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N20
cycloneive_lcell_comb \my_processor|data[22]~31 (
// Equation(s):
// \my_processor|data[22]~31_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[22]~495_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[22]~495_combout ),
	.cin(gnd),
	.combout(\my_processor|data[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[22]~31 .lut_mask = 16'hAFA3;
defparam \my_processor|data[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N14
cycloneive_lcell_comb \my_processor|my_alu|Add0~46 (
// Equation(s):
// \my_processor|my_alu|Add0~46_combout  = (\my_processor|data[23]~32_combout  & ((\my_regfile|data_readRegA[23]~549_combout  & (\my_processor|my_alu|Add0~45  & VCC)) # (!\my_regfile|data_readRegA[23]~549_combout  & (!\my_processor|my_alu|Add0~45 )))) # 
// (!\my_processor|data[23]~32_combout  & ((\my_regfile|data_readRegA[23]~549_combout  & (!\my_processor|my_alu|Add0~45 )) # (!\my_regfile|data_readRegA[23]~549_combout  & ((\my_processor|my_alu|Add0~45 ) # (GND)))))
// \my_processor|my_alu|Add0~47  = CARRY((\my_processor|data[23]~32_combout  & (!\my_regfile|data_readRegA[23]~549_combout  & !\my_processor|my_alu|Add0~45 )) # (!\my_processor|data[23]~32_combout  & ((!\my_processor|my_alu|Add0~45 ) # 
// (!\my_regfile|data_readRegA[23]~549_combout ))))

	.dataa(\my_processor|data[23]~32_combout ),
	.datab(\my_regfile|data_readRegA[23]~549_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~45 ),
	.combout(\my_processor|my_alu|Add0~46_combout ),
	.cout(\my_processor|my_alu|Add0~47 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector8~0 (
// Equation(s):
// \my_processor|my_alu|Selector8~0_combout  = (\my_processor|my_alu|Add0~46_combout  & ((\my_processor|my_alu|Selector31~16_combout ) # (\my_processor|alu_opcode[0]~10_combout )))

	.dataa(\my_processor|my_alu|Selector31~16_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_opcode[0]~10_combout ),
	.datad(\my_processor|my_alu|Add0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector8~0 .lut_mask = 16'hFA00;
defparam \my_processor|my_alu|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~56 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~219_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~197_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[15]~197_combout ),
	.datad(\my_regfile|data_readRegA[13]~219_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~56 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~57 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~56_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~51_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~57 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~38 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[9]~307_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[11]~285_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[11]~285_combout ),
	.datad(\my_regfile|data_readRegA[9]~307_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~38 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~39 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~34_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~38_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftLeft0~34_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~39 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~58 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~39_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~57_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~58 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~14 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[26]~417_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[24]~439_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[26]~417_combout ),
	.datad(\my_regfile|data_readRegA[24]~439_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~14 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~67 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~14_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~50_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~14_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~67 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~64 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~64_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[28]~527_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~373_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[27]~373_combout ),
	.datad(\my_regfile|data_readRegA[28]~527_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~64 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~65 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~65_combout  = (\my_processor|my_alu|ShiftRight0~64_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~43_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~64_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~65 .lut_mask = 16'hFAF0;
defparam \my_processor|my_alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~89 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~65_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~67_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~67_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~89 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~90 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~461_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~89_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[31]~461_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~90 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~8 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[2]~87_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[3]~65_combout )))))

	.dataa(\my_regfile|data_readRegA[2]~87_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[3]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~8 .lut_mask = 16'h2320;
defparam \my_processor|my_alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~22 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~22_combout  = (\my_processor|my_alu|ShiftLeft0~8_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~3_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~3_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~22 .lut_mask = 16'hFFA0;
defparam \my_processor|my_alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~23 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[5]~153_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[7]~109_combout )))

	.dataa(\my_regfile|data_readRegA[5]~153_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[7]~109_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~23 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~24 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~23_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~19_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~24 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~25 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~25_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~22_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~24_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~25 .lut_mask = 16'h5140;
defparam \my_processor|my_alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~69 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~659_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~637_combout )))

	.dataa(\my_regfile|data_readRegA[17]~659_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[19]~637_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~69 .lut_mask = 16'hAFA0;
defparam \my_processor|my_alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~70 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~69_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~66_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~70 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~78 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[20]~615_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[22]~593_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[20]~615_combout ),
	.datad(\my_regfile|data_readRegA[22]~593_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~78 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~81 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~571_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~549_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[23]~549_combout ),
	.datad(\my_regfile|data_readRegA[21]~571_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~81 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~82 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~78_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~81_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~82 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~83 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~70_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~82_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~83 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector8~1 (
// Equation(s):
// \my_processor|my_alu|Selector8~1_combout  = (\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|Selector15~3_combout ) # ((\my_processor|my_alu|ShiftLeft0~25_combout )))) # (!\my_processor|my_alu|Selector15~2_combout  & 
// (!\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|ShiftLeft0~83_combout ))))

	.dataa(\my_processor|my_alu|Selector15~2_combout ),
	.datab(\my_processor|my_alu|Selector15~3_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector8~1 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector8~2 (
// Equation(s):
// \my_processor|my_alu|Selector8~2_combout  = (\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|Selector8~1_combout  & ((\my_processor|my_alu|ShiftRight0~90_combout ))) # (!\my_processor|my_alu|Selector8~1_combout  & 
// (\my_processor|my_alu|ShiftLeft0~58_combout )))) # (!\my_processor|my_alu|Selector15~3_combout  & (((\my_processor|my_alu|Selector8~1_combout ))))

	.dataa(\my_processor|my_alu|Selector15~3_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~90_combout ),
	.datad(\my_processor|my_alu|Selector8~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector8~2 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N14
cycloneive_lcell_comb \my_processor|my_alu|Add1~46 (
// Equation(s):
// \my_processor|my_alu|Add1~46_combout  = (\my_regfile|data_readRegA[23]~549_combout  & ((\my_processor|data[23]~32_combout  & (!\my_processor|my_alu|Add1~45 )) # (!\my_processor|data[23]~32_combout  & (\my_processor|my_alu|Add1~45  & VCC)))) # 
// (!\my_regfile|data_readRegA[23]~549_combout  & ((\my_processor|data[23]~32_combout  & ((\my_processor|my_alu|Add1~45 ) # (GND))) # (!\my_processor|data[23]~32_combout  & (!\my_processor|my_alu|Add1~45 ))))
// \my_processor|my_alu|Add1~47  = CARRY((\my_regfile|data_readRegA[23]~549_combout  & (\my_processor|data[23]~32_combout  & !\my_processor|my_alu|Add1~45 )) # (!\my_regfile|data_readRegA[23]~549_combout  & ((\my_processor|data[23]~32_combout ) # 
// (!\my_processor|my_alu|Add1~45 ))))

	.dataa(\my_regfile|data_readRegA[23]~549_combout ),
	.datab(\my_processor|data[23]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~45 ),
	.combout(\my_processor|my_alu|Add1~46_combout ),
	.cout(\my_processor|my_alu|Add1~47 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~46 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector8~3 (
// Equation(s):
// \my_processor|my_alu|Selector8~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector31~12_combout )) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector31~12_combout  & 
// (\my_processor|my_alu|Selector8~2_combout )) # (!\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|my_alu|Add1~46_combout )))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Selector8~2_combout ),
	.datad(\my_processor|my_alu|Add1~46_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector8~3 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector8~4 (
// Equation(s):
// \my_processor|my_alu|Selector8~4_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|data[23]~32_combout  & ((\my_regfile|data_readRegA[23]~549_combout ) # (\my_processor|my_alu|Selector8~3_combout ))) # 
// (!\my_processor|data[23]~32_combout  & (\my_regfile|data_readRegA[23]~549_combout  & \my_processor|my_alu|Selector8~3_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector8~3_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|data[23]~32_combout ),
	.datac(\my_regfile|data_readRegA[23]~549_combout ),
	.datad(\my_processor|my_alu|Selector8~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector8~4 .lut_mask = 16'hFD80;
defparam \my_processor|my_alu|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector8~5 (
// Equation(s):
// \my_processor|my_alu|Selector8~5_combout  = (\my_processor|my_alu|Selector15~1_combout ) # ((\my_processor|my_alu|Selector8~0_combout ) # ((\my_processor|my_alu|Selector15~8_combout  & \my_processor|my_alu|Selector8~4_combout )))

	.dataa(\my_processor|my_alu|Selector15~8_combout ),
	.datab(\my_processor|my_alu|Selector15~1_combout ),
	.datac(\my_processor|my_alu|Selector8~0_combout ),
	.datad(\my_processor|my_alu|Selector8~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector8~5 .lut_mask = 16'hFEFC;
defparam \my_processor|my_alu|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N18
cycloneive_lcell_comb \my_processor|data_writeReg[23]~23 (
// Equation(s):
// \my_processor|data_writeReg[23]~23_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [23])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector8~5_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector8~5_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector8~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~23 .lut_mask = 16'hBF80;
defparam \my_processor|data_writeReg[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N9
dffeas \my_regfile|register[20].df|dffe_array[23].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[20].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[20].df|dffe_array[23].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[20].df|dffe_array[23].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~508 (
// Equation(s):
// \my_regfile|data_readRegB[23]~508_combout  = (\my_regfile|register[20].df|dffe_array[23].df|q~q  & (((\my_regfile|register[19].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d3|and3~combout ))) # (!\my_regfile|register[20].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|d1|d3|and4~combout ),
	.datad(\my_regfile|register[19].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~508 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[23]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~510 (
// Equation(s):
// \my_regfile|data_readRegB[23]~510_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[23].df|q~q  & ((\my_regfile|register[24].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~510 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[23]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~509 (
// Equation(s):
// \my_regfile|data_readRegB[23]~509_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[23].df|q~q  & ((\my_regfile|register[22].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~509 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[23]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~507 (
// Equation(s):
// \my_regfile|data_readRegB[23]~507_combout  = (\my_regfile|register[17].df|dffe_array[23].df|q~q  & (((\my_regfile|register[18].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~507 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[23]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~511 (
// Equation(s):
// \my_regfile|data_readRegB[23]~511_combout  = (\my_regfile|data_readRegB[23]~508_combout  & (\my_regfile|data_readRegB[23]~510_combout  & (\my_regfile|data_readRegB[23]~509_combout  & \my_regfile|data_readRegB[23]~507_combout )))

	.dataa(\my_regfile|data_readRegB[23]~508_combout ),
	.datab(\my_regfile|data_readRegB[23]~510_combout ),
	.datac(\my_regfile|data_readRegB[23]~509_combout ),
	.datad(\my_regfile|data_readRegB[23]~507_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~511 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~513 (
// Equation(s):
// \my_regfile|data_readRegB[23]~513_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[23].df|q~q  & ((\my_regfile|register[28].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[28].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~513 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~512 (
// Equation(s):
// \my_regfile|data_readRegB[23]~512_combout  = (((\my_regfile|register[25].df|dffe_array[23].df|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )) # (!\my_regfile|d1|d0|and1~6_combout )) # (!\my_regfile|d1|d1|and1~0_combout )

	.dataa(\my_regfile|d1|d1|and1~0_combout ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|register[25].df|dffe_array[23].df|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~512 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegB[23]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~514 (
// Equation(s):
// \my_regfile|data_readRegB[23]~514_combout  = (\my_regfile|data_readRegB[23]~513_combout  & (\my_regfile|data_readRegB[23]~512_combout  & ((\my_regfile|register[26].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|data_readRegB[23]~513_combout ),
	.datab(\my_regfile|register[26].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|d1|d4|and2~combout ),
	.datad(\my_regfile|data_readRegB[23]~512_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~514 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[23]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~515 (
// Equation(s):
// \my_regfile|data_readRegB[23]~515_combout  = (\my_regfile|register[30].df|dffe_array[23].df|q~q  & (((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~515 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[23]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~516 (
// Equation(s):
// \my_regfile|data_readRegB[23]~516_combout  = (\my_regfile|data_readRegB[23]~515_combout  & (((\my_regfile|register[29].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[23]~515_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~516 .lut_mask = 16'hDF00;
defparam \my_regfile|data_readRegB[23]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~500 (
// Equation(s):
// \my_regfile|data_readRegB[23]~500_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[23].df|q~q  & ((\my_regfile|register[8].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~500 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[23]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~499 (
// Equation(s):
// \my_regfile|data_readRegB[23]~499_combout  = (\my_regfile|register[5].df|dffe_array[23].df|q~q  & (((\my_regfile|register[6].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~499 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[23]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~496 (
// Equation(s):
// \my_regfile|data_readRegB[23]~496_combout  = (\my_regfile|register[1].df|dffe_array[23].df|q~q  & (((\my_regfile|register[2].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d1|and2~combout ))) # (!\my_regfile|register[1].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|register[1].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~496 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[23]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~497 (
// Equation(s):
// \my_regfile|data_readRegB[23]~497_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~497 .lut_mask = 16'h5511;
defparam \my_regfile|data_readRegB[23]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~498 (
// Equation(s):
// \my_regfile|data_readRegB[23]~498_combout  = (\my_regfile|data_readRegB[23]~496_combout  & (\my_regfile|data_readRegB[23]~497_combout  & ((\my_regfile|register[4].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|data_readRegB[23]~496_combout ),
	.datac(\my_regfile|d1|d1|and4~combout ),
	.datad(\my_regfile|data_readRegB[23]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~498 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[23]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~503 (
// Equation(s):
// \my_regfile|data_readRegB[23]~503_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[23].df|q~q  & ((\my_regfile|register[13].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[23].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~503 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[23]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~504 (
// Equation(s):
// \my_regfile|data_readRegB[23]~504_combout  = (\my_regfile|register[15].df|dffe_array[23].df|q~q  & (((\my_regfile|register[16].df|dffe_array[23].df|q~q )) # (!\my_regfile|d1|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~504 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[23]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~501 (
// Equation(s):
// \my_regfile|data_readRegB[23]~501_combout  = (\my_regfile|register[10].df|dffe_array[23].df|q~q  & ((\my_regfile|register[9].df|dffe_array[23].df|q~q ) # ((!\my_regfile|d1|d2|and1~combout )))) # (!\my_regfile|register[10].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|register[9].df|dffe_array[23].df|q~q ),
	.datac(\my_regfile|d1|d2|and2~combout ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~501 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[23]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~502 (
// Equation(s):
// \my_regfile|data_readRegB[23]~502_combout  = (\my_regfile|register[11].df|dffe_array[23].df|q~q  & (((\my_regfile|register[12].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[23].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[23].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[23].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[23].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~502 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[23]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~505 (
// Equation(s):
// \my_regfile|data_readRegB[23]~505_combout  = (\my_regfile|data_readRegB[23]~503_combout  & (\my_regfile|data_readRegB[23]~504_combout  & (\my_regfile|data_readRegB[23]~501_combout  & \my_regfile|data_readRegB[23]~502_combout )))

	.dataa(\my_regfile|data_readRegB[23]~503_combout ),
	.datab(\my_regfile|data_readRegB[23]~504_combout ),
	.datac(\my_regfile|data_readRegB[23]~501_combout ),
	.datad(\my_regfile|data_readRegB[23]~502_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~505 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~506 (
// Equation(s):
// \my_regfile|data_readRegB[23]~506_combout  = (\my_regfile|data_readRegB[23]~500_combout  & (\my_regfile|data_readRegB[23]~499_combout  & (\my_regfile|data_readRegB[23]~498_combout  & \my_regfile|data_readRegB[23]~505_combout )))

	.dataa(\my_regfile|data_readRegB[23]~500_combout ),
	.datab(\my_regfile|data_readRegB[23]~499_combout ),
	.datac(\my_regfile|data_readRegB[23]~498_combout ),
	.datad(\my_regfile|data_readRegB[23]~505_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~506 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~517 (
// Equation(s):
// \my_regfile|data_readRegB[23]~517_combout  = (\my_regfile|data_readRegB[23]~511_combout  & (\my_regfile|data_readRegB[23]~514_combout  & (\my_regfile|data_readRegB[23]~516_combout  & \my_regfile|data_readRegB[23]~506_combout )))

	.dataa(\my_regfile|data_readRegB[23]~511_combout ),
	.datab(\my_regfile|data_readRegB[23]~514_combout ),
	.datac(\my_regfile|data_readRegB[23]~516_combout ),
	.datad(\my_regfile|data_readRegB[23]~506_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~517 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N26
cycloneive_lcell_comb \my_processor|data[23]~32 (
// Equation(s):
// \my_processor|data[23]~32_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[23]~517_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[23]~517_combout ),
	.cin(gnd),
	.combout(\my_processor|data[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[23]~32 .lut_mask = 16'hAFA3;
defparam \my_processor|data[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N16
cycloneive_lcell_comb \my_processor|my_alu|Add0~48 (
// Equation(s):
// \my_processor|my_alu|Add0~48_combout  = ((\my_regfile|data_readRegA[24]~439_combout  $ (\my_processor|data[24]~33_combout  $ (!\my_processor|my_alu|Add0~47 )))) # (GND)
// \my_processor|my_alu|Add0~49  = CARRY((\my_regfile|data_readRegA[24]~439_combout  & ((\my_processor|data[24]~33_combout ) # (!\my_processor|my_alu|Add0~47 ))) # (!\my_regfile|data_readRegA[24]~439_combout  & (\my_processor|data[24]~33_combout  & 
// !\my_processor|my_alu|Add0~47 )))

	.dataa(\my_regfile|data_readRegA[24]~439_combout ),
	.datab(\my_processor|data[24]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~47 ),
	.combout(\my_processor|my_alu|Add0~48_combout ),
	.cout(\my_processor|my_alu|Add0~49 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector28~4 (
// Equation(s):
// \my_processor|my_alu|Selector28~4_combout  = (!\my_processor|alu_opcode[0]~10_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [2]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[0]~10_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~4 .lut_mask = 16'h2300;
defparam \my_processor|my_alu|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector0~9 (
// Equation(s):
// \my_processor|my_alu|Selector0~9_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~9 .lut_mask = 16'h0033;
defparam \my_processor|my_alu|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~26 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[6]~131_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[8]~351_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[6]~131_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[8]~351_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~26 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~27 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~26_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~23_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~27 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~10 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[1]~43_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[3]~65_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[3]~65_combout ),
	.datad(\my_regfile|data_readRegA[1]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~10 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~12 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~12_combout  = (\my_processor|my_alu|ShiftLeft0~10_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftLeft0~11_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~10_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~12 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~28 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~27_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~28 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~29 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[0]~21_combout  & (\my_processor|my_alu|Selector0~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|my_alu|ShiftLeft0~28_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~21_combout ),
	.datab(\my_processor|my_alu|Selector0~8_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~29 .lut_mask = 16'h8F80;
defparam \my_processor|my_alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector24~0 (
// Equation(s):
// \my_processor|my_alu|Selector24~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~0 .lut_mask = 16'hCFCC;
defparam \my_processor|my_alu|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~73 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~69_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~72_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~72_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~73 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~84 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[22]~593_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[24]~439_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[22]~593_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[24]~439_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~84 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~85 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~81_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~84_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~85 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector7~0 (
// Equation(s):
// \my_processor|my_alu|Selector7~0_combout  = (\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|ShiftLeft0~73_combout ) # ((!\my_processor|my_alu|Selector0~9_combout )))) # (!\my_processor|my_alu|Selector24~0_combout  & 
// (((\my_processor|my_alu|Selector0~9_combout  & \my_processor|my_alu|ShiftLeft0~85_combout ))))

	.dataa(\my_processor|my_alu|Selector24~0_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~73_combout ),
	.datac(\my_processor|my_alu|Selector0~9_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector7~0 .lut_mask = 16'hDA8A;
defparam \my_processor|my_alu|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~42 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[10]~329_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[12]~263_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[10]~329_combout ),
	.datad(\my_regfile|data_readRegA[12]~263_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~42 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~43 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~38_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~42_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~43 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~61 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~56_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~60_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~60_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~61 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~62 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~43_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~61_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~62 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector7~1 (
// Equation(s):
// \my_processor|my_alu|Selector7~1_combout  = (\my_processor|my_alu|Selector0~9_combout  & (((\my_processor|my_alu|Selector7~0_combout )))) # (!\my_processor|my_alu|Selector0~9_combout  & ((\my_processor|my_alu|Selector7~0_combout  & 
// (\my_processor|my_alu|ShiftLeft0~29_combout )) # (!\my_processor|my_alu|Selector7~0_combout  & ((\my_processor|my_alu|ShiftLeft0~62_combout )))))

	.dataa(\my_processor|my_alu|Selector0~9_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.datac(\my_processor|my_alu|Selector7~0_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector7~1 .lut_mask = 16'hE5E0;
defparam \my_processor|my_alu|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector28~2 (
// Equation(s):
// \my_processor|my_alu|Selector28~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_processor|alu_opcode[0]~10_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\my_processor|alu_opcode[0]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~2 .lut_mask = 16'h0088;
defparam \my_processor|my_alu|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~17 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~17_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[30]~505_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[28]~527_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[30]~505_combout ),
	.datad(\my_regfile|data_readRegA[28]~527_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~17 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~16 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[31]~461_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[29]~483_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[29]~483_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~16 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~13 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[27]~373_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[25]~395_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[25]~395_combout ),
	.datad(\my_regfile|data_readRegA[27]~373_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~13 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~15 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~14_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~14_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~15 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~18 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~17_combout ) # ((\my_processor|my_alu|ShiftRight0~16_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|my_alu|ShiftRight0~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftRight0~17_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~16_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~18 .lut_mask = 16'hFDA8;
defparam \my_processor|my_alu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~91 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~461_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~18_combout 
// )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[31]~461_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~91 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N16
cycloneive_lcell_comb \my_processor|my_alu|Add1~48 (
// Equation(s):
// \my_processor|my_alu|Add1~48_combout  = ((\my_regfile|data_readRegA[24]~439_combout  $ (\my_processor|data[24]~33_combout  $ (\my_processor|my_alu|Add1~47 )))) # (GND)
// \my_processor|my_alu|Add1~49  = CARRY((\my_regfile|data_readRegA[24]~439_combout  & ((!\my_processor|my_alu|Add1~47 ) # (!\my_processor|data[24]~33_combout ))) # (!\my_regfile|data_readRegA[24]~439_combout  & (!\my_processor|data[24]~33_combout  & 
// !\my_processor|my_alu|Add1~47 )))

	.dataa(\my_regfile|data_readRegA[24]~439_combout ),
	.datab(\my_processor|data[24]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~47 ),
	.combout(\my_processor|my_alu|Add1~48_combout ),
	.cout(\my_processor|my_alu|Add1~49 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~48 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector7~2 (
// Equation(s):
// \my_processor|my_alu|Selector7~2_combout  = (\my_processor|my_alu|Selector28~2_combout  & ((\my_processor|my_alu|Selector28~4_combout ) # ((\my_processor|my_alu|ShiftRight0~91_combout )))) # (!\my_processor|my_alu|Selector28~2_combout  & 
// (!\my_processor|my_alu|Selector28~4_combout  & ((\my_processor|my_alu|Add1~48_combout ))))

	.dataa(\my_processor|my_alu|Selector28~2_combout ),
	.datab(\my_processor|my_alu|Selector28~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~91_combout ),
	.datad(\my_processor|my_alu|Add1~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector7~2 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector7~3 (
// Equation(s):
// \my_processor|my_alu|Selector7~3_combout  = (\my_processor|my_alu|Selector28~4_combout  & ((\my_processor|my_alu|Selector7~2_combout  & (\my_regfile|data_readRegA[31]~461_combout )) # (!\my_processor|my_alu|Selector7~2_combout  & 
// ((\my_processor|my_alu|Selector7~1_combout ))))) # (!\my_processor|my_alu|Selector28~4_combout  & (((\my_processor|my_alu|Selector7~2_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~461_combout ),
	.datab(\my_processor|my_alu|Selector28~4_combout ),
	.datac(\my_processor|my_alu|Selector7~1_combout ),
	.datad(\my_processor|my_alu|Selector7~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector7~3 .lut_mask = 16'hBBC0;
defparam \my_processor|my_alu|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector7~5 (
// Equation(s):
// \my_processor|my_alu|Selector7~5_combout  = (\my_processor|my_alu|Selector7~4_combout  & ((\my_processor|my_alu|Selector28~5_combout ) # ((\my_processor|my_alu|Add0~48_combout )))) # (!\my_processor|my_alu|Selector7~4_combout  & 
// (!\my_processor|my_alu|Selector28~5_combout  & ((\my_processor|my_alu|Selector7~3_combout ))))

	.dataa(\my_processor|my_alu|Selector7~4_combout ),
	.datab(\my_processor|my_alu|Selector28~5_combout ),
	.datac(\my_processor|my_alu|Add0~48_combout ),
	.datad(\my_processor|my_alu|Selector7~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector7~5 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N28
cycloneive_lcell_comb \my_processor|data_writeReg[24]~24 (
// Equation(s):
// \my_processor|data_writeReg[24]~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector7~5_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector7~5_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|cmp2|ad4~0_combout ),
	.datad(\my_processor|my_alu|Selector7~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~24 .lut_mask = 16'hBF80;
defparam \my_processor|data_writeReg[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N12
cycloneive_lcell_comb \my_regfile|register[6].df|dffe_array[24].df|q~feeder (
// Equation(s):
// \my_regfile|register[6].df|dffe_array[24].df|q~feeder_combout  = \my_processor|data_writeReg[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[6].df|dffe_array[24].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[24].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[6].df|dffe_array[24].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N13
dffeas \my_regfile|register[6].df|dffe_array[24].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[6].df|dffe_array[24].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[6].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[6].df|dffe_array[24].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[6].df|dffe_array[24].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~522 (
// Equation(s):
// \my_regfile|data_readRegB[24]~522_combout  = (\my_regfile|register[7].df|dffe_array[24].df|q~q  & (((\my_regfile|register[8].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~522 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[24]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~521 (
// Equation(s):
// \my_regfile|data_readRegB[24]~521_combout  = ((\my_regfile|d1|d0|and0~combout ) # ((\my_regfile|register[5].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and1~0_combout ))) # (!\my_processor|ctrl_readRegB[2]~2_combout )

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|d1|d0|and0~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~521 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegB[24]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~523 (
// Equation(s):
// \my_regfile|data_readRegB[24]~523_combout  = (\my_regfile|data_readRegB[24]~522_combout  & (\my_regfile|data_readRegB[24]~521_combout  & ((\my_regfile|register[6].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|data_readRegB[24]~522_combout ),
	.datad(\my_regfile|data_readRegB[24]~521_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~523 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[24]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~529 (
// Equation(s):
// \my_regfile|data_readRegB[24]~529_combout  = (\my_regfile|register[18].df|dffe_array[24].df|q~q  & (((\my_regfile|register[17].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d3|and1~combout ))) # (!\my_regfile|register[18].df|dffe_array[24].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~529 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[24]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~530 (
// Equation(s):
// \my_regfile|data_readRegB[24]~530_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[24].df|q~q  & ((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~530 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~532 (
// Equation(s):
// \my_regfile|data_readRegB[24]~532_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[24].df|q~q  & ((\my_regfile|register[24].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~532 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~531 (
// Equation(s):
// \my_regfile|data_readRegB[24]~531_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[24].df|q~q  & ((\my_regfile|register[22].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~531 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[24]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~533 (
// Equation(s):
// \my_regfile|data_readRegB[24]~533_combout  = (\my_regfile|data_readRegB[24]~529_combout  & (\my_regfile|data_readRegB[24]~530_combout  & (\my_regfile|data_readRegB[24]~532_combout  & \my_regfile|data_readRegB[24]~531_combout )))

	.dataa(\my_regfile|data_readRegB[24]~529_combout ),
	.datab(\my_regfile|data_readRegB[24]~530_combout ),
	.datac(\my_regfile|data_readRegB[24]~532_combout ),
	.datad(\my_regfile|data_readRegB[24]~531_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~533 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~535 (
// Equation(s):
// \my_regfile|data_readRegB[24]~535_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[24].df|q~q  & ((\my_regfile|register[28].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d4|and4~combout )))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[27].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~535 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[24]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~534 (
// Equation(s):
// \my_regfile|data_readRegB[24]~534_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[24].df|q~q  & ((\my_regfile|register[26].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d1|d4|and2~combout ),
	.datad(\my_regfile|register[25].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~534 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[24]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~536 (
// Equation(s):
// \my_regfile|data_readRegB[24]~536_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[24].df|q~q  & ((\my_regfile|register[31].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~536 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~537 (
// Equation(s):
// \my_regfile|data_readRegB[24]~537_combout  = (\my_regfile|data_readRegB[24]~536_combout  & (((\my_regfile|register[29].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[24]~536_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~537 .lut_mask = 16'hDF00;
defparam \my_regfile|data_readRegB[24]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~538 (
// Equation(s):
// \my_regfile|data_readRegB[24]~538_combout  = (\my_regfile|data_readRegB[24]~533_combout  & (\my_regfile|data_readRegB[24]~535_combout  & (\my_regfile|data_readRegB[24]~534_combout  & \my_regfile|data_readRegB[24]~537_combout )))

	.dataa(\my_regfile|data_readRegB[24]~533_combout ),
	.datab(\my_regfile|data_readRegB[24]~535_combout ),
	.datac(\my_regfile|data_readRegB[24]~534_combout ),
	.datad(\my_regfile|data_readRegB[24]~537_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~538 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~519 (
// Equation(s):
// \my_regfile|data_readRegB[24]~519_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~519 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[24]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~518 (
// Equation(s):
// \my_regfile|data_readRegB[24]~518_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[24].df|q~q  & ((\my_regfile|register[1].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~518 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~520 (
// Equation(s):
// \my_regfile|data_readRegB[24]~520_combout  = (\my_regfile|data_readRegB[24]~519_combout  & (\my_regfile|data_readRegB[24]~518_combout  & ((\my_regfile|register[4].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[4].df|dffe_array[24].df|q~q ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|data_readRegB[24]~519_combout ),
	.datad(\my_regfile|data_readRegB[24]~518_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~520 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[24]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~527 (
// Equation(s):
// \my_regfile|data_readRegB[24]~527_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[24].df|q~q  & ((\my_regfile|register[15].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[24].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~527 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[24]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~526 (
// Equation(s):
// \my_regfile|data_readRegB[24]~526_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[24].df|q~q  & ((\my_regfile|register[14].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~526 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~525 (
// Equation(s):
// \my_regfile|data_readRegB[24]~525_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[24].df|q~q  & ((\my_regfile|register[11].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[24].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~525 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[24]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~524 (
// Equation(s):
// \my_regfile|data_readRegB[24]~524_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[24].df|q~q  & ((\my_regfile|register[10].df|dffe_array[24].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[24].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[24].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[24].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~524 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[24]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~528 (
// Equation(s):
// \my_regfile|data_readRegB[24]~528_combout  = (\my_regfile|data_readRegB[24]~527_combout  & (\my_regfile|data_readRegB[24]~526_combout  & (\my_regfile|data_readRegB[24]~525_combout  & \my_regfile|data_readRegB[24]~524_combout )))

	.dataa(\my_regfile|data_readRegB[24]~527_combout ),
	.datab(\my_regfile|data_readRegB[24]~526_combout ),
	.datac(\my_regfile|data_readRegB[24]~525_combout ),
	.datad(\my_regfile|data_readRegB[24]~524_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~528 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~539 (
// Equation(s):
// \my_regfile|data_readRegB[24]~539_combout  = (\my_regfile|data_readRegB[24]~523_combout  & (\my_regfile|data_readRegB[24]~538_combout  & (\my_regfile|data_readRegB[24]~520_combout  & \my_regfile|data_readRegB[24]~528_combout )))

	.dataa(\my_regfile|data_readRegB[24]~523_combout ),
	.datab(\my_regfile|data_readRegB[24]~538_combout ),
	.datac(\my_regfile|data_readRegB[24]~520_combout ),
	.datad(\my_regfile|data_readRegB[24]~528_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~539 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N4
cycloneive_lcell_comb \my_processor|data[24]~33 (
// Equation(s):
// \my_processor|data[24]~33_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[24]~539_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[24]~539_combout ),
	.cin(gnd),
	.combout(\my_processor|data[24]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[24]~33 .lut_mask = 16'hAFA3;
defparam \my_processor|data[24]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N18
cycloneive_lcell_comb \my_processor|my_alu|Add0~50 (
// Equation(s):
// \my_processor|my_alu|Add0~50_combout  = (\my_regfile|data_readRegA[25]~395_combout  & ((\my_processor|data[25]~34_combout  & (\my_processor|my_alu|Add0~49  & VCC)) # (!\my_processor|data[25]~34_combout  & (!\my_processor|my_alu|Add0~49 )))) # 
// (!\my_regfile|data_readRegA[25]~395_combout  & ((\my_processor|data[25]~34_combout  & (!\my_processor|my_alu|Add0~49 )) # (!\my_processor|data[25]~34_combout  & ((\my_processor|my_alu|Add0~49 ) # (GND)))))
// \my_processor|my_alu|Add0~51  = CARRY((\my_regfile|data_readRegA[25]~395_combout  & (!\my_processor|data[25]~34_combout  & !\my_processor|my_alu|Add0~49 )) # (!\my_regfile|data_readRegA[25]~395_combout  & ((!\my_processor|my_alu|Add0~49 ) # 
// (!\my_processor|data[25]~34_combout ))))

	.dataa(\my_regfile|data_readRegA[25]~395_combout ),
	.datab(\my_processor|data[25]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~49 ),
	.combout(\my_processor|my_alu|Add0~50_combout ),
	.cout(\my_processor|my_alu|Add0~51 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~31 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~26_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~30_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~26_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~31 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~32 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~16_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~31_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~32 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~33 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_processor|my_alu|Selector31~3_combout  & ((\my_processor|my_alu|ShiftLeft0~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (((\my_processor|my_alu|ShiftLeft0~32_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|Selector31~3_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~32_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~33 .lut_mask = 16'h7250;
defparam \my_processor|my_alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~86 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~86_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[23]~549_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[25]~395_combout ))))

	.dataa(\my_regfile|data_readRegA[25]~395_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[23]~549_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~86 .lut_mask = 16'h00E2;
defparam \my_processor|my_alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~87 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~87_combout  = (\my_processor|my_alu|ShiftLeft0~86_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftLeft0~84_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~84_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~87 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~47 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~42_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~46_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~42_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~47 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~65 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~47_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~64_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~64_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~65 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector6~0 (
// Equation(s):
// \my_processor|my_alu|Selector6~0_combout  = (\my_processor|my_alu|Selector0~9_combout  & (!\my_processor|my_alu|Selector24~0_combout  & (\my_processor|my_alu|ShiftLeft0~87_combout ))) # (!\my_processor|my_alu|Selector0~9_combout  & 
// ((\my_processor|my_alu|Selector24~0_combout ) # ((\my_processor|my_alu|ShiftLeft0~65_combout ))))

	.dataa(\my_processor|my_alu|Selector0~9_combout ),
	.datab(\my_processor|my_alu|Selector24~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector6~0 .lut_mask = 16'h7564;
defparam \my_processor|my_alu|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector6~1 (
// Equation(s):
// \my_processor|my_alu|Selector6~1_combout  = (\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|Selector6~0_combout  & (\my_processor|my_alu|ShiftLeft0~33_combout )) # (!\my_processor|my_alu|Selector6~0_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~76_combout ))))) # (!\my_processor|my_alu|Selector24~0_combout  & (((\my_processor|my_alu|Selector6~0_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~33_combout ),
	.datab(\my_processor|my_alu|Selector24~0_combout ),
	.datac(\my_processor|my_alu|Selector6~0_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector6~1 .lut_mask = 16'hBCB0;
defparam \my_processor|my_alu|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~42 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~42_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~41_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~13_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~13_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~42 .lut_mask = 16'h5410;
defparam \my_processor|my_alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~44 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[31]~461_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|my_alu|ShiftRight0~43_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|data_readRegA[31]~461_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~44 .lut_mask = 16'hC480;
defparam \my_processor|my_alu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~92 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~461_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|my_alu|ShiftRight0~42_combout ) # (\my_processor|my_alu|ShiftRight0~44_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~461_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~92 .lut_mask = 16'hBBB8;
defparam \my_processor|my_alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N18
cycloneive_lcell_comb \my_processor|my_alu|Add1~50 (
// Equation(s):
// \my_processor|my_alu|Add1~50_combout  = (\my_regfile|data_readRegA[25]~395_combout  & ((\my_processor|data[25]~34_combout  & (!\my_processor|my_alu|Add1~49 )) # (!\my_processor|data[25]~34_combout  & (\my_processor|my_alu|Add1~49  & VCC)))) # 
// (!\my_regfile|data_readRegA[25]~395_combout  & ((\my_processor|data[25]~34_combout  & ((\my_processor|my_alu|Add1~49 ) # (GND))) # (!\my_processor|data[25]~34_combout  & (!\my_processor|my_alu|Add1~49 ))))
// \my_processor|my_alu|Add1~51  = CARRY((\my_regfile|data_readRegA[25]~395_combout  & (\my_processor|data[25]~34_combout  & !\my_processor|my_alu|Add1~49 )) # (!\my_regfile|data_readRegA[25]~395_combout  & ((\my_processor|data[25]~34_combout ) # 
// (!\my_processor|my_alu|Add1~49 ))))

	.dataa(\my_regfile|data_readRegA[25]~395_combout ),
	.datab(\my_processor|data[25]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~49 ),
	.combout(\my_processor|my_alu|Add1~50_combout ),
	.cout(\my_processor|my_alu|Add1~51 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~50 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector6~2 (
// Equation(s):
// \my_processor|my_alu|Selector6~2_combout  = (\my_processor|my_alu|Selector28~4_combout  & (((\my_processor|my_alu|Selector28~2_combout )))) # (!\my_processor|my_alu|Selector28~4_combout  & ((\my_processor|my_alu|Selector28~2_combout  & 
// (\my_processor|my_alu|ShiftRight0~92_combout )) # (!\my_processor|my_alu|Selector28~2_combout  & ((\my_processor|my_alu|Add1~50_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~92_combout ),
	.datab(\my_processor|my_alu|Selector28~4_combout ),
	.datac(\my_processor|my_alu|Selector28~2_combout ),
	.datad(\my_processor|my_alu|Add1~50_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector6~2 .lut_mask = 16'hE3E0;
defparam \my_processor|my_alu|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector6~3 (
// Equation(s):
// \my_processor|my_alu|Selector6~3_combout  = (\my_processor|my_alu|Selector28~4_combout  & ((\my_processor|my_alu|Selector6~2_combout  & (\my_regfile|data_readRegA[31]~461_combout )) # (!\my_processor|my_alu|Selector6~2_combout  & 
// ((\my_processor|my_alu|Selector6~1_combout ))))) # (!\my_processor|my_alu|Selector28~4_combout  & (((\my_processor|my_alu|Selector6~2_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~461_combout ),
	.datab(\my_processor|my_alu|Selector28~4_combout ),
	.datac(\my_processor|my_alu|Selector6~1_combout ),
	.datad(\my_processor|my_alu|Selector6~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector6~3 .lut_mask = 16'hBBC0;
defparam \my_processor|my_alu|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector6~4 (
// Equation(s):
// \my_processor|my_alu|Selector6~4_combout  = (\my_processor|my_alu|Selector28~5_combout  & (\my_processor|my_alu|Selector28~6_combout )) # (!\my_processor|my_alu|Selector28~5_combout  & ((\my_processor|my_alu|Selector28~6_combout  & 
// (\my_processor|my_alu|Add0~50_combout )) # (!\my_processor|my_alu|Selector28~6_combout  & ((\my_processor|my_alu|Selector6~3_combout )))))

	.dataa(\my_processor|my_alu|Selector28~5_combout ),
	.datab(\my_processor|my_alu|Selector28~6_combout ),
	.datac(\my_processor|my_alu|Add0~50_combout ),
	.datad(\my_processor|my_alu|Selector6~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector6~4 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector6~5 (
// Equation(s):
// \my_processor|my_alu|Selector6~5_combout  = (\my_processor|my_alu|Selector28~5_combout  & ((\my_processor|data[25]~34_combout  & ((\my_regfile|data_readRegA[25]~395_combout ) # (\my_processor|my_alu|Selector6~4_combout ))) # 
// (!\my_processor|data[25]~34_combout  & (\my_regfile|data_readRegA[25]~395_combout  & \my_processor|my_alu|Selector6~4_combout )))) # (!\my_processor|my_alu|Selector28~5_combout  & (((\my_processor|my_alu|Selector6~4_combout ))))

	.dataa(\my_processor|my_alu|Selector28~5_combout ),
	.datab(\my_processor|data[25]~34_combout ),
	.datac(\my_regfile|data_readRegA[25]~395_combout ),
	.datad(\my_processor|my_alu|Selector6~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector6~5 .lut_mask = 16'hFD80;
defparam \my_processor|my_alu|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N22
cycloneive_lcell_comb \my_processor|data_writeReg[25]~25 (
// Equation(s):
// \my_processor|data_writeReg[25]~25_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [25])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector6~5_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector6~5_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|my_alu|Selector6~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~25 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N15
dffeas \my_regfile|register[13].df|dffe_array[25].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[25].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[25].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~382 (
// Equation(s):
// \my_regfile|data_readRegA[25]~382_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[25].df|q~q  & ((\my_regfile|register[13].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~382 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~381 (
// Equation(s):
// \my_regfile|data_readRegA[25]~381_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[25].df|q~q  & ((\my_regfile|register[11].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~381 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[25]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~383 (
// Equation(s):
// \my_regfile|data_readRegA[25]~383_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[25].df|q~q  & ((\my_regfile|register[16].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~383 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[25]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~380 (
// Equation(s):
// \my_regfile|data_readRegA[25]~380_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[25].df|q~q  & ((\my_regfile|register[10].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~380 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[25]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~384 (
// Equation(s):
// \my_regfile|data_readRegA[25]~384_combout  = (\my_regfile|data_readRegA[25]~382_combout  & (\my_regfile|data_readRegA[25]~381_combout  & (\my_regfile|data_readRegA[25]~383_combout  & \my_regfile|data_readRegA[25]~380_combout )))

	.dataa(\my_regfile|data_readRegA[25]~382_combout ),
	.datab(\my_regfile|data_readRegA[25]~381_combout ),
	.datac(\my_regfile|data_readRegA[25]~383_combout ),
	.datad(\my_regfile|data_readRegA[25]~380_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~384 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~374 (
// Equation(s):
// \my_regfile|data_readRegA[25]~374_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[25].df|q~q  & ((\my_regfile|register[1].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|d0|d1|and1~combout ),
	.datad(\my_regfile|register[2].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~374 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[25]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~375 (
// Equation(s):
// \my_regfile|data_readRegA[25]~375_combout  = (((\my_regfile|register[4].df|dffe_array[25].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~375 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[25]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~376 (
// Equation(s):
// \my_regfile|data_readRegA[25]~376_combout  = (\my_regfile|data_readRegA[25]~375_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|data_readRegA[25]~375_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~376 .lut_mask = 16'h00C4;
defparam \my_regfile|data_readRegA[25]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~378 (
// Equation(s):
// \my_regfile|data_readRegA[25]~378_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[25].df|q~q  & ((\my_regfile|register[7].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~378 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[25]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~377 (
// Equation(s):
// \my_regfile|data_readRegA[25]~377_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[25].df|q~q  & ((\my_regfile|register[6].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[25].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~377 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~379 (
// Equation(s):
// \my_regfile|data_readRegA[25]~379_combout  = (\my_regfile|data_readRegA[25]~374_combout  & (\my_regfile|data_readRegA[25]~376_combout  & (\my_regfile|data_readRegA[25]~378_combout  & \my_regfile|data_readRegA[25]~377_combout )))

	.dataa(\my_regfile|data_readRegA[25]~374_combout ),
	.datab(\my_regfile|data_readRegA[25]~376_combout ),
	.datac(\my_regfile|data_readRegA[25]~378_combout ),
	.datad(\my_regfile|data_readRegA[25]~377_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~379 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~393 (
// Equation(s):
// \my_regfile|data_readRegA[25]~393_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[25].df|q~q  & ((\my_regfile|register[31].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~393 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[25]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~391 (
// Equation(s):
// \my_regfile|data_readRegA[25]~391_combout  = (((\my_regfile|register[28].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~391 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[25]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~390 (
// Equation(s):
// \my_regfile|data_readRegA[25]~390_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[25].df|q~q  & ((\my_regfile|register[26].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~390 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[25]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~392 (
// Equation(s):
// \my_regfile|data_readRegA[25]~392_combout  = (\my_regfile|data_readRegA[25]~391_combout  & (\my_regfile|data_readRegA[25]~390_combout  & ((\my_regfile|register[27].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[25].df|q~q ),
	.datab(\my_regfile|data_readRegA[25]~391_combout ),
	.datac(\my_regfile|d0|d4|and3~combout ),
	.datad(\my_regfile|data_readRegA[25]~390_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~392 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[25]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~394 (
// Equation(s):
// \my_regfile|data_readRegA[25]~394_combout  = (\my_regfile|data_readRegA[25]~393_combout  & (\my_regfile|data_readRegA[25]~392_combout  & ((\my_regfile|register[29].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|data_readRegA[25]~393_combout ),
	.datad(\my_regfile|data_readRegA[25]~392_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~394 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[25]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~388 (
// Equation(s):
// \my_regfile|data_readRegA[25]~388_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[25].df|q~q  & ((\my_regfile|register[23].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[25].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~388 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[25]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~386 (
// Equation(s):
// \my_regfile|data_readRegA[25]~386_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[25].df|q~q  & ((\my_regfile|register[19].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~386 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[25]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~385 (
// Equation(s):
// \my_regfile|data_readRegA[25]~385_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[25].df|q~q  & ((\my_regfile|register[18].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~385 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[25]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~387 (
// Equation(s):
// \my_regfile|data_readRegA[25]~387_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[25].df|q~q  & ((\my_regfile|register[22].df|dffe_array[25].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[25].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[25].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[25].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~387 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[25]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~389 (
// Equation(s):
// \my_regfile|data_readRegA[25]~389_combout  = (\my_regfile|data_readRegA[25]~388_combout  & (\my_regfile|data_readRegA[25]~386_combout  & (\my_regfile|data_readRegA[25]~385_combout  & \my_regfile|data_readRegA[25]~387_combout )))

	.dataa(\my_regfile|data_readRegA[25]~388_combout ),
	.datab(\my_regfile|data_readRegA[25]~386_combout ),
	.datac(\my_regfile|data_readRegA[25]~385_combout ),
	.datad(\my_regfile|data_readRegA[25]~387_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~389 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~395 (
// Equation(s):
// \my_regfile|data_readRegA[25]~395_combout  = (\my_regfile|data_readRegA[25]~384_combout  & (\my_regfile|data_readRegA[25]~379_combout  & (\my_regfile|data_readRegA[25]~394_combout  & \my_regfile|data_readRegA[25]~389_combout )))

	.dataa(\my_regfile|data_readRegA[25]~384_combout ),
	.datab(\my_regfile|data_readRegA[25]~379_combout ),
	.datac(\my_regfile|data_readRegA[25]~394_combout ),
	.datad(\my_regfile|data_readRegA[25]~389_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~395 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N20
cycloneive_lcell_comb \my_processor|my_alu|Add0~52 (
// Equation(s):
// \my_processor|my_alu|Add0~52_combout  = ((\my_processor|data[26]~35_combout  $ (\my_regfile|data_readRegA[26]~417_combout  $ (!\my_processor|my_alu|Add0~51 )))) # (GND)
// \my_processor|my_alu|Add0~53  = CARRY((\my_processor|data[26]~35_combout  & ((\my_regfile|data_readRegA[26]~417_combout ) # (!\my_processor|my_alu|Add0~51 ))) # (!\my_processor|data[26]~35_combout  & (\my_regfile|data_readRegA[26]~417_combout  & 
// !\my_processor|my_alu|Add0~51 )))

	.dataa(\my_processor|data[26]~35_combout ),
	.datab(\my_regfile|data_readRegA[26]~417_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~51 ),
	.combout(\my_processor|my_alu|Add0~52_combout ),
	.cout(\my_processor|my_alu|Add0~53 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~5 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [7])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~5 .lut_mask = 16'h0055;
defparam \my_processor|my_alu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~46 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~5_combout  & (\my_regfile|data_readRegA[30]~505_combout )) # (!\my_processor|my_alu|ShiftLeft0~5_combout  & 
// ((\my_regfile|data_readRegA[31]~461_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datac(\my_regfile|data_readRegA[30]~505_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~46 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~49 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~49_combout  = (\my_processor|my_alu|ShiftRight0~46_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftRight0~48_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~46_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~49 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~93 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~461_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftRight0~49_combout 
// )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[31]~461_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~93 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N20
cycloneive_lcell_comb \my_processor|my_alu|Add1~52 (
// Equation(s):
// \my_processor|my_alu|Add1~52_combout  = ((\my_regfile|data_readRegA[26]~417_combout  $ (\my_processor|data[26]~35_combout  $ (\my_processor|my_alu|Add1~51 )))) # (GND)
// \my_processor|my_alu|Add1~53  = CARRY((\my_regfile|data_readRegA[26]~417_combout  & ((!\my_processor|my_alu|Add1~51 ) # (!\my_processor|data[26]~35_combout ))) # (!\my_regfile|data_readRegA[26]~417_combout  & (!\my_processor|data[26]~35_combout  & 
// !\my_processor|my_alu|Add1~51 )))

	.dataa(\my_regfile|data_readRegA[26]~417_combout ),
	.datab(\my_processor|data[26]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~51 ),
	.combout(\my_processor|my_alu|Add1~52_combout ),
	.cout(\my_processor|my_alu|Add1~53 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~52 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~88 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[23]~549_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[24]~439_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[23]~549_combout ),
	.datad(\my_regfile|data_readRegA[24]~439_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~88 .lut_mask = 16'hA280;
defparam \my_processor|my_alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~89 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[25]~395_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[26]~417_combout ))

	.dataa(\my_regfile|data_readRegA[26]~417_combout ),
	.datab(\my_regfile|data_readRegA[25]~395_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~89 .lut_mask = 16'hCCAA;
defparam \my_processor|my_alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~90 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~90_combout  = (\my_processor|my_alu|ShiftLeft0~88_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~89_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~88_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~90 .lut_mask = 16'hF5F0;
defparam \my_processor|my_alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~79 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~75_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~78_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftLeft0~78_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~79 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector5~0 (
// Equation(s):
// \my_processor|my_alu|Selector5~0_combout  = (\my_processor|my_alu|Selector0~9_combout  & ((\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|ShiftLeft0~79_combout ))) # (!\my_processor|my_alu|Selector24~0_combout  & 
// (\my_processor|my_alu|ShiftLeft0~90_combout )))) # (!\my_processor|my_alu|Selector0~9_combout  & (!\my_processor|my_alu|Selector24~0_combout ))

	.dataa(\my_processor|my_alu|Selector0~9_combout ),
	.datab(\my_processor|my_alu|Selector24~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector5~0 .lut_mask = 16'hB931;
defparam \my_processor|my_alu|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~36 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~35_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~36 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~37 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~7_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|ShiftLeft0~36_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~37 .lut_mask = 16'h7250;
defparam \my_processor|my_alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~68 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~67_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~67_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~68 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector5~1 (
// Equation(s):
// \my_processor|my_alu|Selector5~1_combout  = (\my_processor|my_alu|Selector5~0_combout  & ((\my_processor|my_alu|Selector0~9_combout ) # ((\my_processor|my_alu|ShiftLeft0~68_combout )))) # (!\my_processor|my_alu|Selector5~0_combout  & 
// (!\my_processor|my_alu|Selector0~9_combout  & (\my_processor|my_alu|ShiftLeft0~37_combout )))

	.dataa(\my_processor|my_alu|Selector5~0_combout ),
	.datab(\my_processor|my_alu|Selector0~9_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~37_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector5~1 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector5~2 (
// Equation(s):
// \my_processor|my_alu|Selector5~2_combout  = (\my_processor|my_alu|Selector28~4_combout  & ((\my_processor|my_alu|Selector28~2_combout  & (\my_regfile|data_readRegA[31]~461_combout )) # (!\my_processor|my_alu|Selector28~2_combout  & 
// ((\my_processor|my_alu|Selector5~1_combout ))))) # (!\my_processor|my_alu|Selector28~4_combout  & (((!\my_processor|my_alu|Selector28~2_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~461_combout ),
	.datab(\my_processor|my_alu|Selector28~4_combout ),
	.datac(\my_processor|my_alu|Selector28~2_combout ),
	.datad(\my_processor|my_alu|Selector5~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector5~2 .lut_mask = 16'h8F83;
defparam \my_processor|my_alu|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector5~3 (
// Equation(s):
// \my_processor|my_alu|Selector5~3_combout  = (\my_processor|my_alu|Selector28~4_combout  & (((\my_processor|my_alu|Selector5~2_combout )))) # (!\my_processor|my_alu|Selector28~4_combout  & ((\my_processor|my_alu|Selector5~2_combout  & 
// ((\my_processor|my_alu|Add1~52_combout ))) # (!\my_processor|my_alu|Selector5~2_combout  & (\my_processor|my_alu|ShiftRight0~93_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~93_combout ),
	.datab(\my_processor|my_alu|Selector28~4_combout ),
	.datac(\my_processor|my_alu|Add1~52_combout ),
	.datad(\my_processor|my_alu|Selector5~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector5~3 .lut_mask = 16'hFC22;
defparam \my_processor|my_alu|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector5~5 (
// Equation(s):
// \my_processor|my_alu|Selector5~5_combout  = (\my_processor|my_alu|Selector5~4_combout  & ((\my_processor|my_alu|Selector28~5_combout ) # ((\my_processor|my_alu|Add0~52_combout )))) # (!\my_processor|my_alu|Selector5~4_combout  & 
// (!\my_processor|my_alu|Selector28~5_combout  & ((\my_processor|my_alu|Selector5~3_combout ))))

	.dataa(\my_processor|my_alu|Selector5~4_combout ),
	.datab(\my_processor|my_alu|Selector28~5_combout ),
	.datac(\my_processor|my_alu|Add0~52_combout ),
	.datad(\my_processor|my_alu|Selector5~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector5~5 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N6
cycloneive_lcell_comb \my_processor|data_writeReg[26]~26 (
// Equation(s):
// \my_processor|data_writeReg[26]~26_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [26])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector5~5_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector5~5_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector5~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~26 .lut_mask = 16'hDF80;
defparam \my_processor|data_writeReg[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \my_regfile|register[15].df|dffe_array[26].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[26].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[26].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~571 (
// Equation(s):
// \my_regfile|data_readRegB[26]~571_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[26].df|q~q  & ((\my_regfile|register[15].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~571 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[26]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~569 (
// Equation(s):
// \my_regfile|data_readRegB[26]~569_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[26].df|q~q  & ((\my_regfile|register[11].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~569 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[26]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~568 (
// Equation(s):
// \my_regfile|data_readRegB[26]~568_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[26].df|q~q  & ((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~568 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[26]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~570 (
// Equation(s):
// \my_regfile|data_readRegB[26]~570_combout  = (\my_regfile|register[14].df|dffe_array[26].df|q~q  & (((\my_regfile|register[13].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # (!\my_regfile|register[14].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~570 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[26]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~572 (
// Equation(s):
// \my_regfile|data_readRegB[26]~572_combout  = (\my_regfile|data_readRegB[26]~571_combout  & (\my_regfile|data_readRegB[26]~569_combout  & (\my_regfile|data_readRegB[26]~568_combout  & \my_regfile|data_readRegB[26]~570_combout )))

	.dataa(\my_regfile|data_readRegB[26]~571_combout ),
	.datab(\my_regfile|data_readRegB[26]~569_combout ),
	.datac(\my_regfile|data_readRegB[26]~568_combout ),
	.datad(\my_regfile|data_readRegB[26]~570_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~572 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~565 (
// Equation(s):
// \my_regfile|data_readRegB[26]~565_combout  = (\my_regfile|register[6].df|dffe_array[26].df|q~q  & (((\my_regfile|register[5].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~565 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[26]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~566 (
// Equation(s):
// \my_regfile|data_readRegB[26]~566_combout  = (((\my_regfile|register[7].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_regfile|register[7].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~566 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegB[26]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~567 (
// Equation(s):
// \my_regfile|data_readRegB[26]~567_combout  = (\my_regfile|data_readRegB[26]~565_combout  & (\my_regfile|data_readRegB[26]~566_combout  & ((\my_regfile|register[8].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|data_readRegB[26]~565_combout ),
	.datac(\my_regfile|register[8].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|data_readRegB[26]~566_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~567 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[26]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~579 (
// Equation(s):
// \my_regfile|data_readRegB[26]~579_combout  = (\my_regfile|register[27].df|dffe_array[26].df|q~q  & ((\my_regfile|register[28].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|register[28].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~579 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[26]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~580 (
// Equation(s):
// \my_regfile|data_readRegB[26]~580_combout  = (\my_regfile|register[30].df|dffe_array[26].df|q~q  & (((\my_regfile|register[31].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~580 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[26]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~581 (
// Equation(s):
// \my_regfile|data_readRegB[26]~581_combout  = (\my_regfile|data_readRegB[26]~580_combout  & (((\my_regfile|register[29].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|data_readRegB[26]~580_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~581 .lut_mask = 16'hF700;
defparam \my_regfile|data_readRegB[26]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~573 (
// Equation(s):
// \my_regfile|data_readRegB[26]~573_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[26].df|q~q  & ((\my_regfile|register[17].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[26].df|q~q ) # ((!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[17].df|dffe_array[26].df|q~q ),
	.datac(\my_regfile|register[18].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~573 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[26]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~576 (
// Equation(s):
// \my_regfile|data_readRegB[26]~576_combout  = (\my_regfile|register[23].df|dffe_array[26].df|q~q  & (((\my_regfile|register[24].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~576 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[26]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~574 (
// Equation(s):
// \my_regfile|data_readRegB[26]~574_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[26].df|q~q  & ((\my_regfile|register[19].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d3|and3~combout )))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|d1|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~574 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[26]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~575 (
// Equation(s):
// \my_regfile|data_readRegB[26]~575_combout  = (\my_regfile|register[22].df|dffe_array[26].df|q~q  & (((\my_regfile|register[21].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~575 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[26]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~577 (
// Equation(s):
// \my_regfile|data_readRegB[26]~577_combout  = (\my_regfile|data_readRegB[26]~573_combout  & (\my_regfile|data_readRegB[26]~576_combout  & (\my_regfile|data_readRegB[26]~574_combout  & \my_regfile|data_readRegB[26]~575_combout )))

	.dataa(\my_regfile|data_readRegB[26]~573_combout ),
	.datab(\my_regfile|data_readRegB[26]~576_combout ),
	.datac(\my_regfile|data_readRegB[26]~574_combout ),
	.datad(\my_regfile|data_readRegB[26]~575_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~577 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~578 (
// Equation(s):
// \my_regfile|data_readRegB[26]~578_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[26].df|q~q  & ((\my_regfile|register[25].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[26].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~578 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[26]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~582 (
// Equation(s):
// \my_regfile|data_readRegB[26]~582_combout  = (\my_regfile|data_readRegB[26]~579_combout  & (\my_regfile|data_readRegB[26]~581_combout  & (\my_regfile|data_readRegB[26]~577_combout  & \my_regfile|data_readRegB[26]~578_combout )))

	.dataa(\my_regfile|data_readRegB[26]~579_combout ),
	.datab(\my_regfile|data_readRegB[26]~581_combout ),
	.datac(\my_regfile|data_readRegB[26]~577_combout ),
	.datad(\my_regfile|data_readRegB[26]~578_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~582 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~562 (
// Equation(s):
// \my_regfile|data_readRegB[26]~562_combout  = (\my_regfile|register[2].df|dffe_array[26].df|q~q  & (((\my_regfile|register[1].df|dffe_array[26].df|q~q )) # (!\my_regfile|d1|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[26].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[26].df|q~q ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~562 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[26]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~563 (
// Equation(s):
// \my_regfile|data_readRegB[26]~563_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~563 .lut_mask = 16'h3033;
defparam \my_regfile|data_readRegB[26]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~564 (
// Equation(s):
// \my_regfile|data_readRegB[26]~564_combout  = (\my_regfile|data_readRegB[26]~562_combout  & (\my_regfile|data_readRegB[26]~563_combout  & ((\my_regfile|register[4].df|dffe_array[26].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|data_readRegB[26]~562_combout ),
	.datab(\my_regfile|d1|d1|and4~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[26].df|q~q ),
	.datad(\my_regfile|data_readRegB[26]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~564 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[26]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~583 (
// Equation(s):
// \my_regfile|data_readRegB[26]~583_combout  = (\my_regfile|data_readRegB[26]~572_combout  & (\my_regfile|data_readRegB[26]~567_combout  & (\my_regfile|data_readRegB[26]~582_combout  & \my_regfile|data_readRegB[26]~564_combout )))

	.dataa(\my_regfile|data_readRegB[26]~572_combout ),
	.datab(\my_regfile|data_readRegB[26]~567_combout ),
	.datac(\my_regfile|data_readRegB[26]~582_combout ),
	.datad(\my_regfile|data_readRegB[26]~564_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~583 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N30
cycloneive_lcell_comb \my_processor|data[26]~35 (
// Equation(s):
// \my_processor|data[26]~35_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[26]~583_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[26]~583_combout ),
	.cin(gnd),
	.combout(\my_processor|data[26]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[26]~35 .lut_mask = 16'hAFA3;
defparam \my_processor|data[26]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N22
cycloneive_lcell_comb \my_processor|my_alu|Add0~54 (
// Equation(s):
// \my_processor|my_alu|Add0~54_combout  = (\my_processor|data[27]~36_combout  & ((\my_regfile|data_readRegA[27]~373_combout  & (\my_processor|my_alu|Add0~53  & VCC)) # (!\my_regfile|data_readRegA[27]~373_combout  & (!\my_processor|my_alu|Add0~53 )))) # 
// (!\my_processor|data[27]~36_combout  & ((\my_regfile|data_readRegA[27]~373_combout  & (!\my_processor|my_alu|Add0~53 )) # (!\my_regfile|data_readRegA[27]~373_combout  & ((\my_processor|my_alu|Add0~53 ) # (GND)))))
// \my_processor|my_alu|Add0~55  = CARRY((\my_processor|data[27]~36_combout  & (!\my_regfile|data_readRegA[27]~373_combout  & !\my_processor|my_alu|Add0~53 )) # (!\my_processor|data[27]~36_combout  & ((!\my_processor|my_alu|Add0~53 ) # 
// (!\my_regfile|data_readRegA[27]~373_combout ))))

	.dataa(\my_processor|data[27]~36_combout ),
	.datab(\my_regfile|data_readRegA[27]~373_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~53 ),
	.combout(\my_processor|my_alu|Add0~54_combout ),
	.cout(\my_processor|my_alu|Add0~55 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~97 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~461_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_regfile|data_readRegA[31]~461_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~65_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~65_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~97 .lut_mask = 16'hFE10;
defparam \my_processor|my_alu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N22
cycloneive_lcell_comb \my_processor|my_alu|Add1~54 (
// Equation(s):
// \my_processor|my_alu|Add1~54_combout  = (\my_regfile|data_readRegA[27]~373_combout  & ((\my_processor|data[27]~36_combout  & (!\my_processor|my_alu|Add1~53 )) # (!\my_processor|data[27]~36_combout  & (\my_processor|my_alu|Add1~53  & VCC)))) # 
// (!\my_regfile|data_readRegA[27]~373_combout  & ((\my_processor|data[27]~36_combout  & ((\my_processor|my_alu|Add1~53 ) # (GND))) # (!\my_processor|data[27]~36_combout  & (!\my_processor|my_alu|Add1~53 ))))
// \my_processor|my_alu|Add1~55  = CARRY((\my_regfile|data_readRegA[27]~373_combout  & (\my_processor|data[27]~36_combout  & !\my_processor|my_alu|Add1~53 )) # (!\my_regfile|data_readRegA[27]~373_combout  & ((\my_processor|data[27]~36_combout ) # 
// (!\my_processor|my_alu|Add1~53 ))))

	.dataa(\my_regfile|data_readRegA[27]~373_combout ),
	.datab(\my_processor|data[27]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~53 ),
	.combout(\my_processor|my_alu|Add1~54_combout ),
	.cout(\my_processor|my_alu|Add1~55 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~54 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~40 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~24_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~39_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~39_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~40 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~41 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~22_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|ShiftLeft0~40_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~41 .lut_mask = 16'h7520;
defparam \my_processor|my_alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~92 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[26]~417_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~373_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[27]~373_combout ),
	.datad(\my_regfile|data_readRegA[26]~417_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~92 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~91 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[24]~439_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[25]~395_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[25]~395_combout ),
	.datad(\my_regfile|data_readRegA[24]~439_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~91 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~93 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~93_combout  = (\my_processor|my_alu|ShiftLeft0~91_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~92_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~92_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~93 .lut_mask = 16'hFF50;
defparam \my_processor|my_alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~71 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~57_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~70_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~57_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~71 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector4~0 (
// Equation(s):
// \my_processor|my_alu|Selector4~0_combout  = (\my_processor|my_alu|Selector0~9_combout  & ((\my_processor|my_alu|Selector24~0_combout ) # ((\my_processor|my_alu|ShiftLeft0~93_combout )))) # (!\my_processor|my_alu|Selector0~9_combout  & 
// (!\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|ShiftLeft0~71_combout ))))

	.dataa(\my_processor|my_alu|Selector0~9_combout ),
	.datab(\my_processor|my_alu|Selector24~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector4~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector4~1 (
// Equation(s):
// \my_processor|my_alu|Selector4~1_combout  = (\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|Selector4~0_combout  & (\my_processor|my_alu|ShiftLeft0~82_combout )) # (!\my_processor|my_alu|Selector4~0_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~41_combout ))))) # (!\my_processor|my_alu|Selector24~0_combout  & (((\my_processor|my_alu|Selector4~0_combout ))))

	.dataa(\my_processor|my_alu|Selector24~0_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~82_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.datad(\my_processor|my_alu|Selector4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector4~1 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector4~2 (
// Equation(s):
// \my_processor|my_alu|Selector4~2_combout  = (\my_processor|my_alu|Selector28~4_combout  & ((\my_processor|my_alu|Selector28~2_combout  & (\my_regfile|data_readRegA[31]~461_combout )) # (!\my_processor|my_alu|Selector28~2_combout  & 
// ((\my_processor|my_alu|Selector4~1_combout ))))) # (!\my_processor|my_alu|Selector28~4_combout  & (!\my_processor|my_alu|Selector28~2_combout ))

	.dataa(\my_processor|my_alu|Selector28~4_combout ),
	.datab(\my_processor|my_alu|Selector28~2_combout ),
	.datac(\my_regfile|data_readRegA[31]~461_combout ),
	.datad(\my_processor|my_alu|Selector4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector4~2 .lut_mask = 16'hB391;
defparam \my_processor|my_alu|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector4~3 (
// Equation(s):
// \my_processor|my_alu|Selector4~3_combout  = (\my_processor|my_alu|Selector28~4_combout  & (((\my_processor|my_alu|Selector4~2_combout )))) # (!\my_processor|my_alu|Selector28~4_combout  & ((\my_processor|my_alu|Selector4~2_combout  & 
// ((\my_processor|my_alu|Add1~54_combout ))) # (!\my_processor|my_alu|Selector4~2_combout  & (\my_processor|my_alu|ShiftRight0~97_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~97_combout ),
	.datab(\my_processor|my_alu|Add1~54_combout ),
	.datac(\my_processor|my_alu|Selector28~4_combout ),
	.datad(\my_processor|my_alu|Selector4~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector4~3 .lut_mask = 16'hFC0A;
defparam \my_processor|my_alu|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector4~4 (
// Equation(s):
// \my_processor|my_alu|Selector4~4_combout  = (\my_processor|my_alu|Selector28~5_combout  & (\my_processor|my_alu|Selector28~6_combout )) # (!\my_processor|my_alu|Selector28~5_combout  & ((\my_processor|my_alu|Selector28~6_combout  & 
// (\my_processor|my_alu|Add0~54_combout )) # (!\my_processor|my_alu|Selector28~6_combout  & ((\my_processor|my_alu|Selector4~3_combout )))))

	.dataa(\my_processor|my_alu|Selector28~5_combout ),
	.datab(\my_processor|my_alu|Selector28~6_combout ),
	.datac(\my_processor|my_alu|Add0~54_combout ),
	.datad(\my_processor|my_alu|Selector4~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector4~4 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector4~5 (
// Equation(s):
// \my_processor|my_alu|Selector4~5_combout  = (\my_regfile|data_readRegA[27]~373_combout  & ((\my_processor|my_alu|Selector4~4_combout ) # ((\my_processor|data[27]~36_combout  & \my_processor|my_alu|Selector28~5_combout )))) # 
// (!\my_regfile|data_readRegA[27]~373_combout  & (\my_processor|my_alu|Selector4~4_combout  & ((\my_processor|data[27]~36_combout ) # (!\my_processor|my_alu|Selector28~5_combout ))))

	.dataa(\my_regfile|data_readRegA[27]~373_combout ),
	.datab(\my_processor|data[27]~36_combout ),
	.datac(\my_processor|my_alu|Selector28~5_combout ),
	.datad(\my_processor|my_alu|Selector4~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector4~5 .lut_mask = 16'hEF80;
defparam \my_processor|my_alu|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
cycloneive_lcell_comb \my_processor|data_writeReg[27]~27 (
// Equation(s):
// \my_processor|data_writeReg[27]~27_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [27])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector4~5_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector4~5_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector4~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~27 .lut_mask = 16'hBF80;
defparam \my_processor|data_writeReg[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N13
dffeas \my_regfile|register[26].df|dffe_array[27].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[27].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[27].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~594 (
// Equation(s):
// \my_regfile|data_readRegB[27]~594_combout  = (\my_regfile|register[26].df|dffe_array[27].df|q~q  & (((\my_regfile|register[25].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~594 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[27]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~595 (
// Equation(s):
// \my_regfile|data_readRegB[27]~595_combout  = (\my_regfile|register[27].df|dffe_array[27].df|q~q  & (((\my_regfile|register[28].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d4|and4~combout ))) # (!\my_regfile|register[27].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|register[28].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~595 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[27]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~590 (
// Equation(s):
// \my_regfile|data_readRegB[27]~590_combout  = (\my_regfile|register[20].df|dffe_array[27].df|q~q  & (((\my_regfile|register[19].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~590 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[27]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~589 (
// Equation(s):
// \my_regfile|data_readRegB[27]~589_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[27].df|q~q  & ((\my_regfile|register[18].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~589 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~592 (
// Equation(s):
// \my_regfile|data_readRegB[27]~592_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[27].df|q~q  & ((\my_regfile|register[24].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d4|and0~combout )))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~592 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~591 (
// Equation(s):
// \my_regfile|data_readRegB[27]~591_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[27].df|q~q  & ((\my_regfile|register[21].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~591 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[27]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~593 (
// Equation(s):
// \my_regfile|data_readRegB[27]~593_combout  = (\my_regfile|data_readRegB[27]~590_combout  & (\my_regfile|data_readRegB[27]~589_combout  & (\my_regfile|data_readRegB[27]~592_combout  & \my_regfile|data_readRegB[27]~591_combout )))

	.dataa(\my_regfile|data_readRegB[27]~590_combout ),
	.datab(\my_regfile|data_readRegB[27]~589_combout ),
	.datac(\my_regfile|data_readRegB[27]~592_combout ),
	.datad(\my_regfile|data_readRegB[27]~591_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~593 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~596 (
// Equation(s):
// \my_regfile|data_readRegB[27]~596_combout  = (\my_regfile|register[30].df|dffe_array[27].df|q~q  & ((\my_regfile|register[31].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|d1|d4|and7~combout ),
	.datad(\my_regfile|d1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~596 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[27]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~597 (
// Equation(s):
// \my_regfile|data_readRegB[27]~597_combout  = (\my_regfile|data_readRegB[27]~596_combout  & ((\my_regfile|register[29].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~6_combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[27]~596_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~597 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[27]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~598 (
// Equation(s):
// \my_regfile|data_readRegB[27]~598_combout  = (\my_regfile|data_readRegB[27]~594_combout  & (\my_regfile|data_readRegB[27]~595_combout  & (\my_regfile|data_readRegB[27]~593_combout  & \my_regfile|data_readRegB[27]~597_combout )))

	.dataa(\my_regfile|data_readRegB[27]~594_combout ),
	.datab(\my_regfile|data_readRegB[27]~595_combout ),
	.datac(\my_regfile|data_readRegB[27]~593_combout ),
	.datad(\my_regfile|data_readRegB[27]~597_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~598 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~587 (
// Equation(s):
// \my_regfile|data_readRegB[27]~587_combout  = (\my_regfile|d1|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[27].df|q~q  & ((\my_regfile|register[16].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d3|and0~combout )))) # 
// (!\my_regfile|d1|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d3|and0~combout )))

	.dataa(\my_regfile|d1|d2|and7~combout ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~587 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~585 (
// Equation(s):
// \my_regfile|data_readRegB[27]~585_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[27].df|q~q  & ((\my_regfile|register[12].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~585 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[27]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~586 (
// Equation(s):
// \my_regfile|data_readRegB[27]~586_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[27].df|q~q  & ((\my_regfile|register[14].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d2|and6~combout )))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~586 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[27]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~584 (
// Equation(s):
// \my_regfile|data_readRegB[27]~584_combout  = (\my_regfile|register[9].df|dffe_array[27].df|q~q  & ((\my_regfile|register[10].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|register[10].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|d1|d2|and1~combout ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~584 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[27]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~588 (
// Equation(s):
// \my_regfile|data_readRegB[27]~588_combout  = (\my_regfile|data_readRegB[27]~587_combout  & (\my_regfile|data_readRegB[27]~585_combout  & (\my_regfile|data_readRegB[27]~586_combout  & \my_regfile|data_readRegB[27]~584_combout )))

	.dataa(\my_regfile|data_readRegB[27]~587_combout ),
	.datab(\my_regfile|data_readRegB[27]~585_combout ),
	.datac(\my_regfile|data_readRegB[27]~586_combout ),
	.datad(\my_regfile|data_readRegB[27]~584_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~588 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~599 (
// Equation(s):
// \my_regfile|data_readRegB[27]~599_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[27].df|q~q  & ((\my_regfile|register[2].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[27].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[27].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~599 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[27]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~602 (
// Equation(s):
// \my_regfile|data_readRegB[27]~602_combout  = (\my_regfile|d1|d1|and4~combout  & (((\my_regfile|d1|d1|and3~combout  & !\my_regfile|register[3].df|dffe_array[27].df|q~q )) # (!\my_regfile|register[4].df|dffe_array[27].df|q~q ))) # 
// (!\my_regfile|d1|d1|and4~combout  & (\my_regfile|d1|d1|and3~combout  & ((!\my_regfile|register[3].df|dffe_array[27].df|q~q ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|register[3].df|dffe_array[27].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~602 .lut_mask = 16'h0ACE;
defparam \my_regfile|data_readRegB[27]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~601 (
// Equation(s):
// \my_regfile|data_readRegB[27]~601_combout  = (\my_regfile|register[7].df|dffe_array[27].df|q~q  & (((\my_regfile|register[8].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~601 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[27]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~600 (
// Equation(s):
// \my_regfile|data_readRegB[27]~600_combout  = (\my_regfile|register[5].df|dffe_array[27].df|q~q  & (((\my_regfile|register[6].df|dffe_array[27].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[27].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[27].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[27].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[27].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~600 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[27]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~603 (
// Equation(s):
// \my_regfile|data_readRegB[27]~603_combout  = (\my_regfile|data_readRegB[27]~599_combout  & (!\my_regfile|data_readRegB[27]~602_combout  & (\my_regfile|data_readRegB[27]~601_combout  & \my_regfile|data_readRegB[27]~600_combout )))

	.dataa(\my_regfile|data_readRegB[27]~599_combout ),
	.datab(\my_regfile|data_readRegB[27]~602_combout ),
	.datac(\my_regfile|data_readRegB[27]~601_combout ),
	.datad(\my_regfile|data_readRegB[27]~600_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~603 .lut_mask = 16'h2000;
defparam \my_regfile|data_readRegB[27]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~604 (
// Equation(s):
// \my_regfile|data_readRegB[27]~604_combout  = (\my_regfile|data_readRegB[27]~598_combout  & (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[27]~588_combout  & \my_regfile|data_readRegB[27]~603_combout )))

	.dataa(\my_regfile|data_readRegB[27]~598_combout ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|data_readRegB[27]~588_combout ),
	.datad(\my_regfile|data_readRegB[27]~603_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~604 .lut_mask = 16'h2000;
defparam \my_regfile|data_readRegB[27]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \my_processor|data[27]~36 (
// Equation(s):
// \my_processor|data[27]~36_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[27]~604_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[27]~604_combout ),
	.cin(gnd),
	.combout(\my_processor|data[27]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[27]~36 .lut_mask = 16'hF3D1;
defparam \my_processor|data[27]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N24
cycloneive_lcell_comb \my_processor|my_alu|Add0~56 (
// Equation(s):
// \my_processor|my_alu|Add0~56_combout  = ((\my_regfile|data_readRegA[28]~527_combout  $ (\my_processor|data[28]~37_combout  $ (!\my_processor|my_alu|Add0~55 )))) # (GND)
// \my_processor|my_alu|Add0~57  = CARRY((\my_regfile|data_readRegA[28]~527_combout  & ((\my_processor|data[28]~37_combout ) # (!\my_processor|my_alu|Add0~55 ))) # (!\my_regfile|data_readRegA[28]~527_combout  & (\my_processor|data[28]~37_combout  & 
// !\my_processor|my_alu|Add0~55 )))

	.dataa(\my_regfile|data_readRegA[28]~527_combout ),
	.datab(\my_processor|data[28]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~55 ),
	.combout(\my_processor|my_alu|Add0~56_combout ),
	.cout(\my_processor|my_alu|Add0~57 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector3~4 (
// Equation(s):
// \my_processor|my_alu|Selector3~4_combout  = (\my_processor|data[28]~37_combout  & ((\my_processor|my_alu|Selector31~12_combout ) # ((\my_processor|my_alu|Selector31~11_combout  & \my_regfile|data_readRegA[28]~527_combout )))) # 
// (!\my_processor|data[28]~37_combout  & (\my_processor|my_alu|Selector31~12_combout  & ((\my_regfile|data_readRegA[28]~527_combout ) # (!\my_processor|my_alu|Selector31~11_combout ))))

	.dataa(\my_processor|data[28]~37_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_regfile|data_readRegA[28]~527_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector3~4 .lut_mask = 16'hEC8C;
defparam \my_processor|my_alu|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N24
cycloneive_lcell_comb \my_processor|my_alu|Add1~56 (
// Equation(s):
// \my_processor|my_alu|Add1~56_combout  = ((\my_processor|data[28]~37_combout  $ (\my_regfile|data_readRegA[28]~527_combout  $ (\my_processor|my_alu|Add1~55 )))) # (GND)
// \my_processor|my_alu|Add1~57  = CARRY((\my_processor|data[28]~37_combout  & (\my_regfile|data_readRegA[28]~527_combout  & !\my_processor|my_alu|Add1~55 )) # (!\my_processor|data[28]~37_combout  & ((\my_regfile|data_readRegA[28]~527_combout ) # 
// (!\my_processor|my_alu|Add1~55 ))))

	.dataa(\my_processor|data[28]~37_combout ),
	.datab(\my_regfile|data_readRegA[28]~527_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~55 ),
	.combout(\my_processor|my_alu|Add1~56_combout ),
	.cout(\my_processor|my_alu|Add1~57 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~56 .lut_mask = 16'h964D;
defparam \my_processor|my_alu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector28~1 (
// Equation(s):
// \my_processor|my_alu|Selector28~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # (\my_imem|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~1 .lut_mask = 16'hFFCC;
defparam \my_processor|my_alu|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~94 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~94_combout  = (\my_processor|my_alu|Selector28~1_combout  & (((\my_regfile|data_readRegA[31]~461_combout )))) # (!\my_processor|my_alu|Selector28~1_combout  & ((\my_processor|my_alu|ShiftRight0~16_combout ) # 
// ((\my_processor|my_alu|ShiftRight0~17_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~16_combout ),
	.datab(\my_processor|my_alu|Selector28~1_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~17_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~94 .lut_mask = 16'hFE32;
defparam \my_processor|my_alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~44 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~43_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~27_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~44 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~13 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|data_readRegA[0]~21_combout  & (\my_processor|my_alu|ShiftLeft0~5_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|my_alu|ShiftLeft0~12_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~21_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~5_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~13 .lut_mask = 16'hB380;
defparam \my_processor|my_alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~45 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~44_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~45 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector28~0 (
// Equation(s):
// \my_processor|my_alu|Selector28~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~0 .lut_mask = 16'hFF44;
defparam \my_processor|my_alu|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~94 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~373_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[28]~527_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[27]~373_combout ),
	.datad(\my_regfile|data_readRegA[28]~527_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~94 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector3~0 (
// Equation(s):
// \my_processor|my_alu|Selector3~0_combout  = (\my_processor|my_alu|Selector28~1_combout  & ((\my_processor|my_alu|Selector28~0_combout ) # ((\my_processor|my_alu|ShiftLeft0~85_combout )))) # (!\my_processor|my_alu|Selector28~1_combout  & 
// (!\my_processor|my_alu|Selector28~0_combout  & (\my_processor|my_alu|ShiftLeft0~94_combout )))

	.dataa(\my_processor|my_alu|Selector28~1_combout ),
	.datab(\my_processor|my_alu|Selector28~0_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector3~0 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~74 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~61_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~73_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~73_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~74 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector3~1 (
// Equation(s):
// \my_processor|my_alu|Selector3~1_combout  = (\my_processor|my_alu|Selector28~0_combout  & ((\my_processor|my_alu|Selector3~0_combout  & ((\my_processor|my_alu|ShiftLeft0~74_combout ))) # (!\my_processor|my_alu|Selector3~0_combout  & 
// (\my_processor|my_alu|ShiftLeft0~89_combout )))) # (!\my_processor|my_alu|Selector28~0_combout  & (((\my_processor|my_alu|Selector3~0_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~89_combout ),
	.datab(\my_processor|my_alu|Selector28~0_combout ),
	.datac(\my_processor|my_alu|Selector3~0_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector3~1 .lut_mask = 16'hF838;
defparam \my_processor|my_alu|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector3~2 (
// Equation(s):
// \my_processor|my_alu|Selector3~2_combout  = (\my_processor|alu_opcode[0]~11_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|alu_opcode[0]~11_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|my_alu|ShiftLeft0~45_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|Selector3~1_combout )))))

	.dataa(\my_processor|alu_opcode[0]~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.datad(\my_processor|my_alu|Selector3~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector3~2 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector3~3 (
// Equation(s):
// \my_processor|my_alu|Selector3~3_combout  = (\my_processor|alu_opcode[0]~11_combout  & ((\my_processor|my_alu|Selector3~2_combout  & (\my_regfile|data_readRegA[31]~461_combout )) # (!\my_processor|my_alu|Selector3~2_combout  & 
// ((\my_processor|my_alu|ShiftRight0~94_combout ))))) # (!\my_processor|alu_opcode[0]~11_combout  & (((\my_processor|my_alu|Selector3~2_combout ))))

	.dataa(\my_processor|alu_opcode[0]~11_combout ),
	.datab(\my_regfile|data_readRegA[31]~461_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~94_combout ),
	.datad(\my_processor|my_alu|Selector3~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector3~3 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector3~5 (
// Equation(s):
// \my_processor|my_alu|Selector3~5_combout  = (\my_processor|my_alu|Selector3~4_combout  & (((\my_processor|my_alu|Selector31~11_combout ) # (\my_processor|my_alu|Selector3~3_combout )))) # (!\my_processor|my_alu|Selector3~4_combout  & 
// (\my_processor|my_alu|Add1~56_combout  & (!\my_processor|my_alu|Selector31~11_combout )))

	.dataa(\my_processor|my_alu|Selector3~4_combout ),
	.datab(\my_processor|my_alu|Add1~56_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_processor|my_alu|Selector3~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector3~5 .lut_mask = 16'hAEA4;
defparam \my_processor|my_alu|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector3~6 (
// Equation(s):
// \my_processor|my_alu|Selector3~6_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~56_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector3~5_combout )))

	.dataa(\my_processor|my_alu|Selector31~18_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~56_combout ),
	.datad(\my_processor|my_alu|Selector3~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector3~6 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N28
cycloneive_lcell_comb \my_processor|data_writeReg[28]~28 (
// Equation(s):
// \my_processor|data_writeReg[28]~28_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [28])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector3~6_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector3~6_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector3~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~28 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \my_regfile|register[19].df|dffe_array[28].df|q~feeder (
// Equation(s):
// \my_regfile|register[19].df|dffe_array[28].df|q~feeder_combout  = \my_processor|data_writeReg[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[19].df|dffe_array[28].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[28].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[19].df|dffe_array[28].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N19
dffeas \my_regfile|register[19].df|dffe_array[28].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[19].df|dffe_array[28].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[28].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[28].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~611 (
// Equation(s):
// \my_regfile|data_readRegB[28]~611_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[28].df|q~q  & ((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d1|d3|and4~combout ),
	.datad(\my_regfile|register[20].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~611 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[28]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~612 (
// Equation(s):
// \my_regfile|data_readRegB[28]~612_combout  = (\my_regfile|register[22].df|dffe_array[28].df|q~q  & (((\my_regfile|register[21].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~612 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[28]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~610 (
// Equation(s):
// \my_regfile|data_readRegB[28]~610_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[28].df|q~q  & ((\my_regfile|register[17].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~610 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[28]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~613 (
// Equation(s):
// \my_regfile|data_readRegB[28]~613_combout  = (\my_regfile|register[24].df|dffe_array[28].df|q~q  & (((\my_regfile|register[23].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~613 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[28]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~614 (
// Equation(s):
// \my_regfile|data_readRegB[28]~614_combout  = (\my_regfile|data_readRegB[28]~611_combout  & (\my_regfile|data_readRegB[28]~612_combout  & (\my_regfile|data_readRegB[28]~610_combout  & \my_regfile|data_readRegB[28]~613_combout )))

	.dataa(\my_regfile|data_readRegB[28]~611_combout ),
	.datab(\my_regfile|data_readRegB[28]~612_combout ),
	.datac(\my_regfile|data_readRegB[28]~610_combout ),
	.datad(\my_regfile|data_readRegB[28]~613_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~614 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~615 (
// Equation(s):
// \my_regfile|data_readRegB[28]~615_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[28].df|q~q  & ((\my_regfile|register[26].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~615 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~616 (
// Equation(s):
// \my_regfile|data_readRegB[28]~616_combout  = (\my_regfile|register[28].df|dffe_array[28].df|q~q  & (((\my_regfile|register[27].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|register[27].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~616 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[28]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~617 (
// Equation(s):
// \my_regfile|data_readRegB[28]~617_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[28].df|q~q  & ((\my_regfile|register[31].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~617 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[28]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~618 (
// Equation(s):
// \my_regfile|data_readRegB[28]~618_combout  = (\my_regfile|data_readRegB[28]~617_combout  & (((\my_regfile|register[29].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|data_readRegB[28]~617_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~618 .lut_mask = 16'hF700;
defparam \my_regfile|data_readRegB[28]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~619 (
// Equation(s):
// \my_regfile|data_readRegB[28]~619_combout  = (\my_regfile|data_readRegB[28]~614_combout  & (\my_regfile|data_readRegB[28]~615_combout  & (\my_regfile|data_readRegB[28]~616_combout  & \my_regfile|data_readRegB[28]~618_combout )))

	.dataa(\my_regfile|data_readRegB[28]~614_combout ),
	.datab(\my_regfile|data_readRegB[28]~615_combout ),
	.datac(\my_regfile|data_readRegB[28]~616_combout ),
	.datad(\my_regfile|data_readRegB[28]~618_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~619 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~622 (
// Equation(s):
// \my_regfile|data_readRegB[28]~622_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[28].df|q~q  & ((\my_regfile|register[7].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~622 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[28]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~620 (
// Equation(s):
// \my_regfile|data_readRegB[28]~620_combout  = (\my_regfile|register[2].df|dffe_array[28].df|q~q  & (((\my_regfile|register[1].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~620 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[28]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~621 (
// Equation(s):
// \my_regfile|data_readRegB[28]~621_combout  = (\my_regfile|register[5].df|dffe_array[28].df|q~q  & (((\my_regfile|register[6].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~621 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[28]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~623 (
// Equation(s):
// \my_regfile|data_readRegB[28]~623_combout  = (\my_regfile|register[3].df|dffe_array[28].df|q~q  & (!\my_regfile|register[4].df|dffe_array[28].df|q~q  & ((\my_regfile|d1|d1|and4~combout )))) # (!\my_regfile|register[3].df|dffe_array[28].df|q~q  & 
// ((\my_regfile|d1|d1|and3~combout ) # ((!\my_regfile|register[4].df|dffe_array[28].df|q~q  & \my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|register[4].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~623 .lut_mask = 16'h7350;
defparam \my_regfile|data_readRegB[28]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~624 (
// Equation(s):
// \my_regfile|data_readRegB[28]~624_combout  = (\my_regfile|data_readRegB[28]~622_combout  & (\my_regfile|data_readRegB[28]~620_combout  & (\my_regfile|data_readRegB[28]~621_combout  & !\my_regfile|data_readRegB[28]~623_combout )))

	.dataa(\my_regfile|data_readRegB[28]~622_combout ),
	.datab(\my_regfile|data_readRegB[28]~620_combout ),
	.datac(\my_regfile|data_readRegB[28]~621_combout ),
	.datad(\my_regfile|data_readRegB[28]~623_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~624 .lut_mask = 16'h0080;
defparam \my_regfile|data_readRegB[28]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~605 (
// Equation(s):
// \my_regfile|data_readRegB[28]~605_combout  = (\my_regfile|register[9].df|dffe_array[28].df|q~q  & (((\my_regfile|register[10].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[28].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[28].df|q~q ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~605 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[28]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~606 (
// Equation(s):
// \my_regfile|data_readRegB[28]~606_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[28].df|q~q  & ((\my_regfile|register[12].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~606 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[28]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~608 (
// Equation(s):
// \my_regfile|data_readRegB[28]~608_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[28].df|q~q  & ((\my_regfile|register[15].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[28].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[28].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~608 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[28]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~607 (
// Equation(s):
// \my_regfile|data_readRegB[28]~607_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[28].df|q~q  & ((\my_regfile|register[13].df|dffe_array[28].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[28].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[28].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[28].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~607 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[28]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~609 (
// Equation(s):
// \my_regfile|data_readRegB[28]~609_combout  = (\my_regfile|data_readRegB[28]~605_combout  & (\my_regfile|data_readRegB[28]~606_combout  & (\my_regfile|data_readRegB[28]~608_combout  & \my_regfile|data_readRegB[28]~607_combout )))

	.dataa(\my_regfile|data_readRegB[28]~605_combout ),
	.datab(\my_regfile|data_readRegB[28]~606_combout ),
	.datac(\my_regfile|data_readRegB[28]~608_combout ),
	.datad(\my_regfile|data_readRegB[28]~607_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~609 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~625 (
// Equation(s):
// \my_regfile|data_readRegB[28]~625_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[28]~619_combout  & (\my_regfile|data_readRegB[28]~624_combout  & \my_regfile|data_readRegB[28]~609_combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|data_readRegB[28]~619_combout ),
	.datac(\my_regfile|data_readRegB[28]~624_combout ),
	.datad(\my_regfile|data_readRegB[28]~609_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~625 .lut_mask = 16'h4000;
defparam \my_regfile|data_readRegB[28]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N6
cycloneive_lcell_comb \my_processor|data[28]~37 (
// Equation(s):
// \my_processor|data[28]~37_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[28]~625_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[28]~625_combout ),
	.cin(gnd),
	.combout(\my_processor|data[28]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[28]~37 .lut_mask = 16'hBB8B;
defparam \my_processor|data[28]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N26
cycloneive_lcell_comb \my_processor|my_alu|Add0~58 (
// Equation(s):
// \my_processor|my_alu|Add0~58_combout  = (\my_processor|data[29]~38_combout  & ((\my_regfile|data_readRegA[29]~483_combout  & (\my_processor|my_alu|Add0~57  & VCC)) # (!\my_regfile|data_readRegA[29]~483_combout  & (!\my_processor|my_alu|Add0~57 )))) # 
// (!\my_processor|data[29]~38_combout  & ((\my_regfile|data_readRegA[29]~483_combout  & (!\my_processor|my_alu|Add0~57 )) # (!\my_regfile|data_readRegA[29]~483_combout  & ((\my_processor|my_alu|Add0~57 ) # (GND)))))
// \my_processor|my_alu|Add0~59  = CARRY((\my_processor|data[29]~38_combout  & (!\my_regfile|data_readRegA[29]~483_combout  & !\my_processor|my_alu|Add0~57 )) # (!\my_processor|data[29]~38_combout  & ((!\my_processor|my_alu|Add0~57 ) # 
// (!\my_regfile|data_readRegA[29]~483_combout ))))

	.dataa(\my_processor|data[29]~38_combout ),
	.datab(\my_regfile|data_readRegA[29]~483_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~57 ),
	.combout(\my_processor|my_alu|Add0~58_combout ),
	.cout(\my_processor|my_alu|Add0~59 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N26
cycloneive_lcell_comb \my_processor|my_alu|Add1~58 (
// Equation(s):
// \my_processor|my_alu|Add1~58_combout  = (\my_regfile|data_readRegA[29]~483_combout  & ((\my_processor|data[29]~38_combout  & (!\my_processor|my_alu|Add1~57 )) # (!\my_processor|data[29]~38_combout  & (\my_processor|my_alu|Add1~57  & VCC)))) # 
// (!\my_regfile|data_readRegA[29]~483_combout  & ((\my_processor|data[29]~38_combout  & ((\my_processor|my_alu|Add1~57 ) # (GND))) # (!\my_processor|data[29]~38_combout  & (!\my_processor|my_alu|Add1~57 ))))
// \my_processor|my_alu|Add1~59  = CARRY((\my_regfile|data_readRegA[29]~483_combout  & (\my_processor|data[29]~38_combout  & !\my_processor|my_alu|Add1~57 )) # (!\my_regfile|data_readRegA[29]~483_combout  & ((\my_processor|data[29]~38_combout ) # 
// (!\my_processor|my_alu|Add1~57 ))))

	.dataa(\my_regfile|data_readRegA[29]~483_combout ),
	.datab(\my_processor|data[29]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~57 ),
	.combout(\my_processor|my_alu|Add1~58_combout ),
	.cout(\my_processor|my_alu|Add1~59 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~58 .lut_mask = 16'h694D;
defparam \my_processor|my_alu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~95 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~95_combout  = (\my_processor|my_alu|Selector31~3_combout  & (((\my_regfile|data_readRegA[31]~461_combout )))) # (!\my_processor|my_alu|Selector31~3_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_regfile|data_readRegA[31]~461_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~43_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datab(\my_processor|my_alu|Selector31~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~95 .lut_mask = 16'hFE02;
defparam \my_processor|my_alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~48 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~47_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~31_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~48 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~49 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~48_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~49 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~95 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~527_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[29]~483_combout )))

	.dataa(\my_regfile|data_readRegA[28]~527_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[29]~483_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~95 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector2~0 (
// Equation(s):
// \my_processor|my_alu|Selector2~0_combout  = (\my_processor|my_alu|Selector28~0_combout  & (\my_processor|my_alu|Selector28~1_combout )) # (!\my_processor|my_alu|Selector28~0_combout  & ((\my_processor|my_alu|Selector28~1_combout  & 
// (\my_processor|my_alu|ShiftLeft0~87_combout )) # (!\my_processor|my_alu|Selector28~1_combout  & ((\my_processor|my_alu|ShiftLeft0~95_combout )))))

	.dataa(\my_processor|my_alu|Selector28~0_combout ),
	.datab(\my_processor|my_alu|Selector28~1_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~87_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector2~0 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector2~1 (
// Equation(s):
// \my_processor|my_alu|Selector2~1_combout  = (\my_processor|my_alu|Selector28~0_combout  & ((\my_processor|my_alu|Selector2~0_combout  & ((\my_processor|my_alu|ShiftLeft0~77_combout ))) # (!\my_processor|my_alu|Selector2~0_combout  & 
// (\my_processor|my_alu|ShiftLeft0~92_combout )))) # (!\my_processor|my_alu|Selector28~0_combout  & (((\my_processor|my_alu|Selector2~0_combout ))))

	.dataa(\my_processor|my_alu|Selector28~0_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~92_combout ),
	.datac(\my_processor|my_alu|Selector2~0_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector2~1 .lut_mask = 16'hF858;
defparam \my_processor|my_alu|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector2~2 (
// Equation(s):
// \my_processor|my_alu|Selector2~2_combout  = (\my_processor|alu_opcode[0]~11_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|alu_opcode[0]~11_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|my_alu|ShiftLeft0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|Selector2~1_combout )))))

	.dataa(\my_processor|alu_opcode[0]~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.datad(\my_processor|my_alu|Selector2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector2~2 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector2~3 (
// Equation(s):
// \my_processor|my_alu|Selector2~3_combout  = (\my_processor|alu_opcode[0]~11_combout  & ((\my_processor|my_alu|Selector2~2_combout  & (\my_regfile|data_readRegA[31]~461_combout )) # (!\my_processor|my_alu|Selector2~2_combout  & 
// ((\my_processor|my_alu|ShiftRight0~95_combout ))))) # (!\my_processor|alu_opcode[0]~11_combout  & (((\my_processor|my_alu|Selector2~2_combout ))))

	.dataa(\my_processor|alu_opcode[0]~11_combout ),
	.datab(\my_regfile|data_readRegA[31]~461_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~95_combout ),
	.datad(\my_processor|my_alu|Selector2~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector2~3 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector2~4 (
// Equation(s):
// \my_processor|my_alu|Selector2~4_combout  = (\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector31~12_combout )) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector31~12_combout  & 
// ((\my_processor|my_alu|Selector2~3_combout ))) # (!\my_processor|my_alu|Selector31~12_combout  & (\my_processor|my_alu|Add1~58_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Add1~58_combout ),
	.datad(\my_processor|my_alu|Selector2~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector2~4 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector2~5 (
// Equation(s):
// \my_processor|my_alu|Selector2~5_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|data[29]~38_combout  & ((\my_regfile|data_readRegA[29]~483_combout ) # (\my_processor|my_alu|Selector2~4_combout ))) # 
// (!\my_processor|data[29]~38_combout  & (\my_regfile|data_readRegA[29]~483_combout  & \my_processor|my_alu|Selector2~4_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector2~4_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|data[29]~38_combout ),
	.datac(\my_regfile|data_readRegA[29]~483_combout ),
	.datad(\my_processor|my_alu|Selector2~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector2~5 .lut_mask = 16'hFD80;
defparam \my_processor|my_alu|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector2~6 (
// Equation(s):
// \my_processor|my_alu|Selector2~6_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~58_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector2~5_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Add0~58_combout ),
	.datac(\my_processor|my_alu|Selector31~18_combout ),
	.datad(\my_processor|my_alu|Selector2~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector2~6 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N30
cycloneive_lcell_comb \my_processor|data_writeReg[29]~29 (
// Equation(s):
// \my_processor|data_writeReg[29]~29_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [29])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector2~6_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector2~6_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|my_alu|Selector2~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~29 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N31
dffeas \my_regfile|register[29].df|dffe_array[29].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[29].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[29].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~481 (
// Equation(s):
// \my_regfile|data_readRegA[29]~481_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[29].df|q~q  & ((\my_regfile|register[30].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~481 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~479 (
// Equation(s):
// \my_regfile|data_readRegA[29]~479_combout  = (((\my_regfile|register[28].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~479 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[29]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~478 (
// Equation(s):
// \my_regfile|data_readRegA[29]~478_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[29].df|q~q  & ((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[29].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~478 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[29]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~480 (
// Equation(s):
// \my_regfile|data_readRegA[29]~480_combout  = (\my_regfile|data_readRegA[29]~479_combout  & (\my_regfile|data_readRegA[29]~478_combout  & ((\my_regfile|register[27].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[29]~479_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|data_readRegA[29]~478_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~480 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[29]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~482 (
// Equation(s):
// \my_regfile|data_readRegA[29]~482_combout  = (\my_regfile|data_readRegA[29]~481_combout  & (\my_regfile|data_readRegA[29]~480_combout  & ((\my_regfile|register[29].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[29]~481_combout ),
	.datad(\my_regfile|data_readRegA[29]~480_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~482 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[29]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~468 (
// Equation(s):
// \my_regfile|data_readRegA[29]~468_combout  = (\my_regfile|d0|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[29].df|q~q  & ((\my_regfile|register[9].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # 
// (!\my_regfile|d0|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d2|and1~combout )))

	.dataa(\my_regfile|d0|d2|and2~combout ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~468 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~471 (
// Equation(s):
// \my_regfile|data_readRegA[29]~471_combout  = (\my_regfile|register[15].df|dffe_array[29].df|q~q  & (((\my_regfile|register[16].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~471 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[29]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~469 (
// Equation(s):
// \my_regfile|data_readRegA[29]~469_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[29].df|q~q  & ((\my_regfile|register[11].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~469 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~470 (
// Equation(s):
// \my_regfile|data_readRegA[29]~470_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[29].df|q~q  & ((\my_regfile|register[13].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~470 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~472 (
// Equation(s):
// \my_regfile|data_readRegA[29]~472_combout  = (\my_regfile|data_readRegA[29]~468_combout  & (\my_regfile|data_readRegA[29]~471_combout  & (\my_regfile|data_readRegA[29]~469_combout  & \my_regfile|data_readRegA[29]~470_combout )))

	.dataa(\my_regfile|data_readRegA[29]~468_combout ),
	.datab(\my_regfile|data_readRegA[29]~471_combout ),
	.datac(\my_regfile|data_readRegA[29]~469_combout ),
	.datad(\my_regfile|data_readRegA[29]~470_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~472 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~473 (
// Equation(s):
// \my_regfile|data_readRegA[29]~473_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[29].df|q~q  & ((\my_regfile|register[17].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~473 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~474 (
// Equation(s):
// \my_regfile|data_readRegA[29]~474_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[29].df|q~q  & ((\my_regfile|register[19].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~474 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~476 (
// Equation(s):
// \my_regfile|data_readRegA[29]~476_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[29].df|q~q  & ((\my_regfile|register[24].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~476 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[29]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~475 (
// Equation(s):
// \my_regfile|data_readRegA[29]~475_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[29].df|q~q  & ((\my_regfile|register[21].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~475 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~477 (
// Equation(s):
// \my_regfile|data_readRegA[29]~477_combout  = (\my_regfile|data_readRegA[29]~473_combout  & (\my_regfile|data_readRegA[29]~474_combout  & (\my_regfile|data_readRegA[29]~476_combout  & \my_regfile|data_readRegA[29]~475_combout )))

	.dataa(\my_regfile|data_readRegA[29]~473_combout ),
	.datab(\my_regfile|data_readRegA[29]~474_combout ),
	.datac(\my_regfile|data_readRegA[29]~476_combout ),
	.datad(\my_regfile|data_readRegA[29]~475_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~477 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~465 (
// Equation(s):
// \my_regfile|data_readRegA[29]~465_combout  = (\my_regfile|register[5].df|dffe_array[29].df|q~q  & (((\my_regfile|register[6].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[29].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[29].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~465 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[29]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~462 (
// Equation(s):
// \my_regfile|data_readRegA[29]~462_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[29].df|q~q  & ((\my_regfile|register[1].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~462 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[29]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~463 (
// Equation(s):
// \my_regfile|data_readRegA[29]~463_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~463 .lut_mask = 16'hFFDF;
defparam \my_regfile|data_readRegA[29]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~464 (
// Equation(s):
// \my_regfile|data_readRegA[29]~464_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[29]~463_combout  & ((\my_regfile|register[3].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|data_readRegA[29]~463_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~464 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[29]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~466 (
// Equation(s):
// \my_regfile|data_readRegA[29]~466_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[29].df|q~q  & ((\my_regfile|register[8].df|dffe_array[29].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[29].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[29].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[29].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~466 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[29]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~467 (
// Equation(s):
// \my_regfile|data_readRegA[29]~467_combout  = (\my_regfile|data_readRegA[29]~465_combout  & (\my_regfile|data_readRegA[29]~462_combout  & (\my_regfile|data_readRegA[29]~464_combout  & \my_regfile|data_readRegA[29]~466_combout )))

	.dataa(\my_regfile|data_readRegA[29]~465_combout ),
	.datab(\my_regfile|data_readRegA[29]~462_combout ),
	.datac(\my_regfile|data_readRegA[29]~464_combout ),
	.datad(\my_regfile|data_readRegA[29]~466_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~467 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~483 (
// Equation(s):
// \my_regfile|data_readRegA[29]~483_combout  = (\my_regfile|data_readRegA[29]~482_combout  & (\my_regfile|data_readRegA[29]~472_combout  & (\my_regfile|data_readRegA[29]~477_combout  & \my_regfile|data_readRegA[29]~467_combout )))

	.dataa(\my_regfile|data_readRegA[29]~482_combout ),
	.datab(\my_regfile|data_readRegA[29]~472_combout ),
	.datac(\my_regfile|data_readRegA[29]~477_combout ),
	.datad(\my_regfile|data_readRegA[29]~467_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~483 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~43 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[30]~505_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[29]~483_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[29]~483_combout ),
	.datad(\my_regfile|data_readRegA[30]~505_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~43 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~80 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector31~3_combout  & ((\my_regfile|data_readRegA[31]~461_combout ))) # (!\my_processor|my_alu|Selector31~3_combout  & 
// (\my_processor|my_alu|ShiftRight0~43_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|Selector31~3_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~43_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~80 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~81 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~41_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~13_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~13_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~81 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~19 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[23]~549_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~571_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[23]~549_combout ),
	.datad(\my_regfile|data_readRegA[21]~571_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~19 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~37 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~19_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~36_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~37 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~82 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~82_combout  = (\my_processor|my_alu|ShiftRight0~81_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftRight0~37_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~81_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~82 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~83 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~83_combout  = (\my_processor|my_alu|ShiftRight0~80_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~82_combout ))

	.dataa(\my_processor|my_alu|ShiftRight0~80_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~83 .lut_mask = 16'hBBAA;
defparam \my_processor|my_alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector10~2 (
// Equation(s):
// \my_processor|my_alu|Selector10~2_combout  = (\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|Selector10~1_combout  & (\my_processor|my_alu|ShiftRight0~83_combout )) # (!\my_processor|my_alu|Selector10~1_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~48_combout ))))) # (!\my_processor|my_alu|Selector15~3_combout  & (\my_processor|my_alu|Selector10~1_combout ))

	.dataa(\my_processor|my_alu|Selector15~3_combout ),
	.datab(\my_processor|my_alu|Selector10~1_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~83_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector10~2 .lut_mask = 16'hE6C4;
defparam \my_processor|my_alu|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector10~3 (
// Equation(s):
// \my_processor|my_alu|Selector10~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector31~12_combout )) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector31~12_combout  & 
// (\my_processor|my_alu|Selector10~2_combout )) # (!\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|my_alu|Add1~42_combout )))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Selector10~2_combout ),
	.datad(\my_processor|my_alu|Add1~42_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector10~3 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector10~4 (
// Equation(s):
// \my_processor|my_alu|Selector10~4_combout  = (\my_regfile|data_readRegA[21]~571_combout  & ((\my_processor|my_alu|Selector10~3_combout ) # ((\my_processor|data[21]~30_combout  & \my_processor|my_alu|Selector31~11_combout )))) # 
// (!\my_regfile|data_readRegA[21]~571_combout  & (\my_processor|my_alu|Selector10~3_combout  & ((\my_processor|data[21]~30_combout ) # (!\my_processor|my_alu|Selector31~11_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~571_combout ),
	.datab(\my_processor|data[21]~30_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_processor|my_alu|Selector10~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector10~4 .lut_mask = 16'hEF80;
defparam \my_processor|my_alu|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector10~5 (
// Equation(s):
// \my_processor|my_alu|Selector10~5_combout  = (\my_processor|my_alu|Selector15~1_combout ) # ((\my_processor|my_alu|Selector10~0_combout ) # ((\my_processor|my_alu|Selector15~8_combout  & \my_processor|my_alu|Selector10~4_combout )))

	.dataa(\my_processor|my_alu|Selector15~8_combout ),
	.datab(\my_processor|my_alu|Selector15~1_combout ),
	.datac(\my_processor|my_alu|Selector10~0_combout ),
	.datad(\my_processor|my_alu|Selector10~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector10~5 .lut_mask = 16'hFEFC;
defparam \my_processor|my_alu|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N14
cycloneive_lcell_comb \my_processor|data_writeReg[21]~21 (
// Equation(s):
// \my_processor|data_writeReg[21]~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [21])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector10~5_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector10~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|cmp2|ad4~0_combout ),
	.datad(\my_processor|my_alu|Selector10~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~21 .lut_mask = 16'hDF80;
defparam \my_processor|data_writeReg[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N17
dffeas \my_regfile|register[8].df|dffe_array[21].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[8].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[8].df|dffe_array[21].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[8].df|dffe_array[21].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~470 (
// Equation(s):
// \my_regfile|data_readRegB[21]~470_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[21].df|q~q  & ((\my_regfile|register[8].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~470 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[21]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~468 (
// Equation(s):
// \my_regfile|data_readRegB[21]~468_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[21].df|q~q  & ((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~468 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[21]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~471 (
// Equation(s):
// \my_regfile|data_readRegB[21]~471_combout  = (\my_regfile|d1|d1|and4~combout  & (((!\my_regfile|register[3].df|dffe_array[21].df|q~q  & \my_regfile|d1|d1|and3~combout )) # (!\my_regfile|register[4].df|dffe_array[21].df|q~q ))) # 
// (!\my_regfile|d1|d1|and4~combout  & (!\my_regfile|register[3].df|dffe_array[21].df|q~q  & ((\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[4].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~471 .lut_mask = 16'h3B0A;
defparam \my_regfile|data_readRegB[21]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~469 (
// Equation(s):
// \my_regfile|data_readRegB[21]~469_combout  = (\my_regfile|register[5].df|dffe_array[21].df|q~q  & (((\my_regfile|register[6].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~469 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[21]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~472 (
// Equation(s):
// \my_regfile|data_readRegB[21]~472_combout  = (\my_regfile|data_readRegB[21]~470_combout  & (\my_regfile|data_readRegB[21]~468_combout  & (!\my_regfile|data_readRegB[21]~471_combout  & \my_regfile|data_readRegB[21]~469_combout )))

	.dataa(\my_regfile|data_readRegB[21]~470_combout ),
	.datab(\my_regfile|data_readRegB[21]~468_combout ),
	.datac(\my_regfile|data_readRegB[21]~471_combout ),
	.datad(\my_regfile|data_readRegB[21]~469_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~472 .lut_mask = 16'h0800;
defparam \my_regfile|data_readRegB[21]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~453 (
// Equation(s):
// \my_regfile|data_readRegB[21]~453_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[21].df|q~q  & ((\my_regfile|register[10].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~453 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~455 (
// Equation(s):
// \my_regfile|data_readRegB[21]~455_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[21].df|q~q  & ((\my_regfile|register[14].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~455 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~454 (
// Equation(s):
// \my_regfile|data_readRegB[21]~454_combout  = (\my_regfile|register[11].df|dffe_array[21].df|q~q  & ((\my_regfile|register[12].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|register[12].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d1|d2|and4~combout ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~454 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[21]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~456 (
// Equation(s):
// \my_regfile|data_readRegB[21]~456_combout  = (\my_regfile|register[15].df|dffe_array[21].df|q~q  & (((\my_regfile|register[16].df|dffe_array[21].df|q~q )) # (!\my_regfile|d1|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~456 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[21]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~457 (
// Equation(s):
// \my_regfile|data_readRegB[21]~457_combout  = (\my_regfile|data_readRegB[21]~453_combout  & (\my_regfile|data_readRegB[21]~455_combout  & (\my_regfile|data_readRegB[21]~454_combout  & \my_regfile|data_readRegB[21]~456_combout )))

	.dataa(\my_regfile|data_readRegB[21]~453_combout ),
	.datab(\my_regfile|data_readRegB[21]~455_combout ),
	.datac(\my_regfile|data_readRegB[21]~454_combout ),
	.datad(\my_regfile|data_readRegB[21]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~457 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~464 (
// Equation(s):
// \my_regfile|data_readRegB[21]~464_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[21].df|q~q  & ((\my_regfile|register[28].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~464 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[21]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~460 (
// Equation(s):
// \my_regfile|data_readRegB[21]~460_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[21].df|q~q  & ((\my_regfile|register[22].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[21].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[22].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~460 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[21]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~459 (
// Equation(s):
// \my_regfile|data_readRegB[21]~459_combout  = (\my_regfile|register[19].df|dffe_array[21].df|q~q  & ((\my_regfile|register[20].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d3|and4~combout )))) # (!\my_regfile|register[19].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|register[20].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d1|d3|and3~combout ),
	.datad(\my_regfile|d1|d3|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~459 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[21]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~461 (
// Equation(s):
// \my_regfile|data_readRegB[21]~461_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[21].df|q~q  & ((\my_regfile|register[23].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~461 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[21]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~458 (
// Equation(s):
// \my_regfile|data_readRegB[21]~458_combout  = (\my_regfile|register[17].df|dffe_array[21].df|q~q  & (((\my_regfile|register[18].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[21].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~458 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[21]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~462 (
// Equation(s):
// \my_regfile|data_readRegB[21]~462_combout  = (\my_regfile|data_readRegB[21]~460_combout  & (\my_regfile|data_readRegB[21]~459_combout  & (\my_regfile|data_readRegB[21]~461_combout  & \my_regfile|data_readRegB[21]~458_combout )))

	.dataa(\my_regfile|data_readRegB[21]~460_combout ),
	.datab(\my_regfile|data_readRegB[21]~459_combout ),
	.datac(\my_regfile|data_readRegB[21]~461_combout ),
	.datad(\my_regfile|data_readRegB[21]~458_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~462 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~463 (
// Equation(s):
// \my_regfile|data_readRegB[21]~463_combout  = (\my_regfile|d1|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[21].df|q~q  & ((\my_regfile|register[26].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and2~combout )))) # 
// (!\my_regfile|d1|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d4|and2~combout ))))

	.dataa(\my_regfile|d1|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d1|d4|and2~combout ),
	.datad(\my_regfile|register[25].df|dffe_array[21].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~463 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegB[21]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~465 (
// Equation(s):
// \my_regfile|data_readRegB[21]~465_combout  = (\my_regfile|register[30].df|dffe_array[21].df|q~q  & ((\my_regfile|register[31].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[21].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[21].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[21].df|q~q ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~465 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[21]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~466 (
// Equation(s):
// \my_regfile|data_readRegB[21]~466_combout  = (\my_regfile|data_readRegB[21]~465_combout  & ((\my_regfile|register[29].df|dffe_array[21].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~6_combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[21].df|q~q ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[21]~465_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~466 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[21]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~467 (
// Equation(s):
// \my_regfile|data_readRegB[21]~467_combout  = (\my_regfile|data_readRegB[21]~464_combout  & (\my_regfile|data_readRegB[21]~462_combout  & (\my_regfile|data_readRegB[21]~463_combout  & \my_regfile|data_readRegB[21]~466_combout )))

	.dataa(\my_regfile|data_readRegB[21]~464_combout ),
	.datab(\my_regfile|data_readRegB[21]~462_combout ),
	.datac(\my_regfile|data_readRegB[21]~463_combout ),
	.datad(\my_regfile|data_readRegB[21]~466_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~467 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~473 (
// Equation(s):
// \my_regfile|data_readRegB[21]~473_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[21]~472_combout  & (\my_regfile|data_readRegB[21]~457_combout  & \my_regfile|data_readRegB[21]~467_combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|data_readRegB[21]~472_combout ),
	.datac(\my_regfile|data_readRegB[21]~457_combout ),
	.datad(\my_regfile|data_readRegB[21]~467_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~473 .lut_mask = 16'h4000;
defparam \my_regfile|data_readRegB[21]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N30
cycloneive_lcell_comb \my_processor|data[21]~30 (
// Equation(s):
// \my_processor|data[21]~30_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[21]~473_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[21]~473_combout ),
	.cin(gnd),
	.combout(\my_processor|data[21]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[21]~30 .lut_mask = 16'hBB8B;
defparam \my_processor|data[21]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector11~2 (
// Equation(s):
// \my_processor|my_alu|Selector11~2_combout  = (\my_regfile|data_readRegA[20]~615_combout  & ((\my_processor|my_alu|Selector31~12_combout ) # ((\my_processor|my_alu|Selector31~11_combout  & \my_processor|data[20]~29_combout )))) # 
// (!\my_regfile|data_readRegA[20]~615_combout  & (\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|data[20]~29_combout ) # (!\my_processor|my_alu|Selector31~11_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~615_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|my_alu|Selector31~12_combout ),
	.datad(\my_processor|data[20]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector11~2 .lut_mask = 16'hF8B0;
defparam \my_processor|my_alu|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~76 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_regfile|data_readRegA[31]~461_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|my_alu|ShiftRight0~17_combout ) # ((\my_processor|my_alu|ShiftRight0~16_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~17_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|data_readRegA[31]~461_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~76 .lut_mask = 16'hF3E2;
defparam \my_processor|my_alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~78 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~77_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~76_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~78 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~14 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~14_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~14 .lut_mask = 16'h0F00;
defparam \my_processor|my_alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector11~0 (
// Equation(s):
// \my_processor|my_alu|Selector11~0_combout  = (\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|Selector15~2_combout ) # ((\my_processor|my_alu|ShiftLeft0~44_combout )))) # (!\my_processor|my_alu|Selector15~3_combout  & 
// (!\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|ShiftLeft0~74_combout ))))

	.dataa(\my_processor|my_alu|Selector15~3_combout ),
	.datab(\my_processor|my_alu|Selector15~2_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~44_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector11~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector11~1 (
// Equation(s):
// \my_processor|my_alu|Selector11~1_combout  = (\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|Selector11~0_combout  & (\my_processor|my_alu|ShiftRight0~78_combout )) # (!\my_processor|my_alu|Selector11~0_combout  & 
// ((\my_processor|my_alu|ShiftLeft0~14_combout ))))) # (!\my_processor|my_alu|Selector15~2_combout  & (((\my_processor|my_alu|Selector11~0_combout ))))

	.dataa(\my_processor|my_alu|Selector15~2_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~78_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.datad(\my_processor|my_alu|Selector11~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector11~1 .lut_mask = 16'hDDA0;
defparam \my_processor|my_alu|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector11~3 (
// Equation(s):
// \my_processor|my_alu|Selector11~3_combout  = (\my_processor|my_alu|Selector11~2_combout  & (((\my_processor|my_alu|Selector31~11_combout ) # (\my_processor|my_alu|Selector11~1_combout )))) # (!\my_processor|my_alu|Selector11~2_combout  & 
// (\my_processor|my_alu|Add1~40_combout  & (!\my_processor|my_alu|Selector31~11_combout )))

	.dataa(\my_processor|my_alu|Add1~40_combout ),
	.datab(\my_processor|my_alu|Selector11~2_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_processor|my_alu|Selector11~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector11~3 .lut_mask = 16'hCEC2;
defparam \my_processor|my_alu|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector11~4 (
// Equation(s):
// \my_processor|my_alu|Selector11~4_combout  = (\my_processor|my_alu|Selector15~8_combout  & ((\my_processor|my_alu|Selector11~3_combout ) # ((\my_processor|my_alu|Selector31~18_combout  & \my_processor|my_alu|Add0~40_combout )))) # 
// (!\my_processor|my_alu|Selector15~8_combout  & (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~40_combout )))

	.dataa(\my_processor|my_alu|Selector15~8_combout ),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Add0~40_combout ),
	.datad(\my_processor|my_alu|Selector11~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector11~4 .lut_mask = 16'hEAC0;
defparam \my_processor|my_alu|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector11~5 (
// Equation(s):
// \my_processor|my_alu|Selector11~5_combout  = (\my_processor|my_alu|Selector15~1_combout ) # (\my_processor|my_alu|Selector11~4_combout )

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector15~1_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector11~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector11~5 .lut_mask = 16'hFFCC;
defparam \my_processor|my_alu|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N26
cycloneive_lcell_comb \my_processor|data_writeReg[20]~20 (
// Equation(s):
// \my_processor|data_writeReg[20]~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [20])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector11~5_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector11~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_processor|my_alu|Selector11~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~20 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N27
dffeas \my_regfile|register[29].df|dffe_array[20].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[20].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[20].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~613 (
// Equation(s):
// \my_regfile|data_readRegA[20]~613_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[20].df|q~q  & ((\my_regfile|register[31].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d4|and7~combout )))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[30].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~613 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~611 (
// Equation(s):
// \my_regfile|data_readRegA[20]~611_combout  = (((\my_regfile|register[28].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~611 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[20]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~610 (
// Equation(s):
// \my_regfile|data_readRegA[20]~610_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[20].df|q~q  & ((\my_regfile|register[26].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & (((\my_regfile|register[26].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d4|and2~combout )))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~610 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[20]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~612 (
// Equation(s):
// \my_regfile|data_readRegA[20]~612_combout  = (\my_regfile|data_readRegA[20]~611_combout  & (\my_regfile|data_readRegA[20]~610_combout  & ((\my_regfile|register[27].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[20]~611_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|data_readRegA[20]~610_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~612 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[20]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~614 (
// Equation(s):
// \my_regfile|data_readRegA[20]~614_combout  = (\my_regfile|data_readRegA[20]~613_combout  & (\my_regfile|data_readRegA[20]~612_combout  & ((\my_regfile|register[29].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|data_readRegA[20]~613_combout ),
	.datad(\my_regfile|data_readRegA[20]~612_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~614 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[20]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~601 (
// Equation(s):
// \my_regfile|data_readRegA[20]~601_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[20].df|q~q  & ((\my_regfile|register[11].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~601 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~602 (
// Equation(s):
// \my_regfile|data_readRegA[20]~602_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[20].df|q~q  & ((\my_regfile|register[14].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[20].df|q~q ) # ((!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~602 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[20]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~603 (
// Equation(s):
// \my_regfile|data_readRegA[20]~603_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[20].df|q~q  & ((\my_regfile|register[15].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~603 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[20]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~600 (
// Equation(s):
// \my_regfile|data_readRegA[20]~600_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[20].df|q~q  & ((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|register[9].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[10].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~600 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[20]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~604 (
// Equation(s):
// \my_regfile|data_readRegA[20]~604_combout  = (\my_regfile|data_readRegA[20]~601_combout  & (\my_regfile|data_readRegA[20]~602_combout  & (\my_regfile|data_readRegA[20]~603_combout  & \my_regfile|data_readRegA[20]~600_combout )))

	.dataa(\my_regfile|data_readRegA[20]~601_combout ),
	.datab(\my_regfile|data_readRegA[20]~602_combout ),
	.datac(\my_regfile|data_readRegA[20]~603_combout ),
	.datad(\my_regfile|data_readRegA[20]~600_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~604 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~605 (
// Equation(s):
// \my_regfile|data_readRegA[20]~605_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[20].df|q~q  & ((\my_regfile|register[18].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~605 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~608 (
// Equation(s):
// \my_regfile|data_readRegA[20]~608_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[20].df|q~q  & ((\my_regfile|register[24].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~608 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~607 (
// Equation(s):
// \my_regfile|data_readRegA[20]~607_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[20].df|q~q  & ((\my_regfile|register[21].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~607 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[20]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~606 (
// Equation(s):
// \my_regfile|data_readRegA[20]~606_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[20].df|q~q  & ((\my_regfile|register[19].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~606 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[20]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~609 (
// Equation(s):
// \my_regfile|data_readRegA[20]~609_combout  = (\my_regfile|data_readRegA[20]~605_combout  & (\my_regfile|data_readRegA[20]~608_combout  & (\my_regfile|data_readRegA[20]~607_combout  & \my_regfile|data_readRegA[20]~606_combout )))

	.dataa(\my_regfile|data_readRegA[20]~605_combout ),
	.datab(\my_regfile|data_readRegA[20]~608_combout ),
	.datac(\my_regfile|data_readRegA[20]~607_combout ),
	.datad(\my_regfile|data_readRegA[20]~606_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~609 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~594 (
// Equation(s):
// \my_regfile|data_readRegA[20]~594_combout  = (\my_regfile|register[2].df|dffe_array[20].df|q~q  & (((\my_regfile|register[1].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d1|and1~combout ))) # (!\my_regfile|register[2].df|dffe_array[20].df|q~q  & 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[20].df|q~q ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~594 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[20]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~597 (
// Equation(s):
// \my_regfile|data_readRegA[20]~597_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[20].df|q~q  & ((\my_regfile|register[6].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[20].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|register[5].df|dffe_array[20].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~597 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~598 (
// Equation(s):
// \my_regfile|data_readRegA[20]~598_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[20].df|q~q  & ((\my_regfile|register[7].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[20].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~598 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[20]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~595 (
// Equation(s):
// \my_regfile|data_readRegA[20]~595_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~595 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[20]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~596 (
// Equation(s):
// \my_regfile|data_readRegA[20]~596_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[20]~595_combout  & ((\my_regfile|register[3].df|dffe_array[20].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[20].df|q~q ),
	.datad(\my_regfile|data_readRegA[20]~595_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~596 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[20]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~599 (
// Equation(s):
// \my_regfile|data_readRegA[20]~599_combout  = (\my_regfile|data_readRegA[20]~594_combout  & (\my_regfile|data_readRegA[20]~597_combout  & (\my_regfile|data_readRegA[20]~598_combout  & \my_regfile|data_readRegA[20]~596_combout )))

	.dataa(\my_regfile|data_readRegA[20]~594_combout ),
	.datab(\my_regfile|data_readRegA[20]~597_combout ),
	.datac(\my_regfile|data_readRegA[20]~598_combout ),
	.datad(\my_regfile|data_readRegA[20]~596_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~599 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~615 (
// Equation(s):
// \my_regfile|data_readRegA[20]~615_combout  = (\my_regfile|data_readRegA[20]~614_combout  & (\my_regfile|data_readRegA[20]~604_combout  & (\my_regfile|data_readRegA[20]~609_combout  & \my_regfile|data_readRegA[20]~599_combout )))

	.dataa(\my_regfile|data_readRegA[20]~614_combout ),
	.datab(\my_regfile|data_readRegA[20]~604_combout ),
	.datac(\my_regfile|data_readRegA[20]~609_combout ),
	.datad(\my_regfile|data_readRegA[20]~599_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~615 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~20 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[22]~593_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[20]~615_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[20]~615_combout ),
	.datad(\my_regfile|data_readRegA[22]~593_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~20 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~21 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~19_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~20_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~21 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~77 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~15_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~21_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~21_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~77 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~22 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[19]~637_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[17]~659_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[17]~659_combout ),
	.datad(\my_regfile|data_readRegA[19]~637_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~22 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~24 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~22_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~23_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~23_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~24 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~75 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~24_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~8_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~24_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~75 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector31~8 (
// Equation(s):
// \my_processor|my_alu|Selector31~8_combout  = (!\my_processor|alu_opcode[0]~10_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_imem|altsyncram_component|auto_generated|q_a 
// [10]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[0]~10_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~8 .lut_mask = 16'h3020;
defparam \my_processor|my_alu|Selector31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector31~7 (
// Equation(s):
// \my_processor|my_alu|Selector31~7_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (((\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_processor|alu_opcode[0]~10_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|alu_opcode[0]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~7 .lut_mask = 16'hAA5A;
defparam \my_processor|my_alu|Selector31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector19~0 (
// Equation(s):
// \my_processor|my_alu|Selector19~0_combout  = (\my_processor|my_alu|Selector31~8_combout  & ((\my_processor|my_alu|ShiftRight0~94_combout ) # ((\my_processor|my_alu|Selector31~7_combout )))) # (!\my_processor|my_alu|Selector31~8_combout  & 
// (((!\my_processor|my_alu|Selector31~7_combout  & \my_processor|my_alu|ShiftLeft0~45_combout ))))

	.dataa(\my_processor|my_alu|Selector31~8_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~94_combout ),
	.datac(\my_processor|my_alu|Selector31~7_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector19~0 .lut_mask = 16'hADA8;
defparam \my_processor|my_alu|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector19~1 (
// Equation(s):
// \my_processor|my_alu|Selector19~1_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|Selector19~0_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector19~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~77_combout )) # (!\my_processor|my_alu|Selector19~0_combout  & ((\my_processor|my_alu|ShiftRight0~75_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~77_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~75_combout ),
	.datad(\my_processor|my_alu|Selector19~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector19~1 .lut_mask = 16'hEE30;
defparam \my_processor|my_alu|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector19~3 (
// Equation(s):
// \my_processor|my_alu|Selector19~3_combout  = (\my_processor|my_alu|Selector19~2_combout  & (((\my_processor|my_alu|Selector31~11_combout ) # (\my_processor|my_alu|Selector19~1_combout )))) # (!\my_processor|my_alu|Selector19~2_combout  & 
// (\my_processor|my_alu|Add1~24_combout  & (!\my_processor|my_alu|Selector31~11_combout )))

	.dataa(\my_processor|my_alu|Selector19~2_combout ),
	.datab(\my_processor|my_alu|Add1~24_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_processor|my_alu|Selector19~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector19~3 .lut_mask = 16'hAEA4;
defparam \my_processor|my_alu|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector19~4 (
// Equation(s):
// \my_processor|my_alu|Selector19~4_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~24_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector19~3_combout )))

	.dataa(\my_processor|my_alu|Selector31~18_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~24_combout ),
	.datad(\my_processor|my_alu|Selector19~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector19~4 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N26
cycloneive_lcell_comb \my_processor|data_writeReg[12]~12 (
// Equation(s):
// \my_processor|data_writeReg[12]~12_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [12])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector19~4_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector19~4_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_processor|my_alu|Selector19~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~12 .lut_mask = 16'hD8F0;
defparam \my_processor|data_writeReg[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N15
dffeas \my_regfile|register[4].df|dffe_array[12].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[4].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[4].df|dffe_array[12].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[4].df|dffe_array[12].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~257 (
// Equation(s):
// \my_regfile|data_readRegB[12]~257_combout  = (\my_regfile|register[2].df|dffe_array[12].df|q~q  & (((\my_regfile|register[1].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~257 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[12]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~258 (
// Equation(s):
// \my_regfile|data_readRegB[12]~258_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(gnd),
	.datab(\my_regfile|register[3].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|d1|d1|and0~combout ),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~258 .lut_mask = 16'h0C0F;
defparam \my_regfile|data_readRegB[12]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~259 (
// Equation(s):
// \my_regfile|data_readRegB[12]~259_combout  = (\my_regfile|data_readRegB[12]~257_combout  & (\my_regfile|data_readRegB[12]~258_combout  & ((\my_regfile|register[4].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|data_readRegB[12]~257_combout ),
	.datad(\my_regfile|data_readRegB[12]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~259 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[12]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~274 (
// Equation(s):
// \my_regfile|data_readRegB[12]~274_combout  = (\my_regfile|register[28].df|dffe_array[12].df|q~q  & (((\my_regfile|register[27].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d4|and4~combout ),
	.datac(\my_regfile|register[27].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~274 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[12]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~273 (
// Equation(s):
// \my_regfile|data_readRegB[12]~273_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[12].df|q~q  & ((\my_regfile|register[25].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~273 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~275 (
// Equation(s):
// \my_regfile|data_readRegB[12]~275_combout  = (\my_regfile|register[31].df|dffe_array[12].df|q~q  & (((\my_regfile|register[30].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d4|and6~combout ))) # (!\my_regfile|register[31].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~275 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[12]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~276 (
// Equation(s):
// \my_regfile|data_readRegB[12]~276_combout  = (\my_regfile|data_readRegB[12]~275_combout  & (((\my_regfile|register[29].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[12]~275_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~276 .lut_mask = 16'hDF00;
defparam \my_regfile|data_readRegB[12]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~268 (
// Equation(s):
// \my_regfile|data_readRegB[12]~268_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[12].df|q~q  & ((\my_regfile|register[17].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~268 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[12]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~270 (
// Equation(s):
// \my_regfile|data_readRegB[12]~270_combout  = (\my_regfile|register[22].df|dffe_array[12].df|q~q  & (((\my_regfile|register[21].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # (!\my_regfile|register[22].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~270 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[12]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~269 (
// Equation(s):
// \my_regfile|data_readRegB[12]~269_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[12].df|q~q  & ((\my_regfile|register[19].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~269 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[12]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~271 (
// Equation(s):
// \my_regfile|data_readRegB[12]~271_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[12].df|q~q  & ((\my_regfile|register[24].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~271 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~272 (
// Equation(s):
// \my_regfile|data_readRegB[12]~272_combout  = (\my_regfile|data_readRegB[12]~268_combout  & (\my_regfile|data_readRegB[12]~270_combout  & (\my_regfile|data_readRegB[12]~269_combout  & \my_regfile|data_readRegB[12]~271_combout )))

	.dataa(\my_regfile|data_readRegB[12]~268_combout ),
	.datab(\my_regfile|data_readRegB[12]~270_combout ),
	.datac(\my_regfile|data_readRegB[12]~269_combout ),
	.datad(\my_regfile|data_readRegB[12]~271_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~272 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~277 (
// Equation(s):
// \my_regfile|data_readRegB[12]~277_combout  = (\my_regfile|data_readRegB[12]~274_combout  & (\my_regfile|data_readRegB[12]~273_combout  & (\my_regfile|data_readRegB[12]~276_combout  & \my_regfile|data_readRegB[12]~272_combout )))

	.dataa(\my_regfile|data_readRegB[12]~274_combout ),
	.datab(\my_regfile|data_readRegB[12]~273_combout ),
	.datac(\my_regfile|data_readRegB[12]~276_combout ),
	.datad(\my_regfile|data_readRegB[12]~272_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~277 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~266 (
// Equation(s):
// \my_regfile|data_readRegB[12]~266_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[12].df|q~q  & ((\my_regfile|register[15].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~266 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~264 (
// Equation(s):
// \my_regfile|data_readRegB[12]~264_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[12].df|q~q  & ((\my_regfile|register[12].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~264 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[12]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~263 (
// Equation(s):
// \my_regfile|data_readRegB[12]~263_combout  = (\my_regfile|register[10].df|dffe_array[12].df|q~q  & ((\my_regfile|register[9].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d2|and1~combout )))) # (!\my_regfile|register[10].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|register[9].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|d1|d2|and2~combout ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~263 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[12]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~265 (
// Equation(s):
// \my_regfile|data_readRegB[12]~265_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[12].df|q~q  & ((\my_regfile|register[14].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[12].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[12].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~265 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[12]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~267 (
// Equation(s):
// \my_regfile|data_readRegB[12]~267_combout  = (\my_regfile|data_readRegB[12]~266_combout  & (\my_regfile|data_readRegB[12]~264_combout  & (\my_regfile|data_readRegB[12]~263_combout  & \my_regfile|data_readRegB[12]~265_combout )))

	.dataa(\my_regfile|data_readRegB[12]~266_combout ),
	.datab(\my_regfile|data_readRegB[12]~264_combout ),
	.datac(\my_regfile|data_readRegB[12]~263_combout ),
	.datad(\my_regfile|data_readRegB[12]~265_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~267 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~260 (
// Equation(s):
// \my_regfile|data_readRegB[12]~260_combout  = (\my_regfile|register[5].df|dffe_array[12].df|q~q  & (((\my_regfile|register[6].df|dffe_array[12].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[12].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[12].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~260 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[12]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~261 (
// Equation(s):
// \my_regfile|data_readRegB[12]~261_combout  = (((\my_regfile|register[7].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|register[7].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~261 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegB[12]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~262 (
// Equation(s):
// \my_regfile|data_readRegB[12]~262_combout  = (\my_regfile|data_readRegB[12]~260_combout  & (\my_regfile|data_readRegB[12]~261_combout  & ((\my_regfile|register[8].df|dffe_array[12].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|data_readRegB[12]~260_combout ),
	.datac(\my_regfile|register[8].df|dffe_array[12].df|q~q ),
	.datad(\my_regfile|data_readRegB[12]~261_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~262 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[12]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~278 (
// Equation(s):
// \my_regfile|data_readRegB[12]~278_combout  = (\my_regfile|data_readRegB[12]~259_combout  & (\my_regfile|data_readRegB[12]~277_combout  & (\my_regfile|data_readRegB[12]~267_combout  & \my_regfile|data_readRegB[12]~262_combout )))

	.dataa(\my_regfile|data_readRegB[12]~259_combout ),
	.datab(\my_regfile|data_readRegB[12]~277_combout ),
	.datac(\my_regfile|data_readRegB[12]~267_combout ),
	.datad(\my_regfile|data_readRegB[12]~262_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~278 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N26
cycloneive_lcell_comb \my_processor|data[12]~21 (
// Equation(s):
// \my_processor|data[12]~21_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [12])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[12]~278_combout )) # 
// (!\my_regfile|data_readRegB[0]~22_combout )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_regfile|data_readRegB[12]~278_combout ),
	.cin(gnd),
	.combout(\my_processor|data[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[12]~21 .lut_mask = 16'hF3D1;
defparam \my_processor|data[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N26
cycloneive_lcell_comb \my_processor|my_alu|Add0~26 (
// Equation(s):
// \my_processor|my_alu|Add0~26_combout  = (\my_processor|data[13]~22_combout  & ((\my_regfile|data_readRegA[13]~219_combout  & (\my_processor|my_alu|Add0~25  & VCC)) # (!\my_regfile|data_readRegA[13]~219_combout  & (!\my_processor|my_alu|Add0~25 )))) # 
// (!\my_processor|data[13]~22_combout  & ((\my_regfile|data_readRegA[13]~219_combout  & (!\my_processor|my_alu|Add0~25 )) # (!\my_regfile|data_readRegA[13]~219_combout  & ((\my_processor|my_alu|Add0~25 ) # (GND)))))
// \my_processor|my_alu|Add0~27  = CARRY((\my_processor|data[13]~22_combout  & (!\my_regfile|data_readRegA[13]~219_combout  & !\my_processor|my_alu|Add0~25 )) # (!\my_processor|data[13]~22_combout  & ((!\my_processor|my_alu|Add0~25 ) # 
// (!\my_regfile|data_readRegA[13]~219_combout ))))

	.dataa(\my_processor|data[13]~22_combout ),
	.datab(\my_regfile|data_readRegA[13]~219_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~25 ),
	.combout(\my_processor|my_alu|Add0~26_combout ),
	.cout(\my_processor|my_alu|Add0~27 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~31 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[16]~703_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[14]~241_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[16]~703_combout ),
	.datad(\my_regfile|data_readRegA[14]~241_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~31 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~6 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~197_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[13]~219_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[15]~197_combout ),
	.datad(\my_regfile|data_readRegA[13]~219_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~6 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~32 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~6_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~31_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~32 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~38 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[20]~615_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[18]~681_combout )))

	.dataa(\my_regfile|data_readRegA[20]~615_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[18]~681_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~38 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~39 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~22_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~38_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~39 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~79 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~39_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~32_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~32_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~79 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector18~0 (
// Equation(s):
// \my_processor|my_alu|Selector18~0_combout  = (\my_processor|my_alu|Selector31~7_combout  & (((\my_processor|my_alu|Selector31~8_combout )))) # (!\my_processor|my_alu|Selector31~7_combout  & ((\my_processor|my_alu|Selector31~8_combout  & 
// (\my_processor|my_alu|ShiftRight0~95_combout )) # (!\my_processor|my_alu|Selector31~8_combout  & ((\my_processor|my_alu|ShiftLeft0~49_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~95_combout ),
	.datab(\my_processor|my_alu|Selector31~7_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~49_combout ),
	.datad(\my_processor|my_alu|Selector31~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector18~0 .lut_mask = 16'hEE30;
defparam \my_processor|my_alu|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector18~1 (
// Equation(s):
// \my_processor|my_alu|Selector18~1_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|Selector18~0_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector18~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~82_combout )) # (!\my_processor|my_alu|Selector18~0_combout  & ((\my_processor|my_alu|ShiftRight0~79_combout )))))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~82_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~79_combout ),
	.datad(\my_processor|my_alu|Selector18~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector18~1 .lut_mask = 16'hEE50;
defparam \my_processor|my_alu|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector18~2 (
// Equation(s):
// \my_processor|my_alu|Selector18~2_combout  = (\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector31~12_combout )) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector31~12_combout  & 
// (\my_processor|my_alu|Selector18~1_combout )) # (!\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|my_alu|Add1~26_combout )))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Selector18~1_combout ),
	.datad(\my_processor|my_alu|Add1~26_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector18~2 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector18~3 (
// Equation(s):
// \my_processor|my_alu|Selector18~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_regfile|data_readRegA[13]~219_combout  & ((\my_processor|data[13]~22_combout ) # (\my_processor|my_alu|Selector18~2_combout ))) # 
// (!\my_regfile|data_readRegA[13]~219_combout  & (\my_processor|data[13]~22_combout  & \my_processor|my_alu|Selector18~2_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector18~2_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_regfile|data_readRegA[13]~219_combout ),
	.datac(\my_processor|data[13]~22_combout ),
	.datad(\my_processor|my_alu|Selector18~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector18~3 .lut_mask = 16'hFD80;
defparam \my_processor|my_alu|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector18~4 (
// Equation(s):
// \my_processor|my_alu|Selector18~4_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~26_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector18~3_combout )))

	.dataa(\my_processor|my_alu|Selector31~18_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~26_combout ),
	.datad(\my_processor|my_alu|Selector18~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector18~4 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \my_processor|data_writeReg[13]~13 (
// Equation(s):
// \my_processor|data_writeReg[13]~13_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [13])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector18~4_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector18~4_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_processor|my_alu|Selector18~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~13 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \my_regfile|register[13].df|dffe_array[13].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[13].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[13].df|dffe_array[13].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[13].df|dffe_array[13].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~281 (
// Equation(s):
// \my_regfile|data_readRegB[13]~281_combout  = (\my_regfile|register[13].df|dffe_array[13].df|q~q  & (((\my_regfile|register[14].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d2|and6~combout ))) # (!\my_regfile|register[13].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d2|and6~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~281 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~280 (
// Equation(s):
// \my_regfile|data_readRegB[13]~280_combout  = (\my_regfile|register[11].df|dffe_array[13].df|q~q  & (((\my_regfile|register[12].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d2|and4~combout ))) # (!\my_regfile|register[11].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~280 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~282 (
// Equation(s):
// \my_regfile|data_readRegB[13]~282_combout  = (\my_regfile|register[15].df|dffe_array[13].df|q~q  & (((\my_regfile|register[16].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d3|and0~combout ))) # (!\my_regfile|register[15].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and0~combout ))))

	.dataa(\my_regfile|register[15].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~282 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~279 (
// Equation(s):
// \my_regfile|data_readRegB[13]~279_combout  = (\my_regfile|register[9].df|dffe_array[13].df|q~q  & (((\my_regfile|register[10].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~279 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~283 (
// Equation(s):
// \my_regfile|data_readRegB[13]~283_combout  = (\my_regfile|data_readRegB[13]~281_combout  & (\my_regfile|data_readRegB[13]~280_combout  & (\my_regfile|data_readRegB[13]~282_combout  & \my_regfile|data_readRegB[13]~279_combout )))

	.dataa(\my_regfile|data_readRegB[13]~281_combout ),
	.datab(\my_regfile|data_readRegB[13]~280_combout ),
	.datac(\my_regfile|data_readRegB[13]~282_combout ),
	.datad(\my_regfile|data_readRegB[13]~279_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~283 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~294 (
// Equation(s):
// \my_regfile|data_readRegB[13]~294_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[13].df|q~q  & ((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~294 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[13]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~295 (
// Equation(s):
// \my_regfile|data_readRegB[13]~295_combout  = (\my_regfile|register[5].df|dffe_array[13].df|q~q  & (((\my_regfile|register[6].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~295 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~297 (
// Equation(s):
// \my_regfile|data_readRegB[13]~297_combout  = (\my_regfile|register[3].df|dffe_array[13].df|q~q  & (!\my_regfile|register[4].df|dffe_array[13].df|q~q  & ((\my_regfile|d1|d1|and4~combout )))) # (!\my_regfile|register[3].df|dffe_array[13].df|q~q  & 
// ((\my_regfile|d1|d1|and3~combout ) # ((!\my_regfile|register[4].df|dffe_array[13].df|q~q  & \my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|register[4].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~297 .lut_mask = 16'h7350;
defparam \my_regfile|data_readRegB[13]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~296 (
// Equation(s):
// \my_regfile|data_readRegB[13]~296_combout  = (\my_regfile|register[7].df|dffe_array[13].df|q~q  & (((\my_regfile|register[8].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d2|and0~combout ))) # (!\my_regfile|register[7].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~296 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[13]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~298 (
// Equation(s):
// \my_regfile|data_readRegB[13]~298_combout  = (\my_regfile|data_readRegB[13]~294_combout  & (\my_regfile|data_readRegB[13]~295_combout  & (!\my_regfile|data_readRegB[13]~297_combout  & \my_regfile|data_readRegB[13]~296_combout )))

	.dataa(\my_regfile|data_readRegB[13]~294_combout ),
	.datab(\my_regfile|data_readRegB[13]~295_combout ),
	.datac(\my_regfile|data_readRegB[13]~297_combout ),
	.datad(\my_regfile|data_readRegB[13]~296_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~298 .lut_mask = 16'h0800;
defparam \my_regfile|data_readRegB[13]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~291 (
// Equation(s):
// \my_regfile|data_readRegB[13]~291_combout  = (\my_regfile|register[30].df|dffe_array[13].df|q~q  & (((\my_regfile|register[31].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d4|and7~combout ),
	.datac(\my_regfile|d1|d4|and6~combout ),
	.datad(\my_regfile|register[31].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~291 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[13]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~292 (
// Equation(s):
// \my_regfile|data_readRegB[13]~292_combout  = (\my_regfile|data_readRegB[13]~291_combout  & (((\my_regfile|register[29].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[13]~291_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~292 .lut_mask = 16'hDF00;
defparam \my_regfile|data_readRegB[13]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~289 (
// Equation(s):
// \my_regfile|data_readRegB[13]~289_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[13].df|q~q  & ((\my_regfile|register[25].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[13].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~289 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[13]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~290 (
// Equation(s):
// \my_regfile|data_readRegB[13]~290_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[13].df|q~q  & ((\my_regfile|register[28].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~290 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~284 (
// Equation(s):
// \my_regfile|data_readRegB[13]~284_combout  = (\my_regfile|register[17].df|dffe_array[13].df|q~q  & (((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~284 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[13]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~285 (
// Equation(s):
// \my_regfile|data_readRegB[13]~285_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[13].df|q~q  & ((\my_regfile|register[19].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[13].df|q~q ) # ((!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[19].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|register[20].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~285 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[13]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~286 (
// Equation(s):
// \my_regfile|data_readRegB[13]~286_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[13].df|q~q  & ((\my_regfile|register[21].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d3|and5~combout ))))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[13].df|q~q ),
	.datac(\my_regfile|d1|d3|and5~combout ),
	.datad(\my_regfile|register[21].df|dffe_array[13].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~286 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[13]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~287 (
// Equation(s):
// \my_regfile|data_readRegB[13]~287_combout  = (\my_regfile|register[23].df|dffe_array[13].df|q~q  & (((\my_regfile|register[24].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[13].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[13].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[13].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[13].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~287 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[13]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~288 (
// Equation(s):
// \my_regfile|data_readRegB[13]~288_combout  = (\my_regfile|data_readRegB[13]~284_combout  & (\my_regfile|data_readRegB[13]~285_combout  & (\my_regfile|data_readRegB[13]~286_combout  & \my_regfile|data_readRegB[13]~287_combout )))

	.dataa(\my_regfile|data_readRegB[13]~284_combout ),
	.datab(\my_regfile|data_readRegB[13]~285_combout ),
	.datac(\my_regfile|data_readRegB[13]~286_combout ),
	.datad(\my_regfile|data_readRegB[13]~287_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~288 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~293 (
// Equation(s):
// \my_regfile|data_readRegB[13]~293_combout  = (\my_regfile|data_readRegB[13]~292_combout  & (\my_regfile|data_readRegB[13]~289_combout  & (\my_regfile|data_readRegB[13]~290_combout  & \my_regfile|data_readRegB[13]~288_combout )))

	.dataa(\my_regfile|data_readRegB[13]~292_combout ),
	.datab(\my_regfile|data_readRegB[13]~289_combout ),
	.datac(\my_regfile|data_readRegB[13]~290_combout ),
	.datad(\my_regfile|data_readRegB[13]~288_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~293 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~299 (
// Equation(s):
// \my_regfile|data_readRegB[13]~299_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[13]~283_combout  & (\my_regfile|data_readRegB[13]~298_combout  & \my_regfile|data_readRegB[13]~293_combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|data_readRegB[13]~283_combout ),
	.datac(\my_regfile|data_readRegB[13]~298_combout ),
	.datad(\my_regfile|data_readRegB[13]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~299 .lut_mask = 16'h4000;
defparam \my_regfile|data_readRegB[13]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \my_processor|data[13]~22 (
// Equation(s):
// \my_processor|data[13]~22_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [13])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[13]~299_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[13]~299_combout ),
	.cin(gnd),
	.combout(\my_processor|data[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[13]~22 .lut_mask = 16'hBB8B;
defparam \my_processor|data[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N28
cycloneive_lcell_comb \my_processor|my_alu|Add0~28 (
// Equation(s):
// \my_processor|my_alu|Add0~28_combout  = ((\my_regfile|data_readRegA[14]~241_combout  $ (\my_processor|data[14]~23_combout  $ (!\my_processor|my_alu|Add0~27 )))) # (GND)
// \my_processor|my_alu|Add0~29  = CARRY((\my_regfile|data_readRegA[14]~241_combout  & ((\my_processor|data[14]~23_combout ) # (!\my_processor|my_alu|Add0~27 ))) # (!\my_regfile|data_readRegA[14]~241_combout  & (\my_processor|data[14]~23_combout  & 
// !\my_processor|my_alu|Add0~27 )))

	.dataa(\my_regfile|data_readRegA[14]~241_combout ),
	.datab(\my_processor|data[14]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~27 ),
	.combout(\my_processor|my_alu|Add0~28_combout ),
	.cout(\my_processor|my_alu|Add0~29 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N30
cycloneive_lcell_comb \my_processor|my_alu|Add0~30 (
// Equation(s):
// \my_processor|my_alu|Add0~30_combout  = (\my_regfile|data_readRegA[15]~197_combout  & ((\my_processor|data[15]~24_combout  & (\my_processor|my_alu|Add0~29  & VCC)) # (!\my_processor|data[15]~24_combout  & (!\my_processor|my_alu|Add0~29 )))) # 
// (!\my_regfile|data_readRegA[15]~197_combout  & ((\my_processor|data[15]~24_combout  & (!\my_processor|my_alu|Add0~29 )) # (!\my_processor|data[15]~24_combout  & ((\my_processor|my_alu|Add0~29 ) # (GND)))))
// \my_processor|my_alu|Add0~31  = CARRY((\my_regfile|data_readRegA[15]~197_combout  & (!\my_processor|data[15]~24_combout  & !\my_processor|my_alu|Add0~29 )) # (!\my_regfile|data_readRegA[15]~197_combout  & ((!\my_processor|my_alu|Add0~29 ) # 
// (!\my_processor|data[15]~24_combout ))))

	.dataa(\my_regfile|data_readRegA[15]~197_combout ),
	.datab(\my_processor|data[15]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~29 ),
	.combout(\my_processor|my_alu|Add0~30_combout ),
	.cout(\my_processor|my_alu|Add0~31 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~52 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[21]~571_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[19]~637_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[19]~637_combout ),
	.datad(\my_regfile|data_readRegA[21]~571_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~52 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~68 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~52_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~20_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~68 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~88 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~72_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~68_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~88 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~55 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~22_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~24_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~22_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~55 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~59 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~55_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~58_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~58_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~59 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector16~0 (
// Equation(s):
// \my_processor|my_alu|Selector16~0_combout  = (\my_processor|my_alu|Selector31~8_combout  & ((\my_regfile|data_readRegA[31]~461_combout ) # ((\my_processor|my_alu|Selector31~7_combout )))) # (!\my_processor|my_alu|Selector31~8_combout  & 
// (((!\my_processor|my_alu|Selector31~7_combout  & \my_processor|my_alu|ShiftLeft0~59_combout ))))

	.dataa(\my_processor|my_alu|Selector31~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~461_combout ),
	.datac(\my_processor|my_alu|Selector31~7_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector16~0 .lut_mask = 16'hADA8;
defparam \my_processor|my_alu|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector16~1 (
// Equation(s):
// \my_processor|my_alu|Selector16~1_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|Selector16~0_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector16~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~89_combout )) # (!\my_processor|my_alu|Selector16~0_combout  & ((\my_processor|my_alu|ShiftRight0~88_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~89_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~88_combout ),
	.datad(\my_processor|my_alu|Selector16~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector16~1 .lut_mask = 16'hEE30;
defparam \my_processor|my_alu|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector16~2 (
// Equation(s):
// \my_processor|my_alu|Selector16~2_combout  = (\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|my_alu|Selector31~11_combout ) # ((\my_processor|my_alu|Selector16~1_combout )))) # (!\my_processor|my_alu|Selector31~12_combout  & 
// (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Add1~30_combout ))))

	.dataa(\my_processor|my_alu|Selector31~12_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|my_alu|Selector16~1_combout ),
	.datad(\my_processor|my_alu|Add1~30_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector16~2 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector16~3 (
// Equation(s):
// \my_processor|my_alu|Selector16~3_combout  = (\my_processor|data[15]~24_combout  & ((\my_processor|my_alu|Selector16~2_combout ) # ((\my_regfile|data_readRegA[15]~197_combout  & \my_processor|my_alu|Selector31~11_combout )))) # 
// (!\my_processor|data[15]~24_combout  & (\my_processor|my_alu|Selector16~2_combout  & ((\my_regfile|data_readRegA[15]~197_combout ) # (!\my_processor|my_alu|Selector31~11_combout ))))

	.dataa(\my_processor|data[15]~24_combout ),
	.datab(\my_regfile|data_readRegA[15]~197_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_processor|my_alu|Selector16~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector16~3 .lut_mask = 16'hEF80;
defparam \my_processor|my_alu|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector16~4 (
// Equation(s):
// \my_processor|my_alu|Selector16~4_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~30_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector16~3_combout )))

	.dataa(\my_processor|my_alu|Selector31~18_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~30_combout ),
	.datad(\my_processor|my_alu|Selector16~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector16~4 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N26
cycloneive_lcell_comb \my_processor|data_writeReg[15]~15 (
// Equation(s):
// \my_processor|data_writeReg[15]~15_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [15])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector16~4_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector16~4_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|my_alu|Selector16~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~15 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N13
dffeas \my_regfile|register[18].df|dffe_array[15].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[15].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[15].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~187 (
// Equation(s):
// \my_regfile|data_readRegA[15]~187_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[15].df|q~q  & ((\my_regfile|register[18].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~187 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[15]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~189 (
// Equation(s):
// \my_regfile|data_readRegA[15]~189_combout  = (\my_regfile|register[22].df|dffe_array[15].df|q~q  & (((\my_regfile|register[21].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~189 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[15]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~190 (
// Equation(s):
// \my_regfile|data_readRegA[15]~190_combout  = (\my_regfile|register[23].df|dffe_array[15].df|q~q  & (((\my_regfile|register[24].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d4|and0~combout ))) # (!\my_regfile|register[23].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|d0|d3|and7~combout ),
	.datad(\my_regfile|register[24].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~190 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[15]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~188 (
// Equation(s):
// \my_regfile|data_readRegA[15]~188_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[15].df|q~q  & ((\my_regfile|register[19].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~188 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[15]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~191 (
// Equation(s):
// \my_regfile|data_readRegA[15]~191_combout  = (\my_regfile|data_readRegA[15]~187_combout  & (\my_regfile|data_readRegA[15]~189_combout  & (\my_regfile|data_readRegA[15]~190_combout  & \my_regfile|data_readRegA[15]~188_combout )))

	.dataa(\my_regfile|data_readRegA[15]~187_combout ),
	.datab(\my_regfile|data_readRegA[15]~189_combout ),
	.datac(\my_regfile|data_readRegA[15]~190_combout ),
	.datad(\my_regfile|data_readRegA[15]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~191 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~185 (
// Equation(s):
// \my_regfile|data_readRegA[15]~185_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[15].df|q~q  & ((\my_regfile|register[16].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & ((\my_regfile|register[16].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d3|and0~combout ))))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d3|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~185 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~182 (
// Equation(s):
// \my_regfile|data_readRegA[15]~182_combout  = (\my_regfile|register[10].df|dffe_array[15].df|q~q  & (((\my_regfile|register[9].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # (!\my_regfile|register[10].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~182 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[15]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~183 (
// Equation(s):
// \my_regfile|data_readRegA[15]~183_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[15].df|q~q  & ((\my_regfile|register[12].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~183 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[15]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~184 (
// Equation(s):
// \my_regfile|data_readRegA[15]~184_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[15].df|q~q  & ((\my_regfile|register[13].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~184 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[15]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~186 (
// Equation(s):
// \my_regfile|data_readRegA[15]~186_combout  = (\my_regfile|data_readRegA[15]~185_combout  & (\my_regfile|data_readRegA[15]~182_combout  & (\my_regfile|data_readRegA[15]~183_combout  & \my_regfile|data_readRegA[15]~184_combout )))

	.dataa(\my_regfile|data_readRegA[15]~185_combout ),
	.datab(\my_regfile|data_readRegA[15]~182_combout ),
	.datac(\my_regfile|data_readRegA[15]~183_combout ),
	.datad(\my_regfile|data_readRegA[15]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~186 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~195 (
// Equation(s):
// \my_regfile|data_readRegA[15]~195_combout  = (\my_regfile|d0|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[15].df|q~q  & ((\my_regfile|register[31].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and7~combout )))) # 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~195 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~192 (
// Equation(s):
// \my_regfile|data_readRegA[15]~192_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[15].df|q~q  & ((\my_regfile|register[25].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~192 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[15]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~193 (
// Equation(s):
// \my_regfile|data_readRegA[15]~193_combout  = (((\my_regfile|register[28].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[28].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~193 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[15]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~194 (
// Equation(s):
// \my_regfile|data_readRegA[15]~194_combout  = (\my_regfile|data_readRegA[15]~192_combout  & (\my_regfile|data_readRegA[15]~193_combout  & ((\my_regfile|register[27].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[15]~192_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|data_readRegA[15]~193_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~194 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[15]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~196 (
// Equation(s):
// \my_regfile|data_readRegA[15]~196_combout  = (\my_regfile|data_readRegA[15]~195_combout  & (\my_regfile|data_readRegA[15]~194_combout  & ((\my_regfile|register[29].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[15]~195_combout ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[15]~194_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~196 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[15]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~177 (
// Equation(s):
// \my_regfile|data_readRegA[15]~177_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~177 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[15]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~178 (
// Equation(s):
// \my_regfile|data_readRegA[15]~178_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[15]~177_combout  & ((\my_regfile|register[3].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|data_readRegA[15]~177_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~178 .lut_mask = 16'h4044;
defparam \my_regfile|data_readRegA[15]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~176 (
// Equation(s):
// \my_regfile|data_readRegA[15]~176_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[15].df|q~q  & ((\my_regfile|register[1].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[15].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[15].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~176 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[15]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~180 (
// Equation(s):
// \my_regfile|data_readRegA[15]~180_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[15].df|q~q  & ((\my_regfile|register[8].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d2|and0~combout ))))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[15].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~180 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[15]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~179 (
// Equation(s):
// \my_regfile|data_readRegA[15]~179_combout  = (\my_regfile|register[5].df|dffe_array[15].df|q~q  & ((\my_regfile|register[6].df|dffe_array[15].df|q~q ) # ((!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|register[5].df|dffe_array[15].df|q~q  & 
// (!\my_regfile|d0|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[15].df|q~q ) # (!\my_regfile|d0|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[15].df|q~q ),
	.datab(\my_regfile|register[6].df|dffe_array[15].df|q~q ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~179 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[15]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~181 (
// Equation(s):
// \my_regfile|data_readRegA[15]~181_combout  = (\my_regfile|data_readRegA[15]~178_combout  & (\my_regfile|data_readRegA[15]~176_combout  & (\my_regfile|data_readRegA[15]~180_combout  & \my_regfile|data_readRegA[15]~179_combout )))

	.dataa(\my_regfile|data_readRegA[15]~178_combout ),
	.datab(\my_regfile|data_readRegA[15]~176_combout ),
	.datac(\my_regfile|data_readRegA[15]~180_combout ),
	.datad(\my_regfile|data_readRegA[15]~179_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~181 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~197 (
// Equation(s):
// \my_regfile|data_readRegA[15]~197_combout  = (\my_regfile|data_readRegA[15]~191_combout  & (\my_regfile|data_readRegA[15]~186_combout  & (\my_regfile|data_readRegA[15]~196_combout  & \my_regfile|data_readRegA[15]~181_combout )))

	.dataa(\my_regfile|data_readRegA[15]~191_combout ),
	.datab(\my_regfile|data_readRegA[15]~186_combout ),
	.datac(\my_regfile|data_readRegA[15]~196_combout ),
	.datad(\my_regfile|data_readRegA[15]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~197 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N0
cycloneive_lcell_comb \my_processor|my_alu|Add0~32 (
// Equation(s):
// \my_processor|my_alu|Add0~32_combout  = ((\my_processor|data[16]~25_combout  $ (\my_regfile|data_readRegA[16]~703_combout  $ (!\my_processor|my_alu|Add0~31 )))) # (GND)
// \my_processor|my_alu|Add0~33  = CARRY((\my_processor|data[16]~25_combout  & ((\my_regfile|data_readRegA[16]~703_combout ) # (!\my_processor|my_alu|Add0~31 ))) # (!\my_processor|data[16]~25_combout  & (\my_regfile|data_readRegA[16]~703_combout  & 
// !\my_processor|my_alu|Add0~31 )))

	.dataa(\my_processor|data[16]~25_combout ),
	.datab(\my_regfile|data_readRegA[16]~703_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~31 ),
	.combout(\my_processor|my_alu|Add0~32_combout ),
	.cout(\my_processor|my_alu|Add0~33 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N2
cycloneive_lcell_comb \my_processor|my_alu|Add0~34 (
// Equation(s):
// \my_processor|my_alu|Add0~34_combout  = (\my_processor|data[17]~26_combout  & ((\my_regfile|data_readRegA[17]~659_combout  & (\my_processor|my_alu|Add0~33  & VCC)) # (!\my_regfile|data_readRegA[17]~659_combout  & (!\my_processor|my_alu|Add0~33 )))) # 
// (!\my_processor|data[17]~26_combout  & ((\my_regfile|data_readRegA[17]~659_combout  & (!\my_processor|my_alu|Add0~33 )) # (!\my_regfile|data_readRegA[17]~659_combout  & ((\my_processor|my_alu|Add0~33 ) # (GND)))))
// \my_processor|my_alu|Add0~35  = CARRY((\my_processor|data[17]~26_combout  & (!\my_regfile|data_readRegA[17]~659_combout  & !\my_processor|my_alu|Add0~33 )) # (!\my_processor|data[17]~26_combout  & ((!\my_processor|my_alu|Add0~33 ) # 
// (!\my_regfile|data_readRegA[17]~659_combout ))))

	.dataa(\my_processor|data[17]~26_combout ),
	.datab(\my_regfile|data_readRegA[17]~659_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~33 ),
	.combout(\my_processor|my_alu|Add0~34_combout ),
	.cout(\my_processor|my_alu|Add0~35 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|my_alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~40 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~39_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~37_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~40 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~45 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|my_alu|ShiftRight0~42_combout ) # (\my_processor|my_alu|ShiftRight0~44_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~40_combout ))

	.dataa(\my_processor|my_alu|ShiftRight0~40_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~42_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~45 .lut_mask = 16'hEEE2;
defparam \my_processor|my_alu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~4 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// \my_processor|my_alu|ShiftLeft0~3_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~4 .lut_mask = 16'h0100;
defparam \my_processor|my_alu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector14~0 (
// Equation(s):
// \my_processor|my_alu|Selector14~0_combout  = (\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|Selector15~3_combout ) # ((\my_processor|my_alu|ShiftLeft0~4_combout )))) # (!\my_processor|my_alu|Selector15~2_combout  & 
// (!\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|ShiftLeft0~65_combout ))))

	.dataa(\my_processor|my_alu|Selector15~2_combout ),
	.datab(\my_processor|my_alu|Selector15~3_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector14~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector14~1 (
// Equation(s):
// \my_processor|my_alu|Selector14~1_combout  = (\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|Selector14~0_combout  & ((\my_processor|my_alu|ShiftRight0~45_combout ))) # (!\my_processor|my_alu|Selector14~0_combout  & 
// (\my_processor|my_alu|ShiftLeft0~32_combout )))) # (!\my_processor|my_alu|Selector15~3_combout  & (((\my_processor|my_alu|Selector14~0_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~32_combout ),
	.datab(\my_processor|my_alu|Selector15~3_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~45_combout ),
	.datad(\my_processor|my_alu|Selector14~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector14~1 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector14~2 (
// Equation(s):
// \my_processor|my_alu|Selector14~2_combout  = (\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector31~12_combout )) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector31~12_combout  & 
// ((\my_processor|my_alu|Selector14~1_combout ))) # (!\my_processor|my_alu|Selector31~12_combout  & (\my_processor|my_alu|Add1~34_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Add1~34_combout ),
	.datad(\my_processor|my_alu|Selector14~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector14~2 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector14~3 (
// Equation(s):
// \my_processor|my_alu|Selector14~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_regfile|data_readRegA[17]~659_combout  & ((\my_processor|data[17]~26_combout ) # (\my_processor|my_alu|Selector14~2_combout ))) # 
// (!\my_regfile|data_readRegA[17]~659_combout  & (\my_processor|data[17]~26_combout  & \my_processor|my_alu|Selector14~2_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector14~2_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_regfile|data_readRegA[17]~659_combout ),
	.datac(\my_processor|data[17]~26_combout ),
	.datad(\my_processor|my_alu|Selector14~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector14~3 .lut_mask = 16'hFD80;
defparam \my_processor|my_alu|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector14~4 (
// Equation(s):
// \my_processor|my_alu|Selector14~4_combout  = (\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Add0~34_combout ) # ((\my_processor|my_alu|Selector15~8_combout  & \my_processor|my_alu|Selector14~3_combout )))) # 
// (!\my_processor|my_alu|Selector31~18_combout  & (((\my_processor|my_alu|Selector15~8_combout  & \my_processor|my_alu|Selector14~3_combout ))))

	.dataa(\my_processor|my_alu|Selector31~18_combout ),
	.datab(\my_processor|my_alu|Add0~34_combout ),
	.datac(\my_processor|my_alu|Selector15~8_combout ),
	.datad(\my_processor|my_alu|Selector14~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector14~4 .lut_mask = 16'hF888;
defparam \my_processor|my_alu|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector14~5 (
// Equation(s):
// \my_processor|my_alu|Selector14~5_combout  = (\my_processor|my_alu|Selector15~1_combout ) # (\my_processor|my_alu|Selector14~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|Selector15~1_combout ),
	.datad(\my_processor|my_alu|Selector14~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector14~5 .lut_mask = 16'hFFF0;
defparam \my_processor|my_alu|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[17]~17 (
// Equation(s):
// \my_processor|data_writeReg[17]~17_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [17])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector14~5_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector14~5_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_processor|my_alu|Selector14~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~17 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N5
dffeas \my_regfile|register[19].df|dffe_array[17].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[19].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[19].df|dffe_array[17].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[19].df|dffe_array[17].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~378 (
// Equation(s):
// \my_regfile|data_readRegB[17]~378_combout  = (\my_regfile|register[19].df|dffe_array[17].df|q~q  & (((\my_regfile|register[20].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~378 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[17]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~377 (
// Equation(s):
// \my_regfile|data_readRegB[17]~377_combout  = (\my_regfile|register[18].df|dffe_array[17].df|q~q  & (((\my_regfile|register[17].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d3|and1~combout ))) # (!\my_regfile|register[18].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~377 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[17]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~379 (
// Equation(s):
// \my_regfile|data_readRegB[17]~379_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[17].df|q~q  & ((\my_regfile|register[22].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~379 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~380 (
// Equation(s):
// \my_regfile|data_readRegB[17]~380_combout  = (\my_regfile|d1|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[17].df|q~q  & ((\my_regfile|register[23].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # 
// (!\my_regfile|d1|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~380 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~381 (
// Equation(s):
// \my_regfile|data_readRegB[17]~381_combout  = (\my_regfile|data_readRegB[17]~378_combout  & (\my_regfile|data_readRegB[17]~377_combout  & (\my_regfile|data_readRegB[17]~379_combout  & \my_regfile|data_readRegB[17]~380_combout )))

	.dataa(\my_regfile|data_readRegB[17]~378_combout ),
	.datab(\my_regfile|data_readRegB[17]~377_combout ),
	.datac(\my_regfile|data_readRegB[17]~379_combout ),
	.datad(\my_regfile|data_readRegB[17]~380_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~381 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~383 (
// Equation(s):
// \my_regfile|data_readRegB[17]~383_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[17].df|q~q  & ((\my_regfile|register[28].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & (((\my_regfile|register[28].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d1|d4|and4~combout ),
	.datad(\my_regfile|register[28].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~383 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegB[17]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~384 (
// Equation(s):
// \my_regfile|data_readRegB[17]~384_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[17].df|q~q  & ((\my_regfile|register[31].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~384 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~385 (
// Equation(s):
// \my_regfile|data_readRegB[17]~385_combout  = (\my_regfile|data_readRegB[17]~384_combout  & (((\my_regfile|register[29].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[17]~384_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~385 .lut_mask = 16'hDF00;
defparam \my_regfile|data_readRegB[17]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~382 (
// Equation(s):
// \my_regfile|data_readRegB[17]~382_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[17].df|q~q  & ((\my_regfile|register[25].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~382 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~386 (
// Equation(s):
// \my_regfile|data_readRegB[17]~386_combout  = (\my_regfile|data_readRegB[17]~383_combout  & (\my_regfile|data_readRegB[17]~385_combout  & \my_regfile|data_readRegB[17]~382_combout ))

	.dataa(\my_regfile|data_readRegB[17]~383_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[17]~385_combout ),
	.datad(\my_regfile|data_readRegB[17]~382_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~386 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[17]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~372 (
// Equation(s):
// \my_regfile|data_readRegB[17]~372_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[17].df|q~q  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~372 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~375 (
// Equation(s):
// \my_regfile|data_readRegB[17]~375_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[17].df|q~q  & ((\my_regfile|register[15].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d2|and7~combout )))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|d1|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~375 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[17]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~374 (
// Equation(s):
// \my_regfile|data_readRegB[17]~374_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[17].df|q~q  & ((\my_regfile|register[14].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~374 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~373 (
// Equation(s):
// \my_regfile|data_readRegB[17]~373_combout  = (\my_regfile|register[12].df|dffe_array[17].df|q~q  & ((\my_regfile|register[11].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout )))) # (!\my_regfile|register[12].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|register[12].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|register[11].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|d1|d2|and3~combout ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~373 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[17]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~376 (
// Equation(s):
// \my_regfile|data_readRegB[17]~376_combout  = (\my_regfile|data_readRegB[17]~372_combout  & (\my_regfile|data_readRegB[17]~375_combout  & (\my_regfile|data_readRegB[17]~374_combout  & \my_regfile|data_readRegB[17]~373_combout )))

	.dataa(\my_regfile|data_readRegB[17]~372_combout ),
	.datab(\my_regfile|data_readRegB[17]~375_combout ),
	.datac(\my_regfile|data_readRegB[17]~374_combout ),
	.datad(\my_regfile|data_readRegB[17]~373_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~376 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~369 (
// Equation(s):
// \my_regfile|data_readRegB[17]~369_combout  = (\my_regfile|register[6].df|dffe_array[17].df|q~q  & (((\my_regfile|register[5].df|dffe_array[17].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[17].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[17].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~369 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[17]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~370 (
// Equation(s):
// \my_regfile|data_readRegB[17]~370_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[17].df|q~q  & ((\my_regfile|register[8].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~370 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~366 (
// Equation(s):
// \my_regfile|data_readRegB[17]~366_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[17].df|q~q  & ((\my_regfile|register[1].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[17].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[17].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~366 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[17]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~367 (
// Equation(s):
// \my_regfile|data_readRegB[17]~367_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(gnd),
	.datad(\my_regfile|register[3].df|dffe_array[17].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~367 .lut_mask = 16'h3311;
defparam \my_regfile|data_readRegB[17]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~368 (
// Equation(s):
// \my_regfile|data_readRegB[17]~368_combout  = (\my_regfile|data_readRegB[17]~366_combout  & (\my_regfile|data_readRegB[17]~367_combout  & ((\my_regfile|register[4].df|dffe_array[17].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[17].df|q~q ),
	.datac(\my_regfile|data_readRegB[17]~366_combout ),
	.datad(\my_regfile|data_readRegB[17]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~368 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[17]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~371 (
// Equation(s):
// \my_regfile|data_readRegB[17]~371_combout  = (\my_regfile|data_readRegB[17]~369_combout  & (\my_regfile|data_readRegB[17]~370_combout  & \my_regfile|data_readRegB[17]~368_combout ))

	.dataa(\my_regfile|data_readRegB[17]~369_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[17]~370_combout ),
	.datad(\my_regfile|data_readRegB[17]~368_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~371 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[17]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~387 (
// Equation(s):
// \my_regfile|data_readRegB[17]~387_combout  = (\my_regfile|data_readRegB[17]~381_combout  & (\my_regfile|data_readRegB[17]~386_combout  & (\my_regfile|data_readRegB[17]~376_combout  & \my_regfile|data_readRegB[17]~371_combout )))

	.dataa(\my_regfile|data_readRegB[17]~381_combout ),
	.datab(\my_regfile|data_readRegB[17]~386_combout ),
	.datac(\my_regfile|data_readRegB[17]~376_combout ),
	.datad(\my_regfile|data_readRegB[17]~371_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~387 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N26
cycloneive_lcell_comb \my_processor|data[17]~26 (
// Equation(s):
// \my_processor|data[17]~26_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[17]~387_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[17]~387_combout ),
	.cin(gnd),
	.combout(\my_processor|data[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[17]~26 .lut_mask = 16'hAFA3;
defparam \my_processor|data[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N4
cycloneive_lcell_comb \my_processor|my_alu|Add0~36 (
// Equation(s):
// \my_processor|my_alu|Add0~36_combout  = ((\my_regfile|data_readRegA[18]~681_combout  $ (\my_processor|data[18]~27_combout  $ (!\my_processor|my_alu|Add0~35 )))) # (GND)
// \my_processor|my_alu|Add0~37  = CARRY((\my_regfile|data_readRegA[18]~681_combout  & ((\my_processor|data[18]~27_combout ) # (!\my_processor|my_alu|Add0~35 ))) # (!\my_regfile|data_readRegA[18]~681_combout  & (\my_processor|data[18]~27_combout  & 
// !\my_processor|my_alu|Add0~35 )))

	.dataa(\my_regfile|data_readRegA[18]~681_combout ),
	.datab(\my_processor|data[18]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~35 ),
	.combout(\my_processor|my_alu|Add0~36_combout ),
	.cout(\my_processor|my_alu|Add0~37 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector12~0 (
// Equation(s):
// \my_processor|my_alu|Selector12~0_combout  = (\my_processor|my_alu|Selector31~18_combout  & \my_processor|my_alu|Add0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|my_alu|Selector31~18_combout ),
	.datad(\my_processor|my_alu|Add0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector12~0 .lut_mask = 16'hF000;
defparam \my_processor|my_alu|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~69 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~68_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~67_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~69 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~66 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_regfile|data_readRegA[31]~461_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~65_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~65_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~66 .lut_mask = 16'hC840;
defparam \my_processor|my_alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~70 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~70_combout  = (\my_processor|my_alu|ShiftRight0~66_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftRight0~69_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~69_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~70 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~9 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~9_combout  = (!\my_processor|my_alu|Selector28~1_combout  & ((\my_processor|my_alu|ShiftLeft0~8_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|my_alu|Selector28~1_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~3_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~9 .lut_mask = 16'h3320;
defparam \my_processor|my_alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector12~1 (
// Equation(s):
// \my_processor|my_alu|Selector12~1_combout  = (\my_processor|my_alu|Selector15~3_combout  & (\my_processor|my_alu|Selector15~2_combout )) # (!\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|Selector15~2_combout  & 
// (\my_processor|my_alu|ShiftLeft0~9_combout )) # (!\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|ShiftLeft0~71_combout )))))

	.dataa(\my_processor|my_alu|Selector15~3_combout ),
	.datab(\my_processor|my_alu|Selector15~2_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector12~1 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector12~2 (
// Equation(s):
// \my_processor|my_alu|Selector12~2_combout  = (\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|Selector12~1_combout  & ((\my_processor|my_alu|ShiftRight0~70_combout ))) # (!\my_processor|my_alu|Selector12~1_combout  & 
// (\my_processor|my_alu|ShiftLeft0~40_combout )))) # (!\my_processor|my_alu|Selector15~3_combout  & (((\my_processor|my_alu|Selector12~1_combout ))))

	.dataa(\my_processor|my_alu|Selector15~3_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~40_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~70_combout ),
	.datad(\my_processor|my_alu|Selector12~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector12~2 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector12~3 (
// Equation(s):
// \my_processor|my_alu|Selector12~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector31~12_combout )) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector31~12_combout  & 
// (\my_processor|my_alu|Selector12~2_combout )) # (!\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|my_alu|Add1~38_combout )))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Selector12~2_combout ),
	.datad(\my_processor|my_alu|Add1~38_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector12~3 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector12~4 (
// Equation(s):
// \my_processor|my_alu|Selector12~4_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_regfile|data_readRegA[19]~637_combout  & ((\my_processor|data[19]~28_combout ) # (\my_processor|my_alu|Selector12~3_combout ))) # 
// (!\my_regfile|data_readRegA[19]~637_combout  & (\my_processor|data[19]~28_combout  & \my_processor|my_alu|Selector12~3_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector12~3_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_regfile|data_readRegA[19]~637_combout ),
	.datac(\my_processor|data[19]~28_combout ),
	.datad(\my_processor|my_alu|Selector12~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector12~4 .lut_mask = 16'hFD80;
defparam \my_processor|my_alu|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector12~5 (
// Equation(s):
// \my_processor|my_alu|Selector12~5_combout  = (\my_processor|my_alu|Selector15~1_combout ) # ((\my_processor|my_alu|Selector12~0_combout ) # ((\my_processor|my_alu|Selector15~8_combout  & \my_processor|my_alu|Selector12~4_combout )))

	.dataa(\my_processor|my_alu|Selector15~8_combout ),
	.datab(\my_processor|my_alu|Selector15~1_combout ),
	.datac(\my_processor|my_alu|Selector12~0_combout ),
	.datad(\my_processor|my_alu|Selector12~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector12~5 .lut_mask = 16'hFEFC;
defparam \my_processor|my_alu|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N14
cycloneive_lcell_comb \my_processor|data_writeReg[19]~19 (
// Equation(s):
// \my_processor|data_writeReg[19]~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [19])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector12~5_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector12~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_processor|my_alu|Selector12~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~19 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N27
dffeas \my_regfile|register[5].df|dffe_array[19].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[19].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[19].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~412 (
// Equation(s):
// \my_regfile|data_readRegB[19]~412_combout  = (\my_processor|ctrl_readRegB[1]~1_combout ) # (((\my_regfile|register[5].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|register[5].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~412 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegB[19]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~413 (
// Equation(s):
// \my_regfile|data_readRegB[19]~413_combout  = (\my_regfile|d1|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[19].df|q~q  & ((\my_regfile|register[8].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # 
// (!\my_regfile|d1|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d2|and0~combout )))

	.dataa(\my_regfile|d1|d1|and7~combout ),
	.datab(\my_regfile|d1|d2|and0~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~413 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[19]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~414 (
// Equation(s):
// \my_regfile|data_readRegB[19]~414_combout  = (\my_regfile|data_readRegB[19]~412_combout  & (\my_regfile|data_readRegB[19]~413_combout  & ((\my_regfile|register[6].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|data_readRegB[19]~412_combout ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|data_readRegB[19]~413_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~414 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[19]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~409 (
// Equation(s):
// \my_regfile|data_readRegB[19]~409_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[19].df|q~q  & ((\my_regfile|register[1].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~409 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[19]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~410 (
// Equation(s):
// \my_regfile|data_readRegB[19]~410_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[19].df|q~q ),
	.datac(gnd),
	.datad(\my_regfile|d1|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~410 .lut_mask = 16'h4455;
defparam \my_regfile|data_readRegB[19]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~411 (
// Equation(s):
// \my_regfile|data_readRegB[19]~411_combout  = (\my_regfile|data_readRegB[19]~409_combout  & (\my_regfile|data_readRegB[19]~410_combout  & ((\my_regfile|register[4].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|data_readRegB[19]~409_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|data_readRegB[19]~410_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~411 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[19]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~425 (
// Equation(s):
// \my_regfile|data_readRegB[19]~425_combout  = (\my_regfile|register[26].df|dffe_array[19].df|q~q  & ((\my_regfile|register[25].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout )))) # (!\my_regfile|register[26].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[25].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d1|d4|and2~combout ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~425 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[19]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~426 (
// Equation(s):
// \my_regfile|data_readRegB[19]~426_combout  = (\my_regfile|register[27].df|dffe_array[19].df|q~q  & ((\my_regfile|register[28].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[28].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d1|d4|and4~combout ),
	.datad(\my_regfile|d1|d4|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~426 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[19]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~427 (
// Equation(s):
// \my_regfile|data_readRegB[19]~427_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[19].df|q~q  & ((\my_regfile|register[31].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~427 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[19]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~428 (
// Equation(s):
// \my_regfile|data_readRegB[19]~428_combout  = (\my_regfile|data_readRegB[19]~427_combout  & ((\my_regfile|register[29].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~6_combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[19]~427_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~428 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[19]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~421 (
// Equation(s):
// \my_regfile|data_readRegB[19]~421_combout  = (\my_regfile|register[19].df|dffe_array[19].df|q~q  & (((\my_regfile|register[20].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d3|and4~combout ))) # (!\my_regfile|register[19].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d3|and3~combout  & ((\my_regfile|register[20].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and4~combout ))))

	.dataa(\my_regfile|register[19].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~421 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[19]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~422 (
// Equation(s):
// \my_regfile|data_readRegB[19]~422_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[19].df|q~q  & ((\my_regfile|register[22].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d3|and6~combout ))))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~422 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[19]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~423 (
// Equation(s):
// \my_regfile|data_readRegB[19]~423_combout  = (\my_regfile|register[23].df|dffe_array[19].df|q~q  & ((\my_regfile|register[24].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout )))) # (!\my_regfile|register[23].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|register[23].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[24].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d1|d4|and0~combout ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~423 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[19]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~420 (
// Equation(s):
// \my_regfile|data_readRegB[19]~420_combout  = (\my_regfile|register[18].df|dffe_array[19].df|q~q  & (((\my_regfile|register[17].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d3|and1~combout ))) # (!\my_regfile|register[18].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d3|and2~combout  & ((\my_regfile|register[17].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|register[18].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~420 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[19]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~424 (
// Equation(s):
// \my_regfile|data_readRegB[19]~424_combout  = (\my_regfile|data_readRegB[19]~421_combout  & (\my_regfile|data_readRegB[19]~422_combout  & (\my_regfile|data_readRegB[19]~423_combout  & \my_regfile|data_readRegB[19]~420_combout )))

	.dataa(\my_regfile|data_readRegB[19]~421_combout ),
	.datab(\my_regfile|data_readRegB[19]~422_combout ),
	.datac(\my_regfile|data_readRegB[19]~423_combout ),
	.datad(\my_regfile|data_readRegB[19]~420_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~424 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~429 (
// Equation(s):
// \my_regfile|data_readRegB[19]~429_combout  = (\my_regfile|data_readRegB[19]~425_combout  & (\my_regfile|data_readRegB[19]~426_combout  & (\my_regfile|data_readRegB[19]~428_combout  & \my_regfile|data_readRegB[19]~424_combout )))

	.dataa(\my_regfile|data_readRegB[19]~425_combout ),
	.datab(\my_regfile|data_readRegB[19]~426_combout ),
	.datac(\my_regfile|data_readRegB[19]~428_combout ),
	.datad(\my_regfile|data_readRegB[19]~424_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~429 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~418 (
// Equation(s):
// \my_regfile|data_readRegB[19]~418_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[19].df|q~q  & ((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~418 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[19]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~415 (
// Equation(s):
// \my_regfile|data_readRegB[19]~415_combout  = (\my_regfile|register[9].df|dffe_array[19].df|q~q  & ((\my_regfile|register[10].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[19].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[19].df|q~q ),
	.datab(\my_regfile|register[10].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|d1|d2|and1~combout ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~415 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[19]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~417 (
// Equation(s):
// \my_regfile|data_readRegB[19]~417_combout  = (\my_regfile|d1|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[19].df|q~q  & ((\my_regfile|register[13].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and5~combout )))) # 
// (!\my_regfile|d1|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[19].df|q~q )) # (!\my_regfile|d1|d2|and5~combout )))

	.dataa(\my_regfile|d1|d2|and6~combout ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[19].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~417 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[19]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~416 (
// Equation(s):
// \my_regfile|data_readRegB[19]~416_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[19].df|q~q  & ((\my_regfile|register[11].df|dffe_array[19].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[19].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[19].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[19].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~416 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[19]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~419 (
// Equation(s):
// \my_regfile|data_readRegB[19]~419_combout  = (\my_regfile|data_readRegB[19]~418_combout  & (\my_regfile|data_readRegB[19]~415_combout  & (\my_regfile|data_readRegB[19]~417_combout  & \my_regfile|data_readRegB[19]~416_combout )))

	.dataa(\my_regfile|data_readRegB[19]~418_combout ),
	.datab(\my_regfile|data_readRegB[19]~415_combout ),
	.datac(\my_regfile|data_readRegB[19]~417_combout ),
	.datad(\my_regfile|data_readRegB[19]~416_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~419 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~430 (
// Equation(s):
// \my_regfile|data_readRegB[19]~430_combout  = (\my_regfile|data_readRegB[19]~414_combout  & (\my_regfile|data_readRegB[19]~411_combout  & (\my_regfile|data_readRegB[19]~429_combout  & \my_regfile|data_readRegB[19]~419_combout )))

	.dataa(\my_regfile|data_readRegB[19]~414_combout ),
	.datab(\my_regfile|data_readRegB[19]~411_combout ),
	.datac(\my_regfile|data_readRegB[19]~429_combout ),
	.datad(\my_regfile|data_readRegB[19]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~430 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N10
cycloneive_lcell_comb \my_processor|data[19]~28 (
// Equation(s):
// \my_processor|data[19]~28_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[19]~430_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[19]~430_combout ),
	.cin(gnd),
	.combout(\my_processor|data[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[19]~28 .lut_mask = 16'hAFA3;
defparam \my_processor|data[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector13~0 (
// Equation(s):
// \my_processor|my_alu|Selector13~0_combout  = (\my_processor|my_alu|Add0~36_combout  & ((\my_processor|my_alu|Selector31~16_combout ) # (\my_processor|alu_opcode[0]~10_combout )))

	.dataa(\my_processor|my_alu|Selector31~16_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_opcode[0]~10_combout ),
	.datad(\my_processor|my_alu|Add0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector13~0 .lut_mask = 16'hFA00;
defparam \my_processor|my_alu|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector13~3 (
// Equation(s):
// \my_processor|my_alu|Selector13~3_combout  = (\my_regfile|data_readRegA[18]~681_combout  & ((\my_processor|my_alu|Selector31~12_combout ) # ((\my_processor|my_alu|Selector31~11_combout  & \my_processor|data[18]~27_combout )))) # 
// (!\my_regfile|data_readRegA[18]~681_combout  & (\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|data[18]~27_combout ) # (!\my_processor|my_alu|Selector31~11_combout ))))

	.dataa(\my_regfile|data_readRegA[18]~681_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_processor|data[18]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector13~3 .lut_mask = 16'hEC8C;
defparam \my_processor|my_alu|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~96 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~96_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|my_alu|ShiftLeft0~7_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~96 .lut_mask = 16'h0500;
defparam \my_processor|my_alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~53 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~38_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~38_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~53 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~54 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~51_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|my_alu|ShiftRight0~53_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~53_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~54 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~55 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~54_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~49_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~55 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector13~1 (
// Equation(s):
// \my_processor|my_alu|Selector13~1_combout  = (\my_processor|my_alu|Selector15~2_combout  & (((\my_processor|my_alu|Selector15~3_combout )))) # (!\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|Selector15~3_combout  & 
// (\my_processor|my_alu|ShiftLeft0~36_combout )) # (!\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|ShiftLeft0~68_combout )))))

	.dataa(\my_processor|my_alu|Selector15~2_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~36_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~68_combout ),
	.datad(\my_processor|my_alu|Selector15~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector13~1 .lut_mask = 16'hEE50;
defparam \my_processor|my_alu|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector13~2 (
// Equation(s):
// \my_processor|my_alu|Selector13~2_combout  = (\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|Selector13~1_combout  & ((\my_processor|my_alu|ShiftRight0~55_combout ))) # (!\my_processor|my_alu|Selector13~1_combout  & 
// (\my_processor|my_alu|ShiftLeft0~96_combout )))) # (!\my_processor|my_alu|Selector15~2_combout  & (((\my_processor|my_alu|Selector13~1_combout ))))

	.dataa(\my_processor|my_alu|Selector15~2_combout ),
	.datab(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~55_combout ),
	.datad(\my_processor|my_alu|Selector13~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector13~2 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector13~4 (
// Equation(s):
// \my_processor|my_alu|Selector13~4_combout  = (\my_processor|my_alu|Selector13~3_combout  & ((\my_processor|my_alu|Selector31~11_combout ) # ((\my_processor|my_alu|Selector13~2_combout )))) # (!\my_processor|my_alu|Selector13~3_combout  & 
// (!\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Add1~36_combout )))

	.dataa(\my_processor|my_alu|Selector13~3_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|my_alu|Add1~36_combout ),
	.datad(\my_processor|my_alu|Selector13~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector13~4 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector13~5 (
// Equation(s):
// \my_processor|my_alu|Selector13~5_combout  = (\my_processor|my_alu|Selector13~0_combout ) # ((\my_processor|my_alu|Selector15~1_combout ) # ((\my_processor|my_alu|Selector15~8_combout  & \my_processor|my_alu|Selector13~4_combout )))

	.dataa(\my_processor|my_alu|Selector15~8_combout ),
	.datab(\my_processor|my_alu|Selector13~0_combout ),
	.datac(\my_processor|my_alu|Selector15~1_combout ),
	.datad(\my_processor|my_alu|Selector13~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector13~5 .lut_mask = 16'hFEFC;
defparam \my_processor|my_alu|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N30
cycloneive_lcell_comb \my_processor|data_writeReg[18]~18 (
// Equation(s):
// \my_processor|data_writeReg[18]~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [18])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector13~5_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector13~5_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|cmp2|ad4~0_combout ),
	.datad(\my_processor|my_alu|Selector13~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~18 .lut_mask = 16'hBF80;
defparam \my_processor|data_writeReg[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N31
dffeas \my_regfile|register[15].df|dffe_array[18].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[15].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[15].df|dffe_array[18].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[15].df|dffe_array[18].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~669 (
// Equation(s):
// \my_regfile|data_readRegA[18]~669_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[18].df|q~q  & ((\my_regfile|register[15].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~669 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[18]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~668 (
// Equation(s):
// \my_regfile|data_readRegA[18]~668_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[18].df|q~q  & ((\my_regfile|register[14].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d2|and6~combout ))))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~668 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[18]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~667 (
// Equation(s):
// \my_regfile|data_readRegA[18]~667_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[18].df|q~q  & ((\my_regfile|register[11].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and3~combout ))))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|register[12].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[11].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~667 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~666 (
// Equation(s):
// \my_regfile|data_readRegA[18]~666_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[18].df|q~q  & ((\my_regfile|register[10].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~666 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[18]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~670 (
// Equation(s):
// \my_regfile|data_readRegA[18]~670_combout  = (\my_regfile|data_readRegA[18]~669_combout  & (\my_regfile|data_readRegA[18]~668_combout  & (\my_regfile|data_readRegA[18]~667_combout  & \my_regfile|data_readRegA[18]~666_combout )))

	.dataa(\my_regfile|data_readRegA[18]~669_combout ),
	.datab(\my_regfile|data_readRegA[18]~668_combout ),
	.datac(\my_regfile|data_readRegA[18]~667_combout ),
	.datad(\my_regfile|data_readRegA[18]~666_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~670 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~663 (
// Equation(s):
// \my_regfile|data_readRegA[18]~663_combout  = (\my_regfile|register[6].df|dffe_array[18].df|q~q  & (((\my_regfile|register[5].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~663 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[18]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~664 (
// Equation(s):
// \my_regfile|data_readRegA[18]~664_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[18].df|q~q  & ((\my_regfile|register[7].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~664 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~660 (
// Equation(s):
// \my_regfile|data_readRegA[18]~660_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[18].df|q~q  & ((\my_regfile|register[2].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~660 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[18]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~661 (
// Equation(s):
// \my_regfile|data_readRegA[18]~661_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~661 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[18]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~662 (
// Equation(s):
// \my_regfile|data_readRegA[18]~662_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[18]~661_combout  & ((\my_regfile|register[3].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|data_readRegA[18]~661_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~662 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[18]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~665 (
// Equation(s):
// \my_regfile|data_readRegA[18]~665_combout  = (\my_regfile|data_readRegA[18]~663_combout  & (\my_regfile|data_readRegA[18]~664_combout  & (\my_regfile|data_readRegA[18]~660_combout  & \my_regfile|data_readRegA[18]~662_combout )))

	.dataa(\my_regfile|data_readRegA[18]~663_combout ),
	.datab(\my_regfile|data_readRegA[18]~664_combout ),
	.datac(\my_regfile|data_readRegA[18]~660_combout ),
	.datad(\my_regfile|data_readRegA[18]~662_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~665 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~679 (
// Equation(s):
// \my_regfile|data_readRegA[18]~679_combout  = (\my_regfile|register[30].df|dffe_array[18].df|q~q  & ((\my_regfile|register[31].df|dffe_array[18].df|q~q ) # ((!\my_regfile|d0|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|register[31].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~679 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[18]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~677 (
// Equation(s):
// \my_regfile|data_readRegA[18]~677_combout  = (((\my_regfile|register[28].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[28].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~677 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[18]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~676 (
// Equation(s):
// \my_regfile|data_readRegA[18]~676_combout  = (\my_regfile|register[25].df|dffe_array[18].df|q~q  & (((\my_regfile|register[26].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~676 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[18]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~678 (
// Equation(s):
// \my_regfile|data_readRegA[18]~678_combout  = (\my_regfile|data_readRegA[18]~677_combout  & (\my_regfile|data_readRegA[18]~676_combout  & ((\my_regfile|register[27].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|data_readRegA[18]~677_combout ),
	.datad(\my_regfile|data_readRegA[18]~676_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~678 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[18]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~680 (
// Equation(s):
// \my_regfile|data_readRegA[18]~680_combout  = (\my_regfile|data_readRegA[18]~679_combout  & (\my_regfile|data_readRegA[18]~678_combout  & ((\my_regfile|register[29].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[18].df|q~q ),
	.datac(\my_regfile|data_readRegA[18]~679_combout ),
	.datad(\my_regfile|data_readRegA[18]~678_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~680 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[18]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~671 (
// Equation(s):
// \my_regfile|data_readRegA[18]~671_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[18].df|q~q  & ((\my_regfile|register[17].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~671 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[18]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~672 (
// Equation(s):
// \my_regfile|data_readRegA[18]~672_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[18].df|q~q  & ((\my_regfile|register[19].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~672 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[18]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~673 (
// Equation(s):
// \my_regfile|data_readRegA[18]~673_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[18].df|q~q  & ((\my_regfile|register[21].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[18].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[18].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~673 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[18]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~674 (
// Equation(s):
// \my_regfile|data_readRegA[18]~674_combout  = (\my_regfile|register[24].df|dffe_array[18].df|q~q  & (((\my_regfile|register[23].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[18].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[18].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[18].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[18].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~674 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[18]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~675 (
// Equation(s):
// \my_regfile|data_readRegA[18]~675_combout  = (\my_regfile|data_readRegA[18]~671_combout  & (\my_regfile|data_readRegA[18]~672_combout  & (\my_regfile|data_readRegA[18]~673_combout  & \my_regfile|data_readRegA[18]~674_combout )))

	.dataa(\my_regfile|data_readRegA[18]~671_combout ),
	.datab(\my_regfile|data_readRegA[18]~672_combout ),
	.datac(\my_regfile|data_readRegA[18]~673_combout ),
	.datad(\my_regfile|data_readRegA[18]~674_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~675 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~681 (
// Equation(s):
// \my_regfile|data_readRegA[18]~681_combout  = (\my_regfile|data_readRegA[18]~670_combout  & (\my_regfile|data_readRegA[18]~665_combout  & (\my_regfile|data_readRegA[18]~680_combout  & \my_regfile|data_readRegA[18]~675_combout )))

	.dataa(\my_regfile|data_readRegA[18]~670_combout ),
	.datab(\my_regfile|data_readRegA[18]~665_combout ),
	.datac(\my_regfile|data_readRegA[18]~680_combout ),
	.datad(\my_regfile|data_readRegA[18]~675_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~681 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~66 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[16]~703_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[18]~681_combout ))

	.dataa(\my_regfile|data_readRegA[18]~681_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[16]~703_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~66 .lut_mask = 16'hEE22;
defparam \my_processor|my_alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~67 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftLeft0~63_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftLeft0~66_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftLeft0~66_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~63_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~67 .lut_mask = 16'hF0CC;
defparam \my_processor|my_alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~80 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~79_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~67_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~80 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector1~6 (
// Equation(s):
// \my_processor|my_alu|Selector1~6_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[29]~483_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[30]~505_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~505_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[29]~483_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~6 .lut_mask = 16'h00E2;
defparam \my_processor|my_alu|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector1~7 (
// Equation(s):
// \my_processor|my_alu|Selector1~7_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector1~6_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftLeft0~94_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|my_alu|ShiftLeft0~94_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|Selector1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~7 .lut_mask = 16'h0F08;
defparam \my_processor|my_alu|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector1~8 (
// Equation(s):
// \my_processor|my_alu|Selector1~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|Selector1~7_combout ) # ((\my_processor|my_alu|ShiftLeft0~90_combout  & \my_imem|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\my_processor|my_alu|ShiftLeft0~90_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|my_alu|Selector1~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~8 .lut_mask = 16'h0F08;
defparam \my_processor|my_alu|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector1~9 (
// Equation(s):
// \my_processor|my_alu|Selector1~9_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|Selector1~8_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~80_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftLeft0~80_combout ),
	.datad(\my_processor|my_alu|Selector1~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~9 .lut_mask = 16'h5540;
defparam \my_processor|my_alu|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~50 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftLeft0~7_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~20_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftLeft0~20_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~50 .lut_mask = 16'hEE44;
defparam \my_processor|my_alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~54 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftLeft0~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|my_alu|ShiftLeft0~53_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftLeft0~50_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~54 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector1~10 (
// Equation(s):
// \my_processor|my_alu|Selector1~10_combout  = (!\my_processor|alu_opcode[0]~11_combout  & ((\my_processor|my_alu|Selector1~9_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|ShiftLeft0~54_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[0]~11_combout ),
	.datac(\my_processor|my_alu|Selector1~9_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~10 .lut_mask = 16'h3230;
defparam \my_processor|my_alu|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector1~11 (
// Equation(s):
// \my_processor|my_alu|Selector1~11_combout  = (\my_processor|my_alu|Selector0~20_combout  & (!\my_processor|alu_opcode[1]~12_combout  & ((\my_processor|my_alu|Selector1~5_combout ) # (\my_processor|my_alu|Selector1~10_combout ))))

	.dataa(\my_processor|my_alu|Selector0~20_combout ),
	.datab(\my_processor|alu_opcode[1]~12_combout ),
	.datac(\my_processor|my_alu|Selector1~5_combout ),
	.datad(\my_processor|my_alu|Selector1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~11 .lut_mask = 16'h2220;
defparam \my_processor|my_alu|Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector1~16 (
// Equation(s):
// \my_processor|my_alu|Selector1~16_combout  = (!\my_processor|my_alu|Selector31~15_combout  & (\my_processor|cmp2|ad4~0_combout  $ (((!\my_processor|c3|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [30])))))

	.dataa(\my_processor|my_alu|Selector31~15_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|c3|ad4~0_combout ),
	.datad(\my_processor|cmp2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~16 .lut_mask = 16'h4015;
defparam \my_processor|my_alu|Selector1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N6
cycloneive_lcell_comb \my_processor|alu_opcode[2]~13 (
// Equation(s):
// \my_processor|alu_opcode[2]~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|cmp2|ad4~0_combout  $ (((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|c3|ad4~0_combout )))))

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|cmp2|ad4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[2]~13 .lut_mask = 16'h840C;
defparam \my_processor|alu_opcode[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N28
cycloneive_lcell_comb \my_processor|my_alu|Add0~60 (
// Equation(s):
// \my_processor|my_alu|Add0~60_combout  = ((\my_processor|data[30]~39_combout  $ (\my_regfile|data_readRegA[30]~505_combout  $ (!\my_processor|my_alu|Add0~59 )))) # (GND)
// \my_processor|my_alu|Add0~61  = CARRY((\my_processor|data[30]~39_combout  & ((\my_regfile|data_readRegA[30]~505_combout ) # (!\my_processor|my_alu|Add0~59 ))) # (!\my_processor|data[30]~39_combout  & (\my_regfile|data_readRegA[30]~505_combout  & 
// !\my_processor|my_alu|Add0~59 )))

	.dataa(\my_processor|data[30]~39_combout ),
	.datab(\my_regfile|data_readRegA[30]~505_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add0~59 ),
	.combout(\my_processor|my_alu|Add0~60_combout ),
	.cout(\my_processor|my_alu|Add0~61 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|my_alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector1~12 (
// Equation(s):
// \my_processor|my_alu|Selector1~12_combout  = (\my_processor|my_alu|Add0~60_combout  & ((\my_processor|my_alu|Selector1~16_combout ) # ((\my_processor|alu_opcode[1]~12_combout  & \my_processor|alu_opcode[2]~13_combout ))))

	.dataa(\my_processor|my_alu|Selector1~16_combout ),
	.datab(\my_processor|alu_opcode[1]~12_combout ),
	.datac(\my_processor|alu_opcode[2]~13_combout ),
	.datad(\my_processor|my_alu|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~12 .lut_mask = 16'hEA00;
defparam \my_processor|my_alu|Selector1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector1~13 (
// Equation(s):
// \my_processor|my_alu|Selector1~13_combout  = (\my_processor|data[30]~39_combout  & ((\my_processor|alu_opcode[0]~11_combout ) # ((\my_processor|alu_opcode[1]~12_combout  & \my_regfile|data_readRegA[30]~505_combout )))) # 
// (!\my_processor|data[30]~39_combout  & (\my_processor|alu_opcode[0]~11_combout  & ((\my_regfile|data_readRegA[30]~505_combout ) # (!\my_processor|alu_opcode[1]~12_combout ))))

	.dataa(\my_processor|data[30]~39_combout ),
	.datab(\my_processor|alu_opcode[1]~12_combout ),
	.datac(\my_processor|alu_opcode[0]~11_combout ),
	.datad(\my_regfile|data_readRegA[30]~505_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~13 .lut_mask = 16'hF8B0;
defparam \my_processor|my_alu|Selector1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N28
cycloneive_lcell_comb \my_processor|my_alu|Add1~60 (
// Equation(s):
// \my_processor|my_alu|Add1~60_combout  = ((\my_regfile|data_readRegA[30]~505_combout  $ (\my_processor|data[30]~39_combout  $ (\my_processor|my_alu|Add1~59 )))) # (GND)
// \my_processor|my_alu|Add1~61  = CARRY((\my_regfile|data_readRegA[30]~505_combout  & ((!\my_processor|my_alu|Add1~59 ) # (!\my_processor|data[30]~39_combout ))) # (!\my_regfile|data_readRegA[30]~505_combout  & (!\my_processor|data[30]~39_combout  & 
// !\my_processor|my_alu|Add1~59 )))

	.dataa(\my_regfile|data_readRegA[30]~505_combout ),
	.datab(\my_processor|data[30]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|my_alu|Add1~59 ),
	.combout(\my_processor|my_alu|Add1~60_combout ),
	.cout(\my_processor|my_alu|Add1~61 ));
// synopsys translate_off
defparam \my_processor|my_alu|Add1~60 .lut_mask = 16'h962B;
defparam \my_processor|my_alu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector1~14 (
// Equation(s):
// \my_processor|my_alu|Selector1~14_combout  = (\my_processor|my_alu|Selector1~13_combout  & ((\my_processor|alu_opcode[1]~12_combout ) # ((\my_processor|my_alu|Add1~60_combout )))) # (!\my_processor|my_alu|Selector1~13_combout  & 
// (!\my_processor|alu_opcode[1]~12_combout  & ((\my_processor|my_alu|Add0~60_combout ))))

	.dataa(\my_processor|my_alu|Selector1~13_combout ),
	.datab(\my_processor|alu_opcode[1]~12_combout ),
	.datac(\my_processor|my_alu|Add1~60_combout ),
	.datad(\my_processor|my_alu|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~14 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector1~15 (
// Equation(s):
// \my_processor|my_alu|Selector1~15_combout  = (\my_processor|my_alu|Selector1~11_combout ) # ((\my_processor|my_alu|Selector1~12_combout ) # ((\my_processor|my_alu|Selector0~21_combout  & \my_processor|my_alu|Selector1~14_combout )))

	.dataa(\my_processor|my_alu|Selector0~21_combout ),
	.datab(\my_processor|my_alu|Selector1~11_combout ),
	.datac(\my_processor|my_alu|Selector1~12_combout ),
	.datad(\my_processor|my_alu|Selector1~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector1~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector1~15 .lut_mask = 16'hFEFC;
defparam \my_processor|my_alu|Selector1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N30
cycloneive_lcell_comb \my_processor|data_writeReg[30]~30 (
// Equation(s):
// \my_processor|data_writeReg[30]~30_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [30])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector1~15_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector1~15_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector1~15_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~30 .lut_mask = 16'hBF80;
defparam \my_processor|data_writeReg[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N5
dffeas \my_regfile|register[2].df|dffe_array[30].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[30].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[30].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~663 (
// Equation(s):
// \my_regfile|data_readRegB[30]~663_combout  = (\my_regfile|d1|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[30].df|q~q  & ((\my_regfile|register[2].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and2~combout )))) # 
// (!\my_regfile|d1|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d1|and2~combout ))))

	.dataa(\my_regfile|d1|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~663 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~666 (
// Equation(s):
// \my_regfile|data_readRegB[30]~666_combout  = (\my_regfile|d1|d1|and3~combout  & (((!\my_regfile|register[4].df|dffe_array[30].df|q~q  & \my_regfile|d1|d1|and4~combout )) # (!\my_regfile|register[3].df|dffe_array[30].df|q~q ))) # 
// (!\my_regfile|d1|d1|and3~combout  & (((!\my_regfile|register[4].df|dffe_array[30].df|q~q  & \my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[4].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~666 .lut_mask = 16'h2F22;
defparam \my_regfile|data_readRegB[30]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~664 (
// Equation(s):
// \my_regfile|data_readRegB[30]~664_combout  = (\my_regfile|register[6].df|dffe_array[30].df|q~q  & (((\my_regfile|register[5].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~664 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[30]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~665 (
// Equation(s):
// \my_regfile|data_readRegB[30]~665_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[30].df|q~q  & ((\my_regfile|register[7].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[7].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[8].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~665 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~667 (
// Equation(s):
// \my_regfile|data_readRegB[30]~667_combout  = (\my_regfile|data_readRegB[30]~663_combout  & (!\my_regfile|data_readRegB[30]~666_combout  & (\my_regfile|data_readRegB[30]~664_combout  & \my_regfile|data_readRegB[30]~665_combout )))

	.dataa(\my_regfile|data_readRegB[30]~663_combout ),
	.datab(\my_regfile|data_readRegB[30]~666_combout ),
	.datac(\my_regfile|data_readRegB[30]~664_combout ),
	.datad(\my_regfile|data_readRegB[30]~665_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~667 .lut_mask = 16'h2000;
defparam \my_regfile|data_readRegB[30]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~659 (
// Equation(s):
// \my_regfile|data_readRegB[30]~659_combout  = (\my_regfile|register[27].df|dffe_array[30].df|q~q  & (((\my_regfile|register[28].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # (!\my_regfile|register[27].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d4|and3~combout ),
	.datac(\my_regfile|register[28].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~659 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[30]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~660 (
// Equation(s):
// \my_regfile|data_readRegB[30]~660_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[30].df|q~q  & ((\my_regfile|register[31].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~660 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~661 (
// Equation(s):
// \my_regfile|data_readRegB[30]~661_combout  = (\my_regfile|data_readRegB[30]~660_combout  & (((\my_regfile|register[29].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )))

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|data_readRegB[30]~660_combout ),
	.datad(\my_regfile|d1|d2|and5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~661 .lut_mask = 16'hD0F0;
defparam \my_regfile|data_readRegB[30]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~658 (
// Equation(s):
// \my_regfile|data_readRegB[30]~658_combout  = (\my_regfile|register[26].df|dffe_array[30].df|q~q  & (((\my_regfile|register[25].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d4|and1~combout ))) # (!\my_regfile|register[26].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|register[26].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|d1|d4|and2~combout ),
	.datad(\my_regfile|register[25].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~658 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[30]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~653 (
// Equation(s):
// \my_regfile|data_readRegB[30]~653_combout  = (\my_regfile|d1|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[30].df|q~q  & ((\my_regfile|register[18].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # 
// (!\my_regfile|d1|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d3|and2~combout )))

	.dataa(\my_regfile|d1|d3|and1~combout ),
	.datab(\my_regfile|d1|d3|and2~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~653 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[30]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~655 (
// Equation(s):
// \my_regfile|data_readRegB[30]~655_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[30].df|q~q  & ((\my_regfile|register[22].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~655 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[30]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~654 (
// Equation(s):
// \my_regfile|data_readRegB[30]~654_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[30].df|q~q  & ((\my_regfile|register[20].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~654 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[30]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~656 (
// Equation(s):
// \my_regfile|data_readRegB[30]~656_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[30].df|q~q  & ((\my_regfile|register[24].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[23].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[24].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~656 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[30]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~657 (
// Equation(s):
// \my_regfile|data_readRegB[30]~657_combout  = (\my_regfile|data_readRegB[30]~653_combout  & (\my_regfile|data_readRegB[30]~655_combout  & (\my_regfile|data_readRegB[30]~654_combout  & \my_regfile|data_readRegB[30]~656_combout )))

	.dataa(\my_regfile|data_readRegB[30]~653_combout ),
	.datab(\my_regfile|data_readRegB[30]~655_combout ),
	.datac(\my_regfile|data_readRegB[30]~654_combout ),
	.datad(\my_regfile|data_readRegB[30]~656_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~657 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~662 (
// Equation(s):
// \my_regfile|data_readRegB[30]~662_combout  = (\my_regfile|data_readRegB[30]~659_combout  & (\my_regfile|data_readRegB[30]~661_combout  & (\my_regfile|data_readRegB[30]~658_combout  & \my_regfile|data_readRegB[30]~657_combout )))

	.dataa(\my_regfile|data_readRegB[30]~659_combout ),
	.datab(\my_regfile|data_readRegB[30]~661_combout ),
	.datac(\my_regfile|data_readRegB[30]~658_combout ),
	.datad(\my_regfile|data_readRegB[30]~657_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~662 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~650 (
// Equation(s):
// \my_regfile|data_readRegB[30]~650_combout  = (\my_regfile|register[13].df|dffe_array[30].df|q~q  & ((\my_regfile|register[14].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout )))) # (!\my_regfile|register[13].df|dffe_array[30].df|q~q  & 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|register[13].df|dffe_array[30].df|q~q ),
	.datab(\my_regfile|register[14].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|d1|d2|and5~combout ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~650 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[30]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~651 (
// Equation(s):
// \my_regfile|data_readRegB[30]~651_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[30].df|q~q  & ((\my_regfile|register[15].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[16].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~651 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~648 (
// Equation(s):
// \my_regfile|data_readRegB[30]~648_combout  = (\my_regfile|d1|d2|and2~combout  & (\my_regfile|register[10].df|dffe_array[30].df|q~q  & ((\my_regfile|register[9].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and1~combout )))) # 
// (!\my_regfile|d1|d2|and2~combout  & (((\my_regfile|register[9].df|dffe_array[30].df|q~q )) # (!\my_regfile|d1|d2|and1~combout )))

	.dataa(\my_regfile|d1|d2|and2~combout ),
	.datab(\my_regfile|d1|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[30].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~648 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[30]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~649 (
// Equation(s):
// \my_regfile|data_readRegB[30]~649_combout  = (\my_regfile|d1|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[30].df|q~q  & ((\my_regfile|register[11].df|dffe_array[30].df|q~q ) # (!\my_regfile|d1|d2|and3~combout )))) # 
// (!\my_regfile|d1|d2|and4~combout  & ((\my_regfile|register[11].df|dffe_array[30].df|q~q ) # ((!\my_regfile|d1|d2|and3~combout ))))

	.dataa(\my_regfile|d1|d2|and4~combout ),
	.datab(\my_regfile|register[11].df|dffe_array[30].df|q~q ),
	.datac(\my_regfile|register[12].df|dffe_array[30].df|q~q ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~649 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[30]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~652 (
// Equation(s):
// \my_regfile|data_readRegB[30]~652_combout  = (\my_regfile|data_readRegB[30]~650_combout  & (\my_regfile|data_readRegB[30]~651_combout  & (\my_regfile|data_readRegB[30]~648_combout  & \my_regfile|data_readRegB[30]~649_combout )))

	.dataa(\my_regfile|data_readRegB[30]~650_combout ),
	.datab(\my_regfile|data_readRegB[30]~651_combout ),
	.datac(\my_regfile|data_readRegB[30]~648_combout ),
	.datad(\my_regfile|data_readRegB[30]~649_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~652 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~668 (
// Equation(s):
// \my_regfile|data_readRegB[30]~668_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[30]~667_combout  & (\my_regfile|data_readRegB[30]~662_combout  & \my_regfile|data_readRegB[30]~652_combout )))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|data_readRegB[30]~667_combout ),
	.datac(\my_regfile|data_readRegB[30]~662_combout ),
	.datad(\my_regfile|data_readRegB[30]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~668 .lut_mask = 16'h4000;
defparam \my_regfile|data_readRegB[30]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N18
cycloneive_lcell_comb \my_processor|data[30]~39 (
// Equation(s):
// \my_processor|data[30]~39_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[30]~668_combout ) # (!\my_regfile|data_readRegB[0]~22_combout 
// ))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[30]~668_combout ),
	.cin(gnd),
	.combout(\my_processor|data[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[30]~39 .lut_mask = 16'hDD8D;
defparam \my_processor|data[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N30
cycloneive_lcell_comb \my_processor|my_alu|Add0~62 (
// Equation(s):
// \my_processor|my_alu|Add0~62_combout  = \my_processor|data[31]~40_combout  $ (\my_processor|my_alu|Add0~61  $ (\my_regfile|data_readRegA[31]~461_combout ))

	.dataa(gnd),
	.datab(\my_processor|data[31]~40_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(\my_processor|my_alu|Add0~61 ),
	.combout(\my_processor|my_alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Add0~62 .lut_mask = 16'hC33C;
defparam \my_processor|my_alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector0~16 (
// Equation(s):
// \my_processor|my_alu|Selector0~16_combout  = (\my_processor|my_alu|Selector1~16_combout  & \my_processor|my_alu|Add0~62_combout )

	.dataa(\my_processor|my_alu|Selector1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|my_alu|Add0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~16 .lut_mask = 16'hAA00;
defparam \my_processor|my_alu|Selector0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector0~17 (
// Equation(s):
// \my_processor|my_alu|Selector0~17_combout  = (\my_processor|data[31]~40_combout  & ((\my_processor|alu_opcode[0]~11_combout ) # ((\my_processor|alu_opcode[1]~12_combout  & \my_regfile|data_readRegA[31]~461_combout )))) # 
// (!\my_processor|data[31]~40_combout  & (\my_processor|alu_opcode[0]~11_combout  & ((\my_regfile|data_readRegA[31]~461_combout ) # (!\my_processor|alu_opcode[1]~12_combout ))))

	.dataa(\my_processor|data[31]~40_combout ),
	.datab(\my_processor|alu_opcode[1]~12_combout ),
	.datac(\my_processor|alu_opcode[0]~11_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~17 .lut_mask = 16'hF8B0;
defparam \my_processor|my_alu|Selector0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N30
cycloneive_lcell_comb \my_processor|my_alu|Add1~62 (
// Equation(s):
// \my_processor|my_alu|Add1~62_combout  = \my_processor|data[31]~40_combout  $ (\my_processor|my_alu|Add1~61  $ (!\my_regfile|data_readRegA[31]~461_combout ))

	.dataa(\my_processor|data[31]~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(\my_processor|my_alu|Add1~61 ),
	.combout(\my_processor|my_alu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Add1~62 .lut_mask = 16'h5AA5;
defparam \my_processor|my_alu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector0~18 (
// Equation(s):
// \my_processor|my_alu|Selector0~18_combout  = (\my_processor|alu_opcode[1]~12_combout  & (\my_processor|my_alu|Selector0~17_combout )) # (!\my_processor|alu_opcode[1]~12_combout  & ((\my_processor|my_alu|Selector0~17_combout  & 
// (\my_processor|my_alu|Add1~62_combout )) # (!\my_processor|my_alu|Selector0~17_combout  & ((\my_processor|my_alu|Add0~62_combout )))))

	.dataa(\my_processor|alu_opcode[1]~12_combout ),
	.datab(\my_processor|my_alu|Selector0~17_combout ),
	.datac(\my_processor|my_alu|Add1~62_combout ),
	.datad(\my_processor|my_alu|Add0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~18 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector0~22 (
// Equation(s):
// \my_processor|my_alu|Selector0~22_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// \my_processor|my_alu|Selector0~9_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|Selector0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~22 .lut_mask = 16'h0100;
defparam \my_processor|my_alu|Selector0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector0~10 (
// Equation(s):
// \my_processor|my_alu|Selector0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|my_alu|ShiftLeft0~95_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[30]~505_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[30]~505_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~10 .lut_mask = 16'hEA40;
defparam \my_processor|my_alu|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector0~11 (
// Equation(s):
// \my_processor|my_alu|Selector0~11_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftLeft0~93_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|Selector0~10_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftLeft0~93_combout ),
	.datad(\my_processor|my_alu|Selector0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~11 .lut_mask = 16'h5140;
defparam \my_processor|my_alu|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector0~12 (
// Equation(s):
// \my_processor|my_alu|Selector0~12_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|my_alu|Selector0~11_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|ShiftLeft0~83_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|Selector0~11_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~12 .lut_mask = 16'h5450;
defparam \my_processor|my_alu|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector0~13 (
// Equation(s):
// \my_processor|my_alu|Selector0~13_combout  = (!\my_processor|alu_opcode[0]~11_combout  & ((\my_processor|my_alu|Selector0~12_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|my_alu|ShiftLeft0~59_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[0]~11_combout ),
	.datac(\my_processor|my_alu|Selector0~12_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~13 .lut_mask = 16'h3230;
defparam \my_processor|my_alu|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector0~14 (
// Equation(s):
// \my_processor|my_alu|Selector0~14_combout  = (\my_processor|my_alu|Selector0~13_combout ) # ((\my_regfile|data_readRegA[31]~461_combout  & ((\my_processor|my_alu|Selector0~22_combout ) # (\my_processor|alu_opcode[0]~11_combout ))))

	.dataa(\my_processor|my_alu|Selector0~22_combout ),
	.datab(\my_regfile|data_readRegA[31]~461_combout ),
	.datac(\my_processor|alu_opcode[0]~11_combout ),
	.datad(\my_processor|my_alu|Selector0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~14 .lut_mask = 16'hFFC8;
defparam \my_processor|my_alu|Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector0~15 (
// Equation(s):
// \my_processor|my_alu|Selector0~15_combout  = (\my_processor|my_alu|Selector0~20_combout  & ((\my_processor|alu_opcode[1]~12_combout  & ((\my_processor|my_alu|Add0~62_combout ))) # (!\my_processor|alu_opcode[1]~12_combout  & 
// (\my_processor|my_alu|Selector0~14_combout ))))

	.dataa(\my_processor|my_alu|Selector0~20_combout ),
	.datab(\my_processor|alu_opcode[1]~12_combout ),
	.datac(\my_processor|my_alu|Selector0~14_combout ),
	.datad(\my_processor|my_alu|Add0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~15 .lut_mask = 16'hA820;
defparam \my_processor|my_alu|Selector0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector0~19 (
// Equation(s):
// \my_processor|my_alu|Selector0~19_combout  = (\my_processor|my_alu|Selector0~16_combout ) # ((\my_processor|my_alu|Selector0~15_combout ) # ((\my_processor|my_alu|Selector0~21_combout  & \my_processor|my_alu|Selector0~18_combout )))

	.dataa(\my_processor|my_alu|Selector0~16_combout ),
	.datab(\my_processor|my_alu|Selector0~21_combout ),
	.datac(\my_processor|my_alu|Selector0~18_combout ),
	.datad(\my_processor|my_alu|Selector0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector0~19 .lut_mask = 16'hFFEA;
defparam \my_processor|my_alu|Selector0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N14
cycloneive_lcell_comb \my_processor|data_writeReg[31]~31 (
// Equation(s):
// \my_processor|data_writeReg[31]~31_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [31])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] 
// & ((\my_processor|my_alu|Selector0~19_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector0~19_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~31 .lut_mask = 16'hDF80;
defparam \my_processor|data_writeReg[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N23
dffeas \my_regfile|register[18].df|dffe_array[31].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[18].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[18].df|dffe_array[31].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[18].df|dffe_array[31].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~451 (
// Equation(s):
// \my_regfile|data_readRegA[31]~451_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[31].df|q~q  & ((\my_regfile|register[17].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~451 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[31]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~454 (
// Equation(s):
// \my_regfile|data_readRegA[31]~454_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[31].df|q~q  & ((\my_regfile|register[24].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~454 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[31]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~452 (
// Equation(s):
// \my_regfile|data_readRegA[31]~452_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[31].df|q~q  & ((\my_regfile|register[20].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~452 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~453 (
// Equation(s):
// \my_regfile|data_readRegA[31]~453_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[31].df|q~q  & ((\my_regfile|register[22].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~453 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~455 (
// Equation(s):
// \my_regfile|data_readRegA[31]~455_combout  = (\my_regfile|data_readRegA[31]~451_combout  & (\my_regfile|data_readRegA[31]~454_combout  & (\my_regfile|data_readRegA[31]~452_combout  & \my_regfile|data_readRegA[31]~453_combout )))

	.dataa(\my_regfile|data_readRegA[31]~451_combout ),
	.datab(\my_regfile|data_readRegA[31]~454_combout ),
	.datac(\my_regfile|data_readRegA[31]~452_combout ),
	.datad(\my_regfile|data_readRegA[31]~453_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~455 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~444 (
// Equation(s):
// \my_regfile|data_readRegA[31]~444_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[31].df|q~q  & ((\my_regfile|register[7].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[7].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~444 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[31]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~443 (
// Equation(s):
// \my_regfile|data_readRegA[31]~443_combout  = (\my_regfile|register[6].df|dffe_array[31].df|q~q  & ((\my_regfile|register[5].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|register[5].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|d0|d1|and5~combout ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~443 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[31]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~441 (
// Equation(s):
// \my_regfile|data_readRegA[31]~441_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~441 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[31]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~442 (
// Equation(s):
// \my_regfile|data_readRegA[31]~442_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[31]~441_combout  & ((\my_regfile|register[3].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|data_readRegA[31]~441_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~442 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[31]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~440 (
// Equation(s):
// \my_regfile|data_readRegA[31]~440_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[31].df|q~q  & ((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|d0|d1|and1~combout ),
	.datad(\my_regfile|register[2].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~440 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[31]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~445 (
// Equation(s):
// \my_regfile|data_readRegA[31]~445_combout  = (\my_regfile|data_readRegA[31]~444_combout  & (\my_regfile|data_readRegA[31]~443_combout  & (\my_regfile|data_readRegA[31]~442_combout  & \my_regfile|data_readRegA[31]~440_combout )))

	.dataa(\my_regfile|data_readRegA[31]~444_combout ),
	.datab(\my_regfile|data_readRegA[31]~443_combout ),
	.datac(\my_regfile|data_readRegA[31]~442_combout ),
	.datad(\my_regfile|data_readRegA[31]~440_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~445 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~459 (
// Equation(s):
// \my_regfile|data_readRegA[31]~459_combout  = (\my_regfile|register[30].df|dffe_array[31].df|q~q  & (((\my_regfile|register[31].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[31].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~459 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[31]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~457 (
// Equation(s):
// \my_regfile|data_readRegA[31]~457_combout  = (((\my_regfile|register[28].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~457 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[31]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~456 (
// Equation(s):
// \my_regfile|data_readRegA[31]~456_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[31].df|q~q  & ((\my_regfile|register[25].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[31].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[31].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~456 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[31]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~458 (
// Equation(s):
// \my_regfile|data_readRegA[31]~458_combout  = (\my_regfile|data_readRegA[31]~457_combout  & (\my_regfile|data_readRegA[31]~456_combout  & ((\my_regfile|register[27].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[31]~457_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|data_readRegA[31]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~458 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[31]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~460 (
// Equation(s):
// \my_regfile|data_readRegA[31]~460_combout  = (\my_regfile|data_readRegA[31]~459_combout  & (\my_regfile|data_readRegA[31]~458_combout  & ((\my_regfile|register[29].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[31].df|q~q ),
	.datab(\my_regfile|data_readRegA[31]~459_combout ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[31]~458_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~460 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[31]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~447 (
// Equation(s):
// \my_regfile|data_readRegA[31]~447_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[31].df|q~q  & ((\my_regfile|register[12].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~447 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[31]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~446 (
// Equation(s):
// \my_regfile|data_readRegA[31]~446_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[31].df|q~q  & ((\my_regfile|register[10].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~446 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~448 (
// Equation(s):
// \my_regfile|data_readRegA[31]~448_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[31].df|q~q  & ((\my_regfile|register[13].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~448 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~449 (
// Equation(s):
// \my_regfile|data_readRegA[31]~449_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[31].df|q~q  & ((\my_regfile|register[16].df|dffe_array[31].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[31].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[31].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[31].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~449 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[31]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~450 (
// Equation(s):
// \my_regfile|data_readRegA[31]~450_combout  = (\my_regfile|data_readRegA[31]~447_combout  & (\my_regfile|data_readRegA[31]~446_combout  & (\my_regfile|data_readRegA[31]~448_combout  & \my_regfile|data_readRegA[31]~449_combout )))

	.dataa(\my_regfile|data_readRegA[31]~447_combout ),
	.datab(\my_regfile|data_readRegA[31]~446_combout ),
	.datac(\my_regfile|data_readRegA[31]~448_combout ),
	.datad(\my_regfile|data_readRegA[31]~449_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~450 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~461 (
// Equation(s):
// \my_regfile|data_readRegA[31]~461_combout  = (\my_regfile|data_readRegA[31]~455_combout  & (\my_regfile|data_readRegA[31]~445_combout  & (\my_regfile|data_readRegA[31]~460_combout  & \my_regfile|data_readRegA[31]~450_combout )))

	.dataa(\my_regfile|data_readRegA[31]~455_combout ),
	.datab(\my_regfile|data_readRegA[31]~445_combout ),
	.datac(\my_regfile|data_readRegA[31]~460_combout ),
	.datad(\my_regfile|data_readRegA[31]~450_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~461 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector15~1 (
// Equation(s):
// \my_processor|my_alu|Selector15~1_combout  = (\my_processor|alu_opcode[0]~11_combout  & (\my_processor|my_alu|Selector15~0_combout  & (!\my_processor|my_alu|Selector31~18_combout  & \my_regfile|data_readRegA[31]~461_combout )))

	.dataa(\my_processor|alu_opcode[0]~11_combout ),
	.datab(\my_processor|my_alu|Selector15~0_combout ),
	.datac(\my_processor|my_alu|Selector31~18_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~1 .lut_mask = 16'h0800;
defparam \my_processor|my_alu|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector15~6 (
// Equation(s):
// \my_processor|my_alu|Selector15~6_combout  = (\my_processor|data[16]~25_combout  & ((\my_processor|my_alu|Selector31~12_combout ) # ((\my_processor|my_alu|Selector31~11_combout  & \my_regfile|data_readRegA[16]~703_combout )))) # 
// (!\my_processor|data[16]~25_combout  & (\my_processor|my_alu|Selector31~12_combout  & ((\my_regfile|data_readRegA[16]~703_combout ) # (!\my_processor|my_alu|Selector31~11_combout ))))

	.dataa(\my_processor|data[16]~25_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_regfile|data_readRegA[16]~703_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~6 .lut_mask = 16'hEC8C;
defparam \my_processor|my_alu|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftLeft0~2 (
// Equation(s):
// \my_processor|my_alu|ShiftLeft0~2_combout  = (\my_regfile|data_readRegA[0]~21_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|my_alu|Selector0~8_combout ))

	.dataa(\my_regfile|data_readRegA[0]~21_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftLeft0~2 .lut_mask = 16'h2200;
defparam \my_processor|my_alu|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~25 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~24_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~21_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~25 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~26 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|my_alu|ShiftRight0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|ShiftRight0~25_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|my_alu|ShiftRight0~18_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~26 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector15~4 (
// Equation(s):
// \my_processor|my_alu|Selector15~4_combout  = (\my_processor|my_alu|Selector15~3_combout  & ((\my_processor|my_alu|Selector15~2_combout ) # ((\my_processor|my_alu|ShiftLeft0~28_combout )))) # (!\my_processor|my_alu|Selector15~3_combout  & 
// (!\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|ShiftLeft0~62_combout ))))

	.dataa(\my_processor|my_alu|Selector15~3_combout ),
	.datab(\my_processor|my_alu|Selector15~2_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~28_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~4 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector15~5 (
// Equation(s):
// \my_processor|my_alu|Selector15~5_combout  = (\my_processor|my_alu|Selector15~2_combout  & ((\my_processor|my_alu|Selector15~4_combout  & ((\my_processor|my_alu|ShiftRight0~26_combout ))) # (!\my_processor|my_alu|Selector15~4_combout  & 
// (\my_processor|my_alu|ShiftLeft0~2_combout )))) # (!\my_processor|my_alu|Selector15~2_combout  & (((\my_processor|my_alu|Selector15~4_combout ))))

	.dataa(\my_processor|my_alu|ShiftLeft0~2_combout ),
	.datab(\my_processor|my_alu|Selector15~2_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~26_combout ),
	.datad(\my_processor|my_alu|Selector15~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~5 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector15~7 (
// Equation(s):
// \my_processor|my_alu|Selector15~7_combout  = (\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector15~6_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector15~6_combout  & 
// ((\my_processor|my_alu|Selector15~5_combout ))) # (!\my_processor|my_alu|Selector15~6_combout  & (\my_processor|my_alu|Add1~32_combout ))))

	.dataa(\my_processor|my_alu|Add1~32_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|my_alu|Selector15~6_combout ),
	.datad(\my_processor|my_alu|Selector15~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~7 .lut_mask = 16'hF2C2;
defparam \my_processor|my_alu|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector15~9 (
// Equation(s):
// \my_processor|my_alu|Selector15~9_combout  = (\my_processor|my_alu|Selector15~8_combout  & ((\my_processor|my_alu|Selector15~7_combout ) # ((\my_processor|my_alu|Selector31~18_combout  & \my_processor|my_alu|Add0~32_combout )))) # 
// (!\my_processor|my_alu|Selector15~8_combout  & (\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Add0~32_combout ))))

	.dataa(\my_processor|my_alu|Selector15~8_combout ),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Selector15~7_combout ),
	.datad(\my_processor|my_alu|Add0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~9 .lut_mask = 16'hECA0;
defparam \my_processor|my_alu|Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector15~10 (
// Equation(s):
// \my_processor|my_alu|Selector15~10_combout  = (\my_processor|my_alu|Selector15~1_combout ) # (\my_processor|my_alu|Selector15~9_combout )

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector15~1_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|Selector15~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector15~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector15~10 .lut_mask = 16'hFFCC;
defparam \my_processor|my_alu|Selector15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[16]~16 (
// Equation(s):
// \my_processor|data_writeReg[16]~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [16]))) # (!\my_processor|cmp2|ad4~0_combout  & 
// (\my_processor|my_alu|Selector15~10_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_processor|my_alu|Selector15~10_combout ))

	.dataa(\my_processor|my_alu|Selector15~10_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|cmp2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~16 .lut_mask = 16'hCAAA;
defparam \my_processor|data_writeReg[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y29_N5
dffeas \my_regfile|register[7].df|dffe_array[16].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[16].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[16].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~686 (
// Equation(s):
// \my_regfile|data_readRegA[16]~686_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[16].df|q~q  & ((\my_regfile|register[7].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~686 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~685 (
// Equation(s):
// \my_regfile|data_readRegA[16]~685_combout  = (\my_regfile|register[6].df|dffe_array[16].df|q~q  & (((\my_regfile|register[5].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d1|and5~combout ))) # (!\my_regfile|register[6].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d1|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~685 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[16]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~682 (
// Equation(s):
// \my_regfile|data_readRegA[16]~682_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[16].df|q~q  & ((\my_regfile|register[2].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & ((\my_regfile|register[2].df|dffe_array[16].df|q~q ) # ((!\my_regfile|d0|d1|and2~combout ))))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~682 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[16]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~683 (
// Equation(s):
// \my_regfile|data_readRegA[16]~683_combout  = (((\my_regfile|register[4].df|dffe_array[16].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~683 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[16]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~684 (
// Equation(s):
// \my_regfile|data_readRegA[16]~684_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[16]~683_combout  & ((\my_regfile|register[3].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|data_readRegA[16]~683_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~684 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[16]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~687 (
// Equation(s):
// \my_regfile|data_readRegA[16]~687_combout  = (\my_regfile|data_readRegA[16]~686_combout  & (\my_regfile|data_readRegA[16]~685_combout  & (\my_regfile|data_readRegA[16]~682_combout  & \my_regfile|data_readRegA[16]~684_combout )))

	.dataa(\my_regfile|data_readRegA[16]~686_combout ),
	.datab(\my_regfile|data_readRegA[16]~685_combout ),
	.datac(\my_regfile|data_readRegA[16]~682_combout ),
	.datad(\my_regfile|data_readRegA[16]~684_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~687 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~698 (
// Equation(s):
// \my_regfile|data_readRegA[16]~698_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[16].df|q~q  & ((\my_regfile|register[25].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~698 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~699 (
// Equation(s):
// \my_regfile|data_readRegA[16]~699_combout  = (((\my_regfile|register[28].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~699 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[16]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~700 (
// Equation(s):
// \my_regfile|data_readRegA[16]~700_combout  = (\my_regfile|data_readRegA[16]~698_combout  & (\my_regfile|data_readRegA[16]~699_combout  & ((\my_regfile|register[27].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d4|and3~combout ),
	.datac(\my_regfile|data_readRegA[16]~698_combout ),
	.datad(\my_regfile|data_readRegA[16]~699_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~700 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[16]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~701 (
// Equation(s):
// \my_regfile|data_readRegA[16]~701_combout  = (\my_regfile|register[30].df|dffe_array[16].df|q~q  & (((\my_regfile|register[31].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d4|and7~combout ))) # (!\my_regfile|register[30].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~701 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[16]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~702 (
// Equation(s):
// \my_regfile|data_readRegA[16]~702_combout  = (\my_regfile|data_readRegA[16]~700_combout  & (\my_regfile|data_readRegA[16]~701_combout  & ((\my_regfile|register[29].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[16].df|q~q ),
	.datac(\my_regfile|data_readRegA[16]~700_combout ),
	.datad(\my_regfile|data_readRegA[16]~701_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~702 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[16]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~691 (
// Equation(s):
// \my_regfile|data_readRegA[16]~691_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[16].df|q~q  & ((\my_regfile|register[15].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~691 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[16]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~689 (
// Equation(s):
// \my_regfile|data_readRegA[16]~689_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[16].df|q~q  & ((\my_regfile|register[11].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~689 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~690 (
// Equation(s):
// \my_regfile|data_readRegA[16]~690_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[16].df|q~q  & ((\my_regfile|register[13].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~690 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~688 (
// Equation(s):
// \my_regfile|data_readRegA[16]~688_combout  = (\my_regfile|register[9].df|dffe_array[16].df|q~q  & (((\my_regfile|register[10].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[16].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[16].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~688 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[16]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~692 (
// Equation(s):
// \my_regfile|data_readRegA[16]~692_combout  = (\my_regfile|data_readRegA[16]~691_combout  & (\my_regfile|data_readRegA[16]~689_combout  & (\my_regfile|data_readRegA[16]~690_combout  & \my_regfile|data_readRegA[16]~688_combout )))

	.dataa(\my_regfile|data_readRegA[16]~691_combout ),
	.datab(\my_regfile|data_readRegA[16]~689_combout ),
	.datac(\my_regfile|data_readRegA[16]~690_combout ),
	.datad(\my_regfile|data_readRegA[16]~688_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~692 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~694 (
// Equation(s):
// \my_regfile|data_readRegA[16]~694_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[16].df|q~q  & ((\my_regfile|register[19].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~694 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~693 (
// Equation(s):
// \my_regfile|data_readRegA[16]~693_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[16].df|q~q  & ((\my_regfile|register[18].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~693 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[16]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~695 (
// Equation(s):
// \my_regfile|data_readRegA[16]~695_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[16].df|q~q  & ((\my_regfile|register[21].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~695 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[16]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~696 (
// Equation(s):
// \my_regfile|data_readRegA[16]~696_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[16].df|q~q  & ((\my_regfile|register[24].df|dffe_array[16].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[16].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[16].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[16].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~696 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[16]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~697 (
// Equation(s):
// \my_regfile|data_readRegA[16]~697_combout  = (\my_regfile|data_readRegA[16]~694_combout  & (\my_regfile|data_readRegA[16]~693_combout  & (\my_regfile|data_readRegA[16]~695_combout  & \my_regfile|data_readRegA[16]~696_combout )))

	.dataa(\my_regfile|data_readRegA[16]~694_combout ),
	.datab(\my_regfile|data_readRegA[16]~693_combout ),
	.datac(\my_regfile|data_readRegA[16]~695_combout ),
	.datad(\my_regfile|data_readRegA[16]~696_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~697 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~703 (
// Equation(s):
// \my_regfile|data_readRegA[16]~703_combout  = (\my_regfile|data_readRegA[16]~687_combout  & (\my_regfile|data_readRegA[16]~702_combout  & (\my_regfile|data_readRegA[16]~692_combout  & \my_regfile|data_readRegA[16]~697_combout )))

	.dataa(\my_regfile|data_readRegA[16]~687_combout ),
	.datab(\my_regfile|data_readRegA[16]~702_combout ),
	.datac(\my_regfile|data_readRegA[16]~692_combout ),
	.datad(\my_regfile|data_readRegA[16]~697_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~703 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N8
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~23 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[18]~681_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[16]~703_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[16]~703_combout ),
	.datad(\my_regfile|data_readRegA[18]~681_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~23 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~59 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[17]~659_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[15]~197_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[15]~197_combout ),
	.datad(\my_regfile|data_readRegA[17]~659_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~59 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N16
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~72 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~59_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~23_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~72 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~61 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[13]~219_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[11]~285_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[13]~219_combout ),
	.datad(\my_regfile|data_readRegA[11]~285_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~61 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~73 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~61_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~7_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~73 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~74 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~72_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~73_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|my_alu|ShiftRight0~72_combout ),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~74 .lut_mask = 16'hDD88;
defparam \my_processor|my_alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector20~0 (
// Equation(s):
// \my_processor|my_alu|Selector20~0_combout  = (\my_processor|my_alu|Selector31~8_combout  & ((\my_processor|my_alu|Selector31~7_combout ) # ((\my_processor|my_alu|ShiftRight0~97_combout )))) # (!\my_processor|my_alu|Selector31~8_combout  & 
// (!\my_processor|my_alu|Selector31~7_combout  & ((\my_processor|my_alu|ShiftLeft0~41_combout ))))

	.dataa(\my_processor|my_alu|Selector31~8_combout ),
	.datab(\my_processor|my_alu|Selector31~7_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~97_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector20~1 (
// Equation(s):
// \my_processor|my_alu|Selector20~1_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|Selector20~0_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector20~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~69_combout ))) # (!\my_processor|my_alu|Selector20~0_combout  & (\my_processor|my_alu|ShiftRight0~74_combout ))))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~74_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~69_combout ),
	.datad(\my_processor|my_alu|Selector20~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~1 .lut_mask = 16'hFA44;
defparam \my_processor|my_alu|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector20~2 (
// Equation(s):
// \my_processor|my_alu|Selector20~2_combout  = (\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|my_alu|Selector31~11_combout ) # ((\my_processor|my_alu|Selector20~1_combout )))) # (!\my_processor|my_alu|Selector31~12_combout  & 
// (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Add1~22_combout ))))

	.dataa(\my_processor|my_alu|Selector31~12_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|my_alu|Selector20~1_combout ),
	.datad(\my_processor|my_alu|Add1~22_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~2 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector20~3 (
// Equation(s):
// \my_processor|my_alu|Selector20~3_combout  = (\my_regfile|data_readRegA[11]~285_combout  & ((\my_processor|my_alu|Selector20~2_combout ) # ((\my_processor|data[11]~20_combout  & \my_processor|my_alu|Selector31~11_combout )))) # 
// (!\my_regfile|data_readRegA[11]~285_combout  & (\my_processor|my_alu|Selector20~2_combout  & ((\my_processor|data[11]~20_combout ) # (!\my_processor|my_alu|Selector31~11_combout ))))

	.dataa(\my_regfile|data_readRegA[11]~285_combout ),
	.datab(\my_processor|data[11]~20_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_processor|my_alu|Selector20~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~3 .lut_mask = 16'hEF80;
defparam \my_processor|my_alu|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector20~4 (
// Equation(s):
// \my_processor|my_alu|Selector20~4_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~22_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector20~3_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Add0~22_combout ),
	.datac(\my_processor|my_alu|Selector31~18_combout ),
	.datad(\my_processor|my_alu|Selector20~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector20~4 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N22
cycloneive_lcell_comb \my_processor|data_writeReg[10]~10 (
// Equation(s):
// \my_processor|data_writeReg[10]~10_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_dmem|altsyncram_component|auto_generated|q_a [10]))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [28] & (\my_processor|my_alu|Selector21~4_combout )))) # (!\my_processor|cmp2|ad4~0_combout  & (\my_processor|my_alu|Selector21~4_combout ))

	.dataa(\my_processor|my_alu|Selector21~4_combout ),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~10 .lut_mask = 16'hE2AA;
defparam \my_processor|data_writeReg[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N3
dffeas \my_regfile|register[17].df|dffe_array[10].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[10].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[10].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~319 (
// Equation(s):
// \my_regfile|data_readRegA[10]~319_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[10].df|q~q  & ((\my_regfile|register[18].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~319 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[10]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~321 (
// Equation(s):
// \my_regfile|data_readRegA[10]~321_combout  = (\my_regfile|register[22].df|dffe_array[10].df|q~q  & (((\my_regfile|register[21].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d3|and5~combout ))) # (!\my_regfile|register[22].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d3|and6~combout  & ((\my_regfile|register[21].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and5~combout ))))

	.dataa(\my_regfile|register[22].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~321 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[10]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~320 (
// Equation(s):
// \my_regfile|data_readRegA[10]~320_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[10].df|q~q  & ((\my_regfile|register[19].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~320 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[10]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~322 (
// Equation(s):
// \my_regfile|data_readRegA[10]~322_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[10].df|q~q  & ((\my_regfile|register[24].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~322 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[10]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~323 (
// Equation(s):
// \my_regfile|data_readRegA[10]~323_combout  = (\my_regfile|data_readRegA[10]~319_combout  & (\my_regfile|data_readRegA[10]~321_combout  & (\my_regfile|data_readRegA[10]~320_combout  & \my_regfile|data_readRegA[10]~322_combout )))

	.dataa(\my_regfile|data_readRegA[10]~319_combout ),
	.datab(\my_regfile|data_readRegA[10]~321_combout ),
	.datac(\my_regfile|data_readRegA[10]~320_combout ),
	.datad(\my_regfile|data_readRegA[10]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~323 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~317 (
// Equation(s):
// \my_regfile|data_readRegA[10]~317_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[10].df|q~q  & ((\my_regfile|register[15].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|register[15].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d0|d2|and7~combout ),
	.datad(\my_regfile|register[16].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~317 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[10]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~315 (
// Equation(s):
// \my_regfile|data_readRegA[10]~315_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[10].df|q~q  & ((\my_regfile|register[11].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~315 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[10]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~314 (
// Equation(s):
// \my_regfile|data_readRegA[10]~314_combout  = (\my_regfile|register[10].df|dffe_array[10].df|q~q  & (((\my_regfile|register[9].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and1~combout )))) # (!\my_regfile|register[10].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~314 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~316 (
// Equation(s):
// \my_regfile|data_readRegA[10]~316_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[10].df|q~q  & ((\my_regfile|register[13].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[10].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~316 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[10]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~318 (
// Equation(s):
// \my_regfile|data_readRegA[10]~318_combout  = (\my_regfile|data_readRegA[10]~317_combout  & (\my_regfile|data_readRegA[10]~315_combout  & (\my_regfile|data_readRegA[10]~314_combout  & \my_regfile|data_readRegA[10]~316_combout )))

	.dataa(\my_regfile|data_readRegA[10]~317_combout ),
	.datab(\my_regfile|data_readRegA[10]~315_combout ),
	.datac(\my_regfile|data_readRegA[10]~314_combout ),
	.datad(\my_regfile|data_readRegA[10]~316_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~318 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~327 (
// Equation(s):
// \my_regfile|data_readRegA[10]~327_combout  = (\my_regfile|register[31].df|dffe_array[10].df|q~q  & ((\my_regfile|register[30].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|register[30].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d0|d4|and7~combout ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~327 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[10]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~325 (
// Equation(s):
// \my_regfile|data_readRegA[10]~325_combout  = (((\my_regfile|register[28].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[28].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~325 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[10]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~324 (
// Equation(s):
// \my_regfile|data_readRegA[10]~324_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[10].df|q~q  & ((\my_regfile|register[25].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[10].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~324 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[10]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~326 (
// Equation(s):
// \my_regfile|data_readRegA[10]~326_combout  = (\my_regfile|data_readRegA[10]~325_combout  & (\my_regfile|data_readRegA[10]~324_combout  & ((\my_regfile|register[27].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[10]~325_combout ),
	.datab(\my_regfile|register[27].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|d0|d4|and3~combout ),
	.datad(\my_regfile|data_readRegA[10]~324_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~326 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[10]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~328 (
// Equation(s):
// \my_regfile|data_readRegA[10]~328_combout  = (\my_regfile|data_readRegA[10]~327_combout  & (\my_regfile|data_readRegA[10]~326_combout  & ((\my_regfile|register[29].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|data_readRegA[10]~327_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|data_readRegA[10]~326_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~328 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[10]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~311 (
// Equation(s):
// \my_regfile|data_readRegA[10]~311_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[10].df|q~q  & ((\my_regfile|register[5].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[10].df|q~q ) # ((!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[5].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[6].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~311 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[10]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~308 (
// Equation(s):
// \my_regfile|data_readRegA[10]~308_combout  = (\my_regfile|register[2].df|dffe_array[10].df|q~q  & (((\my_regfile|register[1].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # (!\my_regfile|register[2].df|dffe_array[10].df|q~q  & 
// (!\my_regfile|d0|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and1~combout ))))

	.dataa(\my_regfile|register[2].df|dffe_array[10].df|q~q ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~308 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[10]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~312 (
// Equation(s):
// \my_regfile|data_readRegA[10]~312_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[10].df|q~q  & ((\my_regfile|register[7].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[10].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~312 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[10]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~309 (
// Equation(s):
// \my_regfile|data_readRegA[10]~309_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~309 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[10]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~310 (
// Equation(s):
// \my_regfile|data_readRegA[10]~310_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[10]~309_combout  & ((\my_regfile|register[3].df|dffe_array[10].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[10].df|q~q ),
	.datad(\my_regfile|data_readRegA[10]~309_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~310 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[10]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~313 (
// Equation(s):
// \my_regfile|data_readRegA[10]~313_combout  = (\my_regfile|data_readRegA[10]~311_combout  & (\my_regfile|data_readRegA[10]~308_combout  & (\my_regfile|data_readRegA[10]~312_combout  & \my_regfile|data_readRegA[10]~310_combout )))

	.dataa(\my_regfile|data_readRegA[10]~311_combout ),
	.datab(\my_regfile|data_readRegA[10]~308_combout ),
	.datac(\my_regfile|data_readRegA[10]~312_combout ),
	.datad(\my_regfile|data_readRegA[10]~310_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~313 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~329 (
// Equation(s):
// \my_regfile|data_readRegA[10]~329_combout  = (\my_regfile|data_readRegA[10]~323_combout  & (\my_regfile|data_readRegA[10]~318_combout  & (\my_regfile|data_readRegA[10]~328_combout  & \my_regfile|data_readRegA[10]~313_combout )))

	.dataa(\my_regfile|data_readRegA[10]~323_combout ),
	.datab(\my_regfile|data_readRegA[10]~318_combout ),
	.datac(\my_regfile|data_readRegA[10]~328_combout ),
	.datad(\my_regfile|data_readRegA[10]~313_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~329 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector21~2 (
// Equation(s):
// \my_processor|my_alu|Selector21~2_combout  = (\my_processor|my_alu|Selector31~12_combout  & (\my_processor|my_alu|Selector31~11_combout  & ((\my_regfile|data_readRegA[10]~329_combout ) # (\my_processor|data[10]~19_combout )))) # 
// (!\my_processor|my_alu|Selector31~12_combout  & (((\my_regfile|data_readRegA[10]~329_combout  & \my_processor|data[10]~19_combout )) # (!\my_processor|my_alu|Selector31~11_combout )))

	.dataa(\my_regfile|data_readRegA[10]~329_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|data[10]~19_combout ),
	.datad(\my_processor|my_alu|Selector31~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~2 .lut_mask = 16'hE833;
defparam \my_processor|my_alu|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~60 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~59_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~31_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~59_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~60 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~33 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[12]~263_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[10]~329_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[10]~329_combout ),
	.datad(\my_regfile|data_readRegA[12]~263_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~33 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~62 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~61_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|my_alu|ShiftRight0~33_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~33_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~62 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N22
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~63 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~62_combout 
// )))

	.dataa(\my_processor|my_alu|ShiftRight0~60_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|my_alu|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~63 .lut_mask = 16'hBB88;
defparam \my_processor|my_alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector21~0 (
// Equation(s):
// \my_processor|my_alu|Selector21~0_combout  = (\my_processor|my_alu|Selector31~8_combout  & ((\my_processor|my_alu|Selector31~7_combout ) # ((\my_processor|my_alu|ShiftRight0~93_combout )))) # (!\my_processor|my_alu|Selector31~8_combout  & 
// (!\my_processor|my_alu|Selector31~7_combout  & (\my_processor|my_alu|ShiftLeft0~37_combout )))

	.dataa(\my_processor|my_alu|Selector31~8_combout ),
	.datab(\my_processor|my_alu|Selector31~7_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~37_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~0 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector21~1 (
// Equation(s):
// \my_processor|my_alu|Selector21~1_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|Selector21~0_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector21~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~54_combout )) # (!\my_processor|my_alu|Selector21~0_combout  & ((\my_processor|my_alu|ShiftRight0~63_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~54_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~63_combout ),
	.datad(\my_processor|my_alu|Selector21~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~1 .lut_mask = 16'hEE30;
defparam \my_processor|my_alu|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector21~3 (
// Equation(s):
// \my_processor|my_alu|Selector21~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector21~2_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector21~2_combout  & 
// (\my_processor|my_alu|Add1~20_combout )) # (!\my_processor|my_alu|Selector21~2_combout  & ((\my_processor|my_alu|Selector21~1_combout )))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Add1~20_combout ),
	.datac(\my_processor|my_alu|Selector21~2_combout ),
	.datad(\my_processor|my_alu|Selector21~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~3 .lut_mask = 16'hE5E0;
defparam \my_processor|my_alu|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector21~4 (
// Equation(s):
// \my_processor|my_alu|Selector21~4_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~20_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector21~3_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Add0~20_combout ),
	.datad(\my_processor|my_alu|Selector21~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector21~4 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[9]~18_combout ,\my_processor|data[8]~17_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N22
cycloneive_lcell_comb \my_processor|data_writeReg[9]~9 (
// Equation(s):
// \my_processor|data_writeReg[9]~9_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [9])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & 
// ((\my_processor|my_alu|Selector22~4_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector22~4_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector22~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~9 .lut_mask = 16'hDF80;
defparam \my_processor|data_writeReg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N11
dffeas \my_regfile|register[2].df|dffe_array[9].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[2].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[2].df|dffe_array[9].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[2].df|dffe_array[9].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~286 (
// Equation(s):
// \my_regfile|data_readRegA[9]~286_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[9].df|q~q  & ((\my_regfile|register[1].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~286 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~289 (
// Equation(s):
// \my_regfile|data_readRegA[9]~289_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[9].df|q~q  & ((\my_regfile|register[5].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~289 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~290 (
// Equation(s):
// \my_regfile|data_readRegA[9]~290_combout  = (\my_regfile|d0|d1|and7~combout  & (\my_regfile|register[7].df|dffe_array[9].df|q~q  & ((\my_regfile|register[8].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and0~combout )))) # 
// (!\my_regfile|d0|d1|and7~combout  & (((\my_regfile|register[8].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d2|and0~combout )))

	.dataa(\my_regfile|d0|d1|and7~combout ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~290 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~287 (
// Equation(s):
// \my_regfile|data_readRegA[9]~287_combout  = (((\my_regfile|register[4].df|dffe_array[9].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~287 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[9]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~288 (
// Equation(s):
// \my_regfile|data_readRegA[9]~288_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[9]~287_combout  & ((\my_regfile|register[3].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|data_readRegA[9]~287_combout ),
	.datac(\my_regfile|register[3].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~288 .lut_mask = 16'h4044;
defparam \my_regfile|data_readRegA[9]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~291 (
// Equation(s):
// \my_regfile|data_readRegA[9]~291_combout  = (\my_regfile|data_readRegA[9]~286_combout  & (\my_regfile|data_readRegA[9]~289_combout  & (\my_regfile|data_readRegA[9]~290_combout  & \my_regfile|data_readRegA[9]~288_combout )))

	.dataa(\my_regfile|data_readRegA[9]~286_combout ),
	.datab(\my_regfile|data_readRegA[9]~289_combout ),
	.datac(\my_regfile|data_readRegA[9]~290_combout ),
	.datad(\my_regfile|data_readRegA[9]~288_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~291 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~305 (
// Equation(s):
// \my_regfile|data_readRegA[9]~305_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[9].df|q~q  & ((\my_regfile|register[30].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~305 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[9]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~303 (
// Equation(s):
// \my_regfile|data_readRegA[9]~303_combout  = (((\my_regfile|register[28].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~303 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[9]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~302 (
// Equation(s):
// \my_regfile|data_readRegA[9]~302_combout  = (\my_regfile|d0|d4|and1~combout  & (\my_regfile|register[25].df|dffe_array[9].df|q~q  & ((\my_regfile|register[26].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and2~combout )))) # 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[9].df|q~q ) # ((!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|d0|d4|and1~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d4|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~302 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[9]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~304 (
// Equation(s):
// \my_regfile|data_readRegA[9]~304_combout  = (\my_regfile|data_readRegA[9]~303_combout  & (\my_regfile|data_readRegA[9]~302_combout  & ((\my_regfile|register[27].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[9]~303_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|data_readRegA[9]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~304 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[9]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~306 (
// Equation(s):
// \my_regfile|data_readRegA[9]~306_combout  = (\my_regfile|data_readRegA[9]~305_combout  & (\my_regfile|data_readRegA[9]~304_combout  & ((\my_regfile|register[29].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|register[29].df|dffe_array[9].df|q~q ),
	.datac(\my_regfile|data_readRegA[9]~305_combout ),
	.datad(\my_regfile|data_readRegA[9]~304_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~306 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[9]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~300 (
// Equation(s):
// \my_regfile|data_readRegA[9]~300_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[9].df|q~q  & ((\my_regfile|register[24].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[24].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[23].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~300 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[9]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~297 (
// Equation(s):
// \my_regfile|data_readRegA[9]~297_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[9].df|q~q  & ((\my_regfile|register[17].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~297 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~298 (
// Equation(s):
// \my_regfile|data_readRegA[9]~298_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[9].df|q~q  & ((\my_regfile|register[20].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~298 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~299 (
// Equation(s):
// \my_regfile|data_readRegA[9]~299_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[9].df|q~q  & ((\my_regfile|register[21].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~299 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~301 (
// Equation(s):
// \my_regfile|data_readRegA[9]~301_combout  = (\my_regfile|data_readRegA[9]~300_combout  & (\my_regfile|data_readRegA[9]~297_combout  & (\my_regfile|data_readRegA[9]~298_combout  & \my_regfile|data_readRegA[9]~299_combout )))

	.dataa(\my_regfile|data_readRegA[9]~300_combout ),
	.datab(\my_regfile|data_readRegA[9]~297_combout ),
	.datac(\my_regfile|data_readRegA[9]~298_combout ),
	.datad(\my_regfile|data_readRegA[9]~299_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~301 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~294 (
// Equation(s):
// \my_regfile|data_readRegA[9]~294_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[9].df|q~q  & ((\my_regfile|register[14].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~294 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[9]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~292 (
// Equation(s):
// \my_regfile|data_readRegA[9]~292_combout  = (\my_regfile|register[10].df|dffe_array[9].df|q~q  & (((\my_regfile|register[9].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d2|and1~combout ))) # (!\my_regfile|register[10].df|dffe_array[9].df|q~q  & 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[9].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~292 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[9]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~293 (
// Equation(s):
// \my_regfile|data_readRegA[9]~293_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[9].df|q~q  & ((\my_regfile|register[12].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~293 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[9]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~295 (
// Equation(s):
// \my_regfile|data_readRegA[9]~295_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[9].df|q~q  & ((\my_regfile|register[16].df|dffe_array[9].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[9].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[16].df|dffe_array[9].df|q~q ),
	.datad(\my_regfile|register[15].df|dffe_array[9].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~295 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[9]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~296 (
// Equation(s):
// \my_regfile|data_readRegA[9]~296_combout  = (\my_regfile|data_readRegA[9]~294_combout  & (\my_regfile|data_readRegA[9]~292_combout  & (\my_regfile|data_readRegA[9]~293_combout  & \my_regfile|data_readRegA[9]~295_combout )))

	.dataa(\my_regfile|data_readRegA[9]~294_combout ),
	.datab(\my_regfile|data_readRegA[9]~292_combout ),
	.datac(\my_regfile|data_readRegA[9]~293_combout ),
	.datad(\my_regfile|data_readRegA[9]~295_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~296 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~307 (
// Equation(s):
// \my_regfile|data_readRegA[9]~307_combout  = (\my_regfile|data_readRegA[9]~291_combout  & (\my_regfile|data_readRegA[9]~306_combout  & (\my_regfile|data_readRegA[9]~301_combout  & \my_regfile|data_readRegA[9]~296_combout )))

	.dataa(\my_regfile|data_readRegA[9]~291_combout ),
	.datab(\my_regfile|data_readRegA[9]~306_combout ),
	.datac(\my_regfile|data_readRegA[9]~301_combout ),
	.datad(\my_regfile|data_readRegA[9]~296_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~307 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector22~0 (
// Equation(s):
// \my_processor|my_alu|Selector22~0_combout  = (\my_processor|my_alu|Selector31~7_combout  & (\my_processor|my_alu|Selector31~8_combout )) # (!\my_processor|my_alu|Selector31~7_combout  & ((\my_processor|my_alu|Selector31~8_combout  & 
// ((\my_processor|my_alu|ShiftRight0~92_combout ))) # (!\my_processor|my_alu|Selector31~8_combout  & (\my_processor|my_alu|ShiftLeft0~33_combout ))))

	.dataa(\my_processor|my_alu|Selector31~7_combout ),
	.datab(\my_processor|my_alu|Selector31~8_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~33_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~0 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~9 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[11]~285_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[9]~307_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[9]~307_combout ),
	.datad(\my_regfile|data_readRegA[11]~285_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~9 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N10
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~34 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~33_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~9_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~33_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~34 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~35 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~32_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~34_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|my_alu|ShiftRight0~32_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~35 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector22~1 (
// Equation(s):
// \my_processor|my_alu|Selector22~1_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|Selector22~0_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector22~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~40_combout )) # (!\my_processor|my_alu|Selector22~0_combout  & ((\my_processor|my_alu|ShiftRight0~35_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~40_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|Selector22~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~1 .lut_mask = 16'hE3E0;
defparam \my_processor|my_alu|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector22~2 (
// Equation(s):
// \my_processor|my_alu|Selector22~2_combout  = (\my_processor|my_alu|Selector31~12_combout  & (((\my_processor|my_alu|Selector31~11_combout ) # (\my_processor|my_alu|Selector22~1_combout )))) # (!\my_processor|my_alu|Selector31~12_combout  & 
// (\my_processor|my_alu|Add1~18_combout  & (!\my_processor|my_alu|Selector31~11_combout )))

	.dataa(\my_processor|my_alu|Selector31~12_combout ),
	.datab(\my_processor|my_alu|Add1~18_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_processor|my_alu|Selector22~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~2 .lut_mask = 16'hAEA4;
defparam \my_processor|my_alu|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector22~3 (
// Equation(s):
// \my_processor|my_alu|Selector22~3_combout  = (\my_regfile|data_readRegA[9]~307_combout  & ((\my_processor|my_alu|Selector22~2_combout ) # ((\my_processor|my_alu|Selector31~11_combout  & \my_processor|data[9]~18_combout )))) # 
// (!\my_regfile|data_readRegA[9]~307_combout  & (\my_processor|my_alu|Selector22~2_combout  & ((\my_processor|data[9]~18_combout ) # (!\my_processor|my_alu|Selector31~11_combout ))))

	.dataa(\my_regfile|data_readRegA[9]~307_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|data[9]~18_combout ),
	.datad(\my_processor|my_alu|Selector22~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~3 .lut_mask = 16'hFB80;
defparam \my_processor|my_alu|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector22~4 (
// Equation(s):
// \my_processor|my_alu|Selector22~4_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~18_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector22~3_combout )))

	.dataa(\my_processor|my_alu|Selector31~18_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~18_combout ),
	.datad(\my_processor|my_alu|Selector22~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector22~4 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N4
cycloneive_lcell_comb \my_processor|data_writeReg[8]~8 (
// Equation(s):
// \my_processor|data_writeReg[8]~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector23~4_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector23~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|Selector23~4_combout ),
	.datad(\my_processor|cmp2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~8 .lut_mask = 16'hD8F0;
defparam \my_processor|data_writeReg[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N9
dffeas \my_regfile|register[31].df|dffe_array[8].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[31].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[31].df|dffe_array[8].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[31].df|dffe_array[8].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~349 (
// Equation(s):
// \my_regfile|data_readRegA[8]~349_combout  = (\my_regfile|register[31].df|dffe_array[8].df|q~q  & (((\my_regfile|register[30].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # (!\my_regfile|register[31].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d4|and7~combout  & ((\my_regfile|register[30].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|register[31].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d4|and7~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~349 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[8]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~347 (
// Equation(s):
// \my_regfile|data_readRegA[8]~347_combout  = ((\my_regfile|register[28].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d0|and2~2_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_regfile|register[28].df|dffe_array[8].df|q~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|d0|d0|and2~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~347 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegA[8]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~346 (
// Equation(s):
// \my_regfile|data_readRegA[8]~346_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[8].df|q~q  & ((\my_regfile|register[25].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~346 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~348 (
// Equation(s):
// \my_regfile|data_readRegA[8]~348_combout  = (\my_regfile|data_readRegA[8]~347_combout  & (\my_regfile|data_readRegA[8]~346_combout  & ((\my_regfile|register[27].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|register[27].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|data_readRegA[8]~347_combout ),
	.datac(\my_regfile|d0|d4|and3~combout ),
	.datad(\my_regfile|data_readRegA[8]~346_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~348 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[8]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~350 (
// Equation(s):
// \my_regfile|data_readRegA[8]~350_combout  = (\my_regfile|data_readRegA[8]~349_combout  & (\my_regfile|data_readRegA[8]~348_combout  & ((\my_regfile|register[29].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[8]~349_combout ),
	.datab(\my_regfile|register[29].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d0|d4|and5~combout ),
	.datad(\my_regfile|data_readRegA[8]~348_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~350 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[8]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~341 (
// Equation(s):
// \my_regfile|data_readRegA[8]~341_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[8].df|q~q  & ((\my_regfile|register[17].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and1~combout ))))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~341 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~342 (
// Equation(s):
// \my_regfile|data_readRegA[8]~342_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[8].df|q~q  & ((\my_regfile|register[20].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~342 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[8]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~343 (
// Equation(s):
// \my_regfile|data_readRegA[8]~343_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[8].df|q~q  & ((\my_regfile|register[22].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[8].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~343 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[8]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~344 (
// Equation(s):
// \my_regfile|data_readRegA[8]~344_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[8].df|q~q  & ((\my_regfile|register[24].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~344 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[8]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~345 (
// Equation(s):
// \my_regfile|data_readRegA[8]~345_combout  = (\my_regfile|data_readRegA[8]~341_combout  & (\my_regfile|data_readRegA[8]~342_combout  & (\my_regfile|data_readRegA[8]~343_combout  & \my_regfile|data_readRegA[8]~344_combout )))

	.dataa(\my_regfile|data_readRegA[8]~341_combout ),
	.datab(\my_regfile|data_readRegA[8]~342_combout ),
	.datac(\my_regfile|data_readRegA[8]~343_combout ),
	.datad(\my_regfile|data_readRegA[8]~344_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~345 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~336 (
// Equation(s):
// \my_regfile|data_readRegA[8]~336_combout  = (\my_regfile|register[9].df|dffe_array[8].df|q~q  & (((\my_regfile|register[10].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[8].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[8].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|d0|d2|and2~combout ),
	.datad(\my_regfile|register[10].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~336 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[8]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~338 (
// Equation(s):
// \my_regfile|data_readRegA[8]~338_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[8].df|q~q  & ((\my_regfile|register[13].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[14].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[13].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~338 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[8]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~339 (
// Equation(s):
// \my_regfile|data_readRegA[8]~339_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[8].df|q~q  & ((\my_regfile|register[16].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~339 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[8]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~337 (
// Equation(s):
// \my_regfile|data_readRegA[8]~337_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[8].df|q~q  & ((\my_regfile|register[12].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~337 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[8]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~340 (
// Equation(s):
// \my_regfile|data_readRegA[8]~340_combout  = (\my_regfile|data_readRegA[8]~336_combout  & (\my_regfile|data_readRegA[8]~338_combout  & (\my_regfile|data_readRegA[8]~339_combout  & \my_regfile|data_readRegA[8]~337_combout )))

	.dataa(\my_regfile|data_readRegA[8]~336_combout ),
	.datab(\my_regfile|data_readRegA[8]~338_combout ),
	.datac(\my_regfile|data_readRegA[8]~339_combout ),
	.datad(\my_regfile|data_readRegA[8]~337_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~340 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~333 (
// Equation(s):
// \my_regfile|data_readRegA[8]~333_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[8].df|q~q  & ((\my_regfile|register[5].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~333 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~334 (
// Equation(s):
// \my_regfile|data_readRegA[8]~334_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[8].df|q~q  & ((\my_regfile|register[7].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~334 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[8]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~331 (
// Equation(s):
// \my_regfile|data_readRegA[8]~331_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~331 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[8]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~332 (
// Equation(s):
// \my_regfile|data_readRegA[8]~332_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[8]~331_combout  & ((\my_regfile|register[3].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[8].df|q~q ),
	.datac(\my_regfile|d0|d1|and0~combout ),
	.datad(\my_regfile|data_readRegA[8]~331_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~332 .lut_mask = 16'h0D00;
defparam \my_regfile|data_readRegA[8]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~330 (
// Equation(s):
// \my_regfile|data_readRegA[8]~330_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[8].df|q~q  & ((\my_regfile|register[1].df|dffe_array[8].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[8].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[8].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[8].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~330 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[8]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~335 (
// Equation(s):
// \my_regfile|data_readRegA[8]~335_combout  = (\my_regfile|data_readRegA[8]~333_combout  & (\my_regfile|data_readRegA[8]~334_combout  & (\my_regfile|data_readRegA[8]~332_combout  & \my_regfile|data_readRegA[8]~330_combout )))

	.dataa(\my_regfile|data_readRegA[8]~333_combout ),
	.datab(\my_regfile|data_readRegA[8]~334_combout ),
	.datac(\my_regfile|data_readRegA[8]~332_combout ),
	.datad(\my_regfile|data_readRegA[8]~330_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~335 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~351 (
// Equation(s):
// \my_regfile|data_readRegA[8]~351_combout  = (\my_regfile|data_readRegA[8]~350_combout  & (\my_regfile|data_readRegA[8]~345_combout  & (\my_regfile|data_readRegA[8]~340_combout  & \my_regfile|data_readRegA[8]~335_combout )))

	.dataa(\my_regfile|data_readRegA[8]~350_combout ),
	.datab(\my_regfile|data_readRegA[8]~345_combout ),
	.datac(\my_regfile|data_readRegA[8]~340_combout ),
	.datad(\my_regfile|data_readRegA[8]~335_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~351 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector23~2 (
// Equation(s):
// \my_processor|my_alu|Selector23~2_combout  = (\my_processor|my_alu|Selector31~12_combout  & (\my_processor|my_alu|Selector31~11_combout  & ((\my_regfile|data_readRegA[8]~351_combout ) # (\my_processor|data[8]~17_combout )))) # 
// (!\my_processor|my_alu|Selector31~12_combout  & (((\my_regfile|data_readRegA[8]~351_combout  & \my_processor|data[8]~17_combout )) # (!\my_processor|my_alu|Selector31~11_combout )))

	.dataa(\my_regfile|data_readRegA[8]~351_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_processor|data[8]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~2 .lut_mask = 16'hE383;
defparam \my_processor|my_alu|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector23~0 (
// Equation(s):
// \my_processor|my_alu|Selector23~0_combout  = (\my_processor|my_alu|Selector31~7_combout  & (\my_processor|my_alu|Selector31~8_combout )) # (!\my_processor|my_alu|Selector31~7_combout  & ((\my_processor|my_alu|Selector31~8_combout  & 
// ((\my_processor|my_alu|ShiftRight0~91_combout ))) # (!\my_processor|my_alu|Selector31~8_combout  & (\my_processor|my_alu|ShiftLeft0~29_combout ))))

	.dataa(\my_processor|my_alu|Selector31~7_combout ),
	.datab(\my_processor|my_alu|Selector31~8_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~29_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~0 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector23~1 (
// Equation(s):
// \my_processor|my_alu|Selector23~1_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|Selector23~0_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector23~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~25_combout ))) # (!\my_processor|my_alu|Selector23~0_combout  & (\my_processor|my_alu|ShiftRight0~12_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~12_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~25_combout ),
	.datad(\my_processor|my_alu|Selector23~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~1 .lut_mask = 16'hFC22;
defparam \my_processor|my_alu|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector23~3 (
// Equation(s):
// \my_processor|my_alu|Selector23~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector23~2_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector23~2_combout  & 
// (\my_processor|my_alu|Add1~16_combout )) # (!\my_processor|my_alu|Selector23~2_combout  & ((\my_processor|my_alu|Selector23~1_combout )))))

	.dataa(\my_processor|my_alu|Add1~16_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|my_alu|Selector23~2_combout ),
	.datad(\my_processor|my_alu|Selector23~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~3 .lut_mask = 16'hE3E0;
defparam \my_processor|my_alu|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector23~4 (
// Equation(s):
// \my_processor|my_alu|Selector23~4_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~16_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector23~3_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Add0~16_combout ),
	.datad(\my_processor|my_alu|Selector23~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector23~4 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[7]~15_combout ,\my_processor|data[6]~13_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N8
cycloneive_lcell_comb \my_processor|data_writeReg[7]~7 (
// Equation(s):
// \my_processor|data_writeReg[7]~7_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [7])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & 
// ((\my_processor|my_alu|Selector24~7_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector24~7_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector24~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~7 .lut_mask = 16'hDF80;
defparam \my_processor|data_writeReg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N4
cycloneive_lcell_comb \my_regfile|register[26].df|dffe_array[7].df|q~feeder (
// Equation(s):
// \my_regfile|register[26].df|dffe_array[7].df|q~feeder_combout  = \my_processor|data_writeReg[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[26].df|dffe_array[7].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[7].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[26].df|dffe_array[7].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N5
dffeas \my_regfile|register[26].df|dffe_array[7].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[26].df|dffe_array[7].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[26].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[26].df|dffe_array[7].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[26].df|dffe_array[7].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~166 (
// Equation(s):
// \my_regfile|data_readRegB[7]~166_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[7].df|q~q  & ((\my_regfile|register[25].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~166 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[7]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~167 (
// Equation(s):
// \my_regfile|data_readRegB[7]~167_combout  = (\my_regfile|register[28].df|dffe_array[7].df|q~q  & ((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d1|d4|and3~combout )))) # (!\my_regfile|register[28].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d4|and4~combout  & ((\my_regfile|register[27].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and3~combout ))))

	.dataa(\my_regfile|register[28].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|register[27].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|d1|d4|and3~combout ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~167 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[7]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~168 (
// Equation(s):
// \my_regfile|data_readRegB[7]~168_combout  = (\my_regfile|register[30].df|dffe_array[7].df|q~q  & (((\my_regfile|register[31].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # (!\my_regfile|register[30].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|register[30].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d4|and6~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~168 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[7]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~169 (
// Equation(s):
// \my_regfile|data_readRegB[7]~169_combout  = (\my_regfile|data_readRegB[7]~168_combout  & ((\my_regfile|register[29].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d1|d2|and5~0_combout ) # (!\my_regfile|d1|d0|and1~6_combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(\my_regfile|d1|d2|and5~0_combout ),
	.datad(\my_regfile|data_readRegB[7]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~169 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[7]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~162 (
// Equation(s):
// \my_regfile|data_readRegB[7]~162_combout  = (\my_regfile|d1|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[7].df|q~q  & ((\my_regfile|register[20].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and4~combout )))) # 
// (!\my_regfile|d1|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d3|and4~combout )))

	.dataa(\my_regfile|d1|d3|and3~combout ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~162 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[7]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~161 (
// Equation(s):
// \my_regfile|data_readRegB[7]~161_combout  = (\my_regfile|register[17].df|dffe_array[7].df|q~q  & (((\my_regfile|register[18].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~161 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[7]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~164 (
// Equation(s):
// \my_regfile|data_readRegB[7]~164_combout  = (\my_regfile|register[24].df|dffe_array[7].df|q~q  & (((\my_regfile|register[23].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d3|and7~combout ))) # (!\my_regfile|register[24].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d3|and7~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~164 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[7]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~163 (
// Equation(s):
// \my_regfile|data_readRegB[7]~163_combout  = (\my_regfile|d1|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[7].df|q~q  & ((\my_regfile|register[21].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d3|and5~combout )))) # 
// (!\my_regfile|d1|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d3|and5~combout )))

	.dataa(\my_regfile|d1|d3|and6~combout ),
	.datab(\my_regfile|d1|d3|and5~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~163 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[7]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~165 (
// Equation(s):
// \my_regfile|data_readRegB[7]~165_combout  = (\my_regfile|data_readRegB[7]~162_combout  & (\my_regfile|data_readRegB[7]~161_combout  & (\my_regfile|data_readRegB[7]~164_combout  & \my_regfile|data_readRegB[7]~163_combout )))

	.dataa(\my_regfile|data_readRegB[7]~162_combout ),
	.datab(\my_regfile|data_readRegB[7]~161_combout ),
	.datac(\my_regfile|data_readRegB[7]~164_combout ),
	.datad(\my_regfile|data_readRegB[7]~163_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~165 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~170 (
// Equation(s):
// \my_regfile|data_readRegB[7]~170_combout  = (\my_regfile|data_readRegB[7]~166_combout  & (\my_regfile|data_readRegB[7]~167_combout  & (\my_regfile|data_readRegB[7]~169_combout  & \my_regfile|data_readRegB[7]~165_combout )))

	.dataa(\my_regfile|data_readRegB[7]~166_combout ),
	.datab(\my_regfile|data_readRegB[7]~167_combout ),
	.datac(\my_regfile|data_readRegB[7]~169_combout ),
	.datad(\my_regfile|data_readRegB[7]~165_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~170 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \my_processor|data[7]~14 (
// Equation(s):
// \my_processor|data[7]~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|c3|ad4~0_combout  & 
// ((!\my_regfile|data_readRegB[0]~22_combout ))) # (!\my_processor|c3|ad4~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegB[0]~22_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[7]~14 .lut_mask = 16'hA3AA;
defparam \my_processor|data[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~154 (
// Equation(s):
// \my_regfile|data_readRegB[7]~154_combout  = (\my_regfile|register[7].df|dffe_array[7].df|q~q  & (((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and0~combout )))) # (!\my_regfile|register[7].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d1|and7~combout  & ((\my_regfile|register[8].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and0~combout ))))

	.dataa(\my_regfile|register[7].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[8].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~154 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~153 (
// Equation(s):
// \my_regfile|data_readRegB[7]~153_combout  = (\my_regfile|register[5].df|dffe_array[7].df|q~q  & (((\my_regfile|register[6].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d1|and6~combout ))) # (!\my_regfile|register[5].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d1|and5~combout  & ((\my_regfile|register[6].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and6~combout ))))

	.dataa(\my_regfile|register[5].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d1|and6~combout ),
	.datac(\my_regfile|register[6].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~153 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~156 (
// Equation(s):
// \my_regfile|data_readRegB[7]~156_combout  = (\my_regfile|register[11].df|dffe_array[7].df|q~q  & (((\my_regfile|register[12].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[7].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[7].df|q~q ),
	.datab(\my_regfile|d1|d2|and3~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d2|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~156 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~158 (
// Equation(s):
// \my_regfile|data_readRegB[7]~158_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[7].df|q~q  & ((\my_regfile|register[15].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~158 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~157 (
// Equation(s):
// \my_regfile|data_readRegB[7]~157_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[7].df|q~q  & ((\my_regfile|register[14].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[13].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[14].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~157 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~155 (
// Equation(s):
// \my_regfile|data_readRegB[7]~155_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[7].df|q~q  & ((\my_regfile|register[10].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[7].df|q~q )) # (!\my_regfile|d1|d2|and2~combout )))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|d1|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[7].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~155 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~159 (
// Equation(s):
// \my_regfile|data_readRegB[7]~159_combout  = (\my_regfile|data_readRegB[7]~156_combout  & (\my_regfile|data_readRegB[7]~158_combout  & (\my_regfile|data_readRegB[7]~157_combout  & \my_regfile|data_readRegB[7]~155_combout )))

	.dataa(\my_regfile|data_readRegB[7]~156_combout ),
	.datab(\my_regfile|data_readRegB[7]~158_combout ),
	.datac(\my_regfile|data_readRegB[7]~157_combout ),
	.datad(\my_regfile|data_readRegB[7]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~159 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~150 (
// Equation(s):
// \my_regfile|data_readRegB[7]~150_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[7].df|q~q  & ((\my_regfile|register[1].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & ((\my_regfile|register[1].df|dffe_array[7].df|q~q ) # ((!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[1].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|register[2].df|dffe_array[7].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~150 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~151 (
// Equation(s):
// \my_regfile|data_readRegB[7]~151_combout  = (!\my_regfile|d1|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|register[3].df|dffe_array[7].df|q~q ),
	.datab(gnd),
	.datac(\my_regfile|d1|d1|and3~combout ),
	.datad(\my_regfile|d1|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~151 .lut_mask = 16'h00AF;
defparam \my_regfile|data_readRegB[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~152 (
// Equation(s):
// \my_regfile|data_readRegB[7]~152_combout  = (\my_regfile|data_readRegB[7]~150_combout  & (\my_regfile|data_readRegB[7]~151_combout  & ((\my_regfile|register[4].df|dffe_array[7].df|q~q ) # (!\my_regfile|d1|d1|and4~combout ))))

	.dataa(\my_regfile|d1|d1|and4~combout ),
	.datab(\my_regfile|register[4].df|dffe_array[7].df|q~q ),
	.datac(\my_regfile|data_readRegB[7]~150_combout ),
	.datad(\my_regfile|data_readRegB[7]~151_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~152 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~160 (
// Equation(s):
// \my_regfile|data_readRegB[7]~160_combout  = (\my_regfile|data_readRegB[7]~154_combout  & (\my_regfile|data_readRegB[7]~153_combout  & (\my_regfile|data_readRegB[7]~159_combout  & \my_regfile|data_readRegB[7]~152_combout )))

	.dataa(\my_regfile|data_readRegB[7]~154_combout ),
	.datab(\my_regfile|data_readRegB[7]~153_combout ),
	.datac(\my_regfile|data_readRegB[7]~159_combout ),
	.datad(\my_regfile|data_readRegB[7]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~160 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \my_processor|data[7]~15 (
// Equation(s):
// \my_processor|data[7]~15_combout  = (\my_processor|data[7]~14_combout ) # ((\my_regfile|data_readRegB[7]~170_combout  & (!\my_processor|c1|ad4~combout  & \my_regfile|data_readRegB[7]~160_combout )))

	.dataa(\my_regfile|data_readRegB[7]~170_combout ),
	.datab(\my_processor|c1|ad4~combout ),
	.datac(\my_processor|data[7]~14_combout ),
	.datad(\my_regfile|data_readRegB[7]~160_combout ),
	.cin(gnd),
	.combout(\my_processor|data[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[7]~15 .lut_mask = 16'hF2F0;
defparam \my_processor|data[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector24~1 (
// Equation(s):
// \my_processor|my_alu|Selector24~1_combout  = (!\my_processor|my_alu|Selector31~11_combout  & ((!\my_processor|my_alu|Selector31~12_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_processor|my_alu|Selector31~11_combout ),
	.datad(\my_processor|my_alu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~1 .lut_mask = 16'h050F;
defparam \my_processor|my_alu|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector24~4 (
// Equation(s):
// \my_processor|my_alu|Selector24~4_combout  = (\my_processor|my_alu|Selector31~12_combout  & (\my_processor|my_alu|Selector24~1_combout  & (\my_processor|my_alu|ShiftLeft0~25_combout ))) # (!\my_processor|my_alu|Selector31~12_combout  & 
// (((\my_processor|my_alu|Add1~14_combout )) # (!\my_processor|my_alu|Selector24~1_combout )))

	.dataa(\my_processor|my_alu|Selector31~12_combout ),
	.datab(\my_processor|my_alu|Selector24~1_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~25_combout ),
	.datad(\my_processor|my_alu|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~4 .lut_mask = 16'hD591;
defparam \my_processor|my_alu|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N26
cycloneive_lcell_comb \my_processor|my_alu|Selector24~5 (
// Equation(s):
// \my_processor|my_alu|Selector24~5_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_regfile|data_readRegA[7]~109_combout  & ((\my_processor|data[7]~15_combout ) # (!\my_processor|my_alu|Selector24~4_combout ))) # 
// (!\my_regfile|data_readRegA[7]~109_combout  & (\my_processor|data[7]~15_combout  & !\my_processor|my_alu|Selector24~4_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector24~4_combout ))))

	.dataa(\my_regfile|data_readRegA[7]~109_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|data[7]~15_combout ),
	.datad(\my_processor|my_alu|Selector24~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~5 .lut_mask = 16'hB3C8;
defparam \my_processor|my_alu|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~10 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[10]~329_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[8]~351_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[10]~329_combout ),
	.datad(\my_regfile|data_readRegA[8]~351_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~10 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~57 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[9]~307_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[7]~109_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[9]~307_combout ),
	.datad(\my_regfile|data_readRegA[7]~109_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~57 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~71 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~10_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~57_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~10_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~71 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector24~2 (
// Equation(s):
// \my_processor|my_alu|Selector24~2_combout  = (\my_processor|my_alu|Selector0~9_combout  & (!\my_processor|my_alu|Selector24~0_combout  & (\my_processor|my_alu|ShiftRight0~71_combout ))) # (!\my_processor|my_alu|Selector0~9_combout  & 
// ((\my_processor|my_alu|Selector24~0_combout ) # ((\my_processor|my_alu|ShiftRight0~88_combout ))))

	.dataa(\my_processor|my_alu|Selector0~9_combout ),
	.datab(\my_processor|my_alu|Selector24~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~71_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~2 .lut_mask = 16'h7564;
defparam \my_processor|my_alu|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector24~3 (
// Equation(s):
// \my_processor|my_alu|Selector24~3_combout  = (\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|Selector24~2_combout  & ((\my_processor|my_alu|ShiftRight0~90_combout ))) # (!\my_processor|my_alu|Selector24~2_combout  & 
// (\my_processor|my_alu|ShiftRight0~73_combout )))) # (!\my_processor|my_alu|Selector24~0_combout  & (((\my_processor|my_alu|Selector24~2_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~73_combout ),
	.datab(\my_processor|my_alu|Selector24~0_combout ),
	.datac(\my_processor|my_alu|Selector24~2_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~3 .lut_mask = 16'hF838;
defparam \my_processor|my_alu|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector24~6 (
// Equation(s):
// \my_processor|my_alu|Selector24~6_combout  = (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector28~2_combout  & ((\my_processor|my_alu|Selector24~3_combout ))) # (!\my_processor|my_alu|Selector28~2_combout  & 
// (\my_processor|my_alu|Selector24~5_combout ))))

	.dataa(\my_processor|my_alu|Selector28~2_combout ),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Selector24~5_combout ),
	.datad(\my_processor|my_alu|Selector24~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~6 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N6
cycloneive_lcell_comb \my_processor|my_alu|Selector24~7 (
// Equation(s):
// \my_processor|my_alu|Selector24~7_combout  = (\my_processor|my_alu|Selector24~6_combout ) # ((\my_processor|my_alu|Selector31~18_combout  & \my_processor|my_alu|Add0~14_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Add0~14_combout ),
	.datad(\my_processor|my_alu|Selector24~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector24~7 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N30
cycloneive_lcell_comb \my_processor|data_writeReg[6]~6 (
// Equation(s):
// \my_processor|data_writeReg[6]~6_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [6])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & 
// ((\my_processor|my_alu|Selector25~5_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector25~5_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|my_alu|Selector25~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~6 .lut_mask = 16'hBF80;
defparam \my_processor|data_writeReg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N15
dffeas \my_regfile|register[5].df|dffe_array[6].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[6].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[6].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~113 (
// Equation(s):
// \my_regfile|data_readRegA[6]~113_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[6].df|q~q  & ((\my_regfile|register[5].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~113 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~114 (
// Equation(s):
// \my_regfile|data_readRegA[6]~114_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[6].df|q~q  & ((\my_regfile|register[7].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~114 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~111 (
// Equation(s):
// \my_regfile|data_readRegA[6]~111_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[6].df|q~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[6].df|q~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~111 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[6]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~112 (
// Equation(s):
// \my_regfile|data_readRegA[6]~112_combout  = (\my_regfile|data_readRegA[6]~111_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|data_readRegA[6]~111_combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~112 .lut_mask = 16'h00A2;
defparam \my_regfile|data_readRegA[6]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~110 (
// Equation(s):
// \my_regfile|data_readRegA[6]~110_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[6].df|q~q  & ((\my_regfile|register[1].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~110 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~115 (
// Equation(s):
// \my_regfile|data_readRegA[6]~115_combout  = (\my_regfile|data_readRegA[6]~113_combout  & (\my_regfile|data_readRegA[6]~114_combout  & (\my_regfile|data_readRegA[6]~112_combout  & \my_regfile|data_readRegA[6]~110_combout )))

	.dataa(\my_regfile|data_readRegA[6]~113_combout ),
	.datab(\my_regfile|data_readRegA[6]~114_combout ),
	.datac(\my_regfile|data_readRegA[6]~112_combout ),
	.datad(\my_regfile|data_readRegA[6]~110_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~115 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~118 (
// Equation(s):
// \my_regfile|data_readRegA[6]~118_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[6].df|q~q  & ((\my_regfile|register[13].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~118 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~116 (
// Equation(s):
// \my_regfile|data_readRegA[6]~116_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[6].df|q~q  & ((\my_regfile|register[10].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~116 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~119 (
// Equation(s):
// \my_regfile|data_readRegA[6]~119_combout  = (\my_regfile|register[16].df|dffe_array[6].df|q~q  & (((\my_regfile|register[15].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[6].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[6].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~119 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[6]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~117 (
// Equation(s):
// \my_regfile|data_readRegA[6]~117_combout  = (\my_regfile|d0|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[6].df|q~q  & ((\my_regfile|register[12].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d2|and4~combout )))) # 
// (!\my_regfile|d0|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d2|and4~combout )))

	.dataa(\my_regfile|d0|d2|and3~combout ),
	.datab(\my_regfile|d0|d2|and4~combout ),
	.datac(\my_regfile|register[12].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[11].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~117 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~120 (
// Equation(s):
// \my_regfile|data_readRegA[6]~120_combout  = (\my_regfile|data_readRegA[6]~118_combout  & (\my_regfile|data_readRegA[6]~116_combout  & (\my_regfile|data_readRegA[6]~119_combout  & \my_regfile|data_readRegA[6]~117_combout )))

	.dataa(\my_regfile|data_readRegA[6]~118_combout ),
	.datab(\my_regfile|data_readRegA[6]~116_combout ),
	.datac(\my_regfile|data_readRegA[6]~119_combout ),
	.datad(\my_regfile|data_readRegA[6]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~120 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~126 (
// Equation(s):
// \my_regfile|data_readRegA[6]~126_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[6].df|q~q  & ((\my_regfile|register[25].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~126 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~127 (
// Equation(s):
// \my_regfile|data_readRegA[6]~127_combout  = (((\my_regfile|register[28].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~127 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~128 (
// Equation(s):
// \my_regfile|data_readRegA[6]~128_combout  = (\my_regfile|data_readRegA[6]~126_combout  & (\my_regfile|data_readRegA[6]~127_combout  & ((\my_regfile|register[27].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[6]~126_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|data_readRegA[6]~127_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~128 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~129 (
// Equation(s):
// \my_regfile|data_readRegA[6]~129_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[6].df|q~q  & ((\my_regfile|register[30].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~129 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~130 (
// Equation(s):
// \my_regfile|data_readRegA[6]~130_combout  = (\my_regfile|data_readRegA[6]~128_combout  & (\my_regfile|data_readRegA[6]~129_combout  & ((\my_regfile|register[29].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|d0|d4|and5~combout ),
	.datab(\my_regfile|data_readRegA[6]~128_combout ),
	.datac(\my_regfile|register[29].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|data_readRegA[6]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~130 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~123 (
// Equation(s):
// \my_regfile|data_readRegA[6]~123_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[6].df|q~q  & ((\my_regfile|register[22].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & ((\my_regfile|register[22].df|dffe_array[6].df|q~q ) # ((!\my_regfile|d0|d3|and6~combout ))))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|register[22].df|dffe_array[6].df|q~q ),
	.datac(\my_regfile|register[21].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|d0|d3|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~123 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~122 (
// Equation(s):
// \my_regfile|data_readRegA[6]~122_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[6].df|q~q  & ((\my_regfile|register[20].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~122 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~121 (
// Equation(s):
// \my_regfile|data_readRegA[6]~121_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[6].df|q~q  & ((\my_regfile|register[17].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~121 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~124 (
// Equation(s):
// \my_regfile|data_readRegA[6]~124_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[6].df|q~q  & ((\my_regfile|register[24].df|dffe_array[6].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[6].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[6].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[6].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~124 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~125 (
// Equation(s):
// \my_regfile|data_readRegA[6]~125_combout  = (\my_regfile|data_readRegA[6]~123_combout  & (\my_regfile|data_readRegA[6]~122_combout  & (\my_regfile|data_readRegA[6]~121_combout  & \my_regfile|data_readRegA[6]~124_combout )))

	.dataa(\my_regfile|data_readRegA[6]~123_combout ),
	.datab(\my_regfile|data_readRegA[6]~122_combout ),
	.datac(\my_regfile|data_readRegA[6]~121_combout ),
	.datad(\my_regfile|data_readRegA[6]~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~125 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~131 (
// Equation(s):
// \my_regfile|data_readRegA[6]~131_combout  = (\my_regfile|data_readRegA[6]~115_combout  & (\my_regfile|data_readRegA[6]~120_combout  & (\my_regfile|data_readRegA[6]~130_combout  & \my_regfile|data_readRegA[6]~125_combout )))

	.dataa(\my_regfile|data_readRegA[6]~115_combout ),
	.datab(\my_regfile|data_readRegA[6]~120_combout ),
	.datac(\my_regfile|data_readRegA[6]~130_combout ),
	.datad(\my_regfile|data_readRegA[6]~125_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~131 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~56 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~56_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~351_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[6]~131_combout )))))

	.dataa(\my_regfile|data_readRegA[8]~351_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[6]~131_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~56 .lut_mask = 16'h2320;
defparam \my_processor|my_alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N0
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~58 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~58_combout  = (\my_processor|my_alu|ShiftRight0~56_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|my_alu|ShiftRight0~57_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~56_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~58 .lut_mask = 16'hFCF0;
defparam \my_processor|my_alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector25~0 (
// Equation(s):
// \my_processor|my_alu|Selector25~0_combout  = (\my_processor|my_alu|Selector0~9_combout  & ((\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|ShiftRight0~62_combout ))) # (!\my_processor|my_alu|Selector24~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~58_combout )))) # (!\my_processor|my_alu|Selector0~9_combout  & (\my_processor|my_alu|Selector24~0_combout ))

	.dataa(\my_processor|my_alu|Selector0~9_combout ),
	.datab(\my_processor|my_alu|Selector24~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~58_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~0 .lut_mask = 16'hEC64;
defparam \my_processor|my_alu|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~84 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~60_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|my_alu|ShiftRight0~53_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~84 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector25~1 (
// Equation(s):
// \my_processor|my_alu|Selector25~1_combout  = (\my_processor|my_alu|Selector0~9_combout  & (\my_processor|my_alu|Selector25~0_combout )) # (!\my_processor|my_alu|Selector0~9_combout  & ((\my_processor|my_alu|Selector25~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~87_combout )) # (!\my_processor|my_alu|Selector25~0_combout  & ((\my_processor|my_alu|ShiftRight0~84_combout )))))

	.dataa(\my_processor|my_alu|Selector0~9_combout ),
	.datab(\my_processor|my_alu|Selector25~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~87_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~1 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector25~2 (
// Equation(s):
// \my_processor|my_alu|Selector25~2_combout  = (\my_processor|my_alu|Selector31~12_combout  & (\my_processor|my_alu|Selector24~1_combout  & ((\my_processor|my_alu|ShiftLeft0~21_combout )))) # (!\my_processor|my_alu|Selector31~12_combout  & 
// (((\my_processor|my_alu|Add1~12_combout )) # (!\my_processor|my_alu|Selector24~1_combout )))

	.dataa(\my_processor|my_alu|Selector31~12_combout ),
	.datab(\my_processor|my_alu|Selector24~1_combout ),
	.datac(\my_processor|my_alu|Add1~12_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~2 .lut_mask = 16'hD951;
defparam \my_processor|my_alu|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector25~3 (
// Equation(s):
// \my_processor|my_alu|Selector25~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|data[6]~13_combout  & ((\my_regfile|data_readRegA[6]~131_combout ) # (!\my_processor|my_alu|Selector25~2_combout ))) # 
// (!\my_processor|data[6]~13_combout  & (\my_regfile|data_readRegA[6]~131_combout  & !\my_processor|my_alu|Selector25~2_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector25~2_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|data[6]~13_combout ),
	.datac(\my_regfile|data_readRegA[6]~131_combout ),
	.datad(\my_processor|my_alu|Selector25~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~3 .lut_mask = 16'hD5A8;
defparam \my_processor|my_alu|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector25~4 (
// Equation(s):
// \my_processor|my_alu|Selector25~4_combout  = (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector28~2_combout  & (\my_processor|my_alu|Selector25~1_combout )) # (!\my_processor|my_alu|Selector28~2_combout  & 
// ((\my_processor|my_alu|Selector25~3_combout )))))

	.dataa(\my_processor|my_alu|Selector31~18_combout ),
	.datab(\my_processor|my_alu|Selector28~2_combout ),
	.datac(\my_processor|my_alu|Selector25~1_combout ),
	.datad(\my_processor|my_alu|Selector25~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~4 .lut_mask = 16'h5140;
defparam \my_processor|my_alu|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector25~5 (
// Equation(s):
// \my_processor|my_alu|Selector25~5_combout  = (\my_processor|my_alu|Selector25~4_combout ) # ((\my_processor|my_alu|Selector31~18_combout  & \my_processor|my_alu|Add0~12_combout ))

	.dataa(\my_processor|my_alu|Selector31~18_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~12_combout ),
	.datad(\my_processor|my_alu|Selector25~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector25~5 .lut_mask = 16'hFFA0;
defparam \my_processor|my_alu|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[5]~11_combout ,\my_processor|data[4]~9_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N24
cycloneive_lcell_comb \my_processor|data_writeReg[5]~5 (
// Equation(s):
// \my_processor|data_writeReg[5]~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector26~5_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector26~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|cmp2|ad4~0_combout ),
	.datad(\my_processor|my_alu|Selector26~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~5 .lut_mask = 16'hDF80;
defparam \my_processor|data_writeReg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N31
dffeas \my_regfile|register[3].df|dffe_array[5].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[3].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[3].df|dffe_array[5].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[3].df|dffe_array[5].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~133 (
// Equation(s):
// \my_regfile|data_readRegA[5]~133_combout  = (((\my_regfile|register[4].df|dffe_array[5].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d1|and0~4_combout ),
	.datac(\my_regfile|register[4].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~133 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[5]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~134 (
// Equation(s):
// \my_regfile|data_readRegA[5]~134_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[5]~133_combout  & ((\my_regfile|register[3].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and3~combout ),
	.datab(\my_regfile|d0|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|data_readRegA[5]~133_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~134 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegA[5]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~135 (
// Equation(s):
// \my_regfile|data_readRegA[5]~135_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[5].df|q~q  & ((\my_regfile|register[5].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~135 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~136 (
// Equation(s):
// \my_regfile|data_readRegA[5]~136_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[5].df|q~q  & ((\my_regfile|register[7].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~136 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~132 (
// Equation(s):
// \my_regfile|data_readRegA[5]~132_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[5].df|q~q  & ((\my_regfile|register[1].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~132 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~137 (
// Equation(s):
// \my_regfile|data_readRegA[5]~137_combout  = (\my_regfile|data_readRegA[5]~134_combout  & (\my_regfile|data_readRegA[5]~135_combout  & (\my_regfile|data_readRegA[5]~136_combout  & \my_regfile|data_readRegA[5]~132_combout )))

	.dataa(\my_regfile|data_readRegA[5]~134_combout ),
	.datab(\my_regfile|data_readRegA[5]~135_combout ),
	.datac(\my_regfile|data_readRegA[5]~136_combout ),
	.datad(\my_regfile|data_readRegA[5]~132_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~137 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~144 (
// Equation(s):
// \my_regfile|data_readRegA[5]~144_combout  = (\my_regfile|register[20].df|dffe_array[5].df|q~q  & (((\my_regfile|register[19].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~144 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[5]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~145 (
// Equation(s):
// \my_regfile|data_readRegA[5]~145_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[5].df|q~q  & ((\my_regfile|register[22].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~145 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[5]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~146 (
// Equation(s):
// \my_regfile|data_readRegA[5]~146_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[5].df|q~q  & ((\my_regfile|register[24].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~146 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[5]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~143 (
// Equation(s):
// \my_regfile|data_readRegA[5]~143_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[5].df|q~q  & ((\my_regfile|register[17].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~143 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~147 (
// Equation(s):
// \my_regfile|data_readRegA[5]~147_combout  = (\my_regfile|data_readRegA[5]~144_combout  & (\my_regfile|data_readRegA[5]~145_combout  & (\my_regfile|data_readRegA[5]~146_combout  & \my_regfile|data_readRegA[5]~143_combout )))

	.dataa(\my_regfile|data_readRegA[5]~144_combout ),
	.datab(\my_regfile|data_readRegA[5]~145_combout ),
	.datac(\my_regfile|data_readRegA[5]~146_combout ),
	.datad(\my_regfile|data_readRegA[5]~143_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~147 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~139 (
// Equation(s):
// \my_regfile|data_readRegA[5]~139_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[5].df|q~q  & ((\my_regfile|register[11].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~139 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~140 (
// Equation(s):
// \my_regfile|data_readRegA[5]~140_combout  = (\my_regfile|register[14].df|dffe_array[5].df|q~q  & (((\my_regfile|register[13].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~140 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[5]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~141 (
// Equation(s):
// \my_regfile|data_readRegA[5]~141_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[5].df|q~q  & ((\my_regfile|register[16].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~141 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[5]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~138 (
// Equation(s):
// \my_regfile|data_readRegA[5]~138_combout  = (\my_regfile|register[9].df|dffe_array[5].df|q~q  & (((\my_regfile|register[10].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|d0|d2|and1~combout ),
	.datad(\my_regfile|register[10].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~138 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[5]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~142 (
// Equation(s):
// \my_regfile|data_readRegA[5]~142_combout  = (\my_regfile|data_readRegA[5]~139_combout  & (\my_regfile|data_readRegA[5]~140_combout  & (\my_regfile|data_readRegA[5]~141_combout  & \my_regfile|data_readRegA[5]~138_combout )))

	.dataa(\my_regfile|data_readRegA[5]~139_combout ),
	.datab(\my_regfile|data_readRegA[5]~140_combout ),
	.datac(\my_regfile|data_readRegA[5]~141_combout ),
	.datad(\my_regfile|data_readRegA[5]~138_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~142 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~151 (
// Equation(s):
// \my_regfile|data_readRegA[5]~151_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[5].df|q~q  & ((\my_regfile|register[30].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~151 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[5]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~149 (
// Equation(s):
// \my_regfile|data_readRegA[5]~149_combout  = (((\my_regfile|register[28].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d0|and2~2_combout )

	.dataa(\my_regfile|d0|d0|and2~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[28].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~149 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[5]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~148 (
// Equation(s):
// \my_regfile|data_readRegA[5]~148_combout  = (\my_regfile|register[25].df|dffe_array[5].df|q~q  & (((\my_regfile|register[26].df|dffe_array[5].df|q~q )) # (!\my_regfile|d0|d4|and2~combout ))) # (!\my_regfile|register[25].df|dffe_array[5].df|q~q  & 
// (!\my_regfile|d0|d4|and1~combout  & ((\my_regfile|register[26].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and2~combout ))))

	.dataa(\my_regfile|register[25].df|dffe_array[5].df|q~q ),
	.datab(\my_regfile|d0|d4|and2~combout ),
	.datac(\my_regfile|d0|d4|and1~combout ),
	.datad(\my_regfile|register[26].df|dffe_array[5].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~148 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[5]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~150 (
// Equation(s):
// \my_regfile|data_readRegA[5]~150_combout  = (\my_regfile|data_readRegA[5]~149_combout  & (\my_regfile|data_readRegA[5]~148_combout  & ((\my_regfile|register[27].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[5].df|q~q ),
	.datac(\my_regfile|data_readRegA[5]~149_combout ),
	.datad(\my_regfile|data_readRegA[5]~148_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~150 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[5]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~152 (
// Equation(s):
// \my_regfile|data_readRegA[5]~152_combout  = (\my_regfile|data_readRegA[5]~151_combout  & (\my_regfile|data_readRegA[5]~150_combout  & ((\my_regfile|register[29].df|dffe_array[5].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[5]~151_combout ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[5].df|q~q ),
	.datad(\my_regfile|data_readRegA[5]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~152 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[5]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~153 (
// Equation(s):
// \my_regfile|data_readRegA[5]~153_combout  = (\my_regfile|data_readRegA[5]~137_combout  & (\my_regfile|data_readRegA[5]~147_combout  & (\my_regfile|data_readRegA[5]~142_combout  & \my_regfile|data_readRegA[5]~152_combout )))

	.dataa(\my_regfile|data_readRegA[5]~137_combout ),
	.datab(\my_regfile|data_readRegA[5]~147_combout ),
	.datac(\my_regfile|data_readRegA[5]~142_combout ),
	.datad(\my_regfile|data_readRegA[5]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~153 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~28 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[8]~351_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[7]~109_combout )))))

	.dataa(\my_regfile|data_readRegA[8]~351_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[7]~109_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~28 .lut_mask = 16'hB080;
defparam \my_processor|my_alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N24
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~29 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[6]~131_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[5]~153_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[6]~131_combout ),
	.datad(\my_regfile|data_readRegA[5]~153_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~29 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~30 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~30_combout  = (\my_processor|my_alu|ShiftRight0~28_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~29_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftRight0~28_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~30 .lut_mask = 16'hF3F0;
defparam \my_processor|my_alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector26~0 (
// Equation(s):
// \my_processor|my_alu|Selector26~0_combout  = (\my_processor|my_alu|Selector24~0_combout  & (!\my_processor|my_alu|Selector0~9_combout )) # (!\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|Selector0~9_combout  & 
// (\my_processor|my_alu|ShiftRight0~30_combout )) # (!\my_processor|my_alu|Selector0~9_combout  & ((\my_processor|my_alu|ShiftRight0~79_combout )))))

	.dataa(\my_processor|my_alu|Selector24~0_combout ),
	.datab(\my_processor|my_alu|Selector0~9_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~30_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~0 .lut_mask = 16'h7362;
defparam \my_processor|my_alu|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector26~1 (
// Equation(s):
// \my_processor|my_alu|Selector26~1_combout  = (\my_processor|my_alu|Selector24~0_combout  & ((\my_processor|my_alu|Selector26~0_combout  & ((\my_processor|my_alu|ShiftRight0~83_combout ))) # (!\my_processor|my_alu|Selector26~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~34_combout )))) # (!\my_processor|my_alu|Selector24~0_combout  & (((\my_processor|my_alu|Selector26~0_combout ))))

	.dataa(\my_processor|my_alu|ShiftRight0~34_combout ),
	.datab(\my_processor|my_alu|Selector24~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~83_combout ),
	.datad(\my_processor|my_alu|Selector26~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~1 .lut_mask = 16'hF388;
defparam \my_processor|my_alu|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector26~2 (
// Equation(s):
// \my_processor|my_alu|Selector26~2_combout  = (\my_processor|my_alu|Selector24~1_combout  & ((\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|my_alu|ShiftLeft0~18_combout ))) # (!\my_processor|my_alu|Selector31~12_combout  & 
// (\my_processor|my_alu|Add1~10_combout )))) # (!\my_processor|my_alu|Selector24~1_combout  & (!\my_processor|my_alu|Selector31~12_combout ))

	.dataa(\my_processor|my_alu|Selector24~1_combout ),
	.datab(\my_processor|my_alu|Selector31~12_combout ),
	.datac(\my_processor|my_alu|Add1~10_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~2 .lut_mask = 16'hB931;
defparam \my_processor|my_alu|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector26~3 (
// Equation(s):
// \my_processor|my_alu|Selector26~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|data[5]~11_combout  & ((\my_regfile|data_readRegA[5]~153_combout ) # (!\my_processor|my_alu|Selector26~2_combout ))) # 
// (!\my_processor|data[5]~11_combout  & (\my_regfile|data_readRegA[5]~153_combout  & !\my_processor|my_alu|Selector26~2_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector26~2_combout ))))

	.dataa(\my_processor|data[5]~11_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_regfile|data_readRegA[5]~153_combout ),
	.datad(\my_processor|my_alu|Selector26~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~3 .lut_mask = 16'hB3C8;
defparam \my_processor|my_alu|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector26~4 (
// Equation(s):
// \my_processor|my_alu|Selector26~4_combout  = (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector28~2_combout  & (\my_processor|my_alu|Selector26~1_combout )) # (!\my_processor|my_alu|Selector28~2_combout  & 
// ((\my_processor|my_alu|Selector26~3_combout )))))

	.dataa(\my_processor|my_alu|Selector28~2_combout ),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Selector26~1_combout ),
	.datad(\my_processor|my_alu|Selector26~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~4 .lut_mask = 16'h3120;
defparam \my_processor|my_alu|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector26~5 (
// Equation(s):
// \my_processor|my_alu|Selector26~5_combout  = (\my_processor|my_alu|Selector26~4_combout ) # ((\my_processor|my_alu|Selector31~18_combout  & \my_processor|my_alu|Add0~10_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Add0~10_combout ),
	.datad(\my_processor|my_alu|Selector26~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector26~5 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N16
cycloneive_lcell_comb \my_processor|data_writeReg[4]~4 (
// Equation(s):
// \my_processor|data_writeReg[4]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector27~5_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector27~5_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|my_alu|Selector27~5_combout ),
	.datad(\my_processor|cmp2|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~4 .lut_mask = 16'hB8F0;
defparam \my_processor|data_writeReg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N9
dffeas \my_regfile|register[5].df|dffe_array[4].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[5].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[5].df|dffe_array[4].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[5].df|dffe_array[4].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~157 (
// Equation(s):
// \my_regfile|data_readRegA[4]~157_combout  = (\my_regfile|d0|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[4].df|q~q  & ((\my_regfile|register[5].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # 
// (!\my_regfile|d0|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d1|and5~combout )))

	.dataa(\my_regfile|d0|d1|and6~combout ),
	.datab(\my_regfile|d0|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~157 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~155 (
// Equation(s):
// \my_regfile|data_readRegA[4]~155_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~155 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[4]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~156 (
// Equation(s):
// \my_regfile|data_readRegA[4]~156_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[4]~155_combout  & ((\my_regfile|register[3].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[4]~155_combout ),
	.datad(\my_regfile|register[3].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~156 .lut_mask = 16'h5010;
defparam \my_regfile|data_readRegA[4]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~158 (
// Equation(s):
// \my_regfile|data_readRegA[4]~158_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[4].df|q~q  & ((\my_regfile|register[7].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~158 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~154 (
// Equation(s):
// \my_regfile|data_readRegA[4]~154_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[4].df|q~q  & ((\my_regfile|register[1].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[1].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~154 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[4]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~159 (
// Equation(s):
// \my_regfile|data_readRegA[4]~159_combout  = (\my_regfile|data_readRegA[4]~157_combout  & (\my_regfile|data_readRegA[4]~156_combout  & (\my_regfile|data_readRegA[4]~158_combout  & \my_regfile|data_readRegA[4]~154_combout )))

	.dataa(\my_regfile|data_readRegA[4]~157_combout ),
	.datab(\my_regfile|data_readRegA[4]~156_combout ),
	.datac(\my_regfile|data_readRegA[4]~158_combout ),
	.datad(\my_regfile|data_readRegA[4]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~159 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~173 (
// Equation(s):
// \my_regfile|data_readRegA[4]~173_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[4].df|q~q  & ((\my_regfile|register[30].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~173 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~171 (
// Equation(s):
// \my_regfile|data_readRegA[4]~171_combout  = (((\my_regfile|register[28].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~171 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[4]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~170 (
// Equation(s):
// \my_regfile|data_readRegA[4]~170_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[4].df|q~q  & ((\my_regfile|register[25].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~170 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~172 (
// Equation(s):
// \my_regfile|data_readRegA[4]~172_combout  = (\my_regfile|data_readRegA[4]~171_combout  & (\my_regfile|data_readRegA[4]~170_combout  & ((\my_regfile|register[27].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[4]~171_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|data_readRegA[4]~170_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~172 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[4]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~174 (
// Equation(s):
// \my_regfile|data_readRegA[4]~174_combout  = (\my_regfile|data_readRegA[4]~173_combout  & (\my_regfile|data_readRegA[4]~172_combout  & ((\my_regfile|register[29].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[4]~173_combout ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[4]~172_combout ),
	.datad(\my_regfile|register[29].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~174 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[4]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~161 (
// Equation(s):
// \my_regfile|data_readRegA[4]~161_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[4].df|q~q  & ((\my_regfile|register[11].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~161 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~162 (
// Equation(s):
// \my_regfile|data_readRegA[4]~162_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[4].df|q~q  & ((\my_regfile|register[13].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[4].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|d0|d2|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~162 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[4]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~163 (
// Equation(s):
// \my_regfile|data_readRegA[4]~163_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[4].df|q~q  & ((\my_regfile|register[16].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~163 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[4]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~160 (
// Equation(s):
// \my_regfile|data_readRegA[4]~160_combout  = (\my_regfile|register[9].df|dffe_array[4].df|q~q  & (((\my_regfile|register[10].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d2|and2~combout ))) # (!\my_regfile|register[9].df|dffe_array[4].df|q~q  & 
// (!\my_regfile|d0|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[4].df|q~q ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|d0|d2|and1~combout ),
	.datad(\my_regfile|register[10].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~160 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[4]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~164 (
// Equation(s):
// \my_regfile|data_readRegA[4]~164_combout  = (\my_regfile|data_readRegA[4]~161_combout  & (\my_regfile|data_readRegA[4]~162_combout  & (\my_regfile|data_readRegA[4]~163_combout  & \my_regfile|data_readRegA[4]~160_combout )))

	.dataa(\my_regfile|data_readRegA[4]~161_combout ),
	.datab(\my_regfile|data_readRegA[4]~162_combout ),
	.datac(\my_regfile|data_readRegA[4]~163_combout ),
	.datad(\my_regfile|data_readRegA[4]~160_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~164 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~168 (
// Equation(s):
// \my_regfile|data_readRegA[4]~168_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[4].df|q~q  & ((\my_regfile|register[24].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~168 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[4]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~165 (
// Equation(s):
// \my_regfile|data_readRegA[4]~165_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[4].df|q~q  & ((\my_regfile|register[17].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~165 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[4]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~166 (
// Equation(s):
// \my_regfile|data_readRegA[4]~166_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[4].df|q~q  & ((\my_regfile|register[20].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~166 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[4]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~167 (
// Equation(s):
// \my_regfile|data_readRegA[4]~167_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[4].df|q~q  & ((\my_regfile|register[22].df|dffe_array[4].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[4].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[4].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[4].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~167 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[4]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~169 (
// Equation(s):
// \my_regfile|data_readRegA[4]~169_combout  = (\my_regfile|data_readRegA[4]~168_combout  & (\my_regfile|data_readRegA[4]~165_combout  & (\my_regfile|data_readRegA[4]~166_combout  & \my_regfile|data_readRegA[4]~167_combout )))

	.dataa(\my_regfile|data_readRegA[4]~168_combout ),
	.datab(\my_regfile|data_readRegA[4]~165_combout ),
	.datac(\my_regfile|data_readRegA[4]~166_combout ),
	.datad(\my_regfile|data_readRegA[4]~167_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~169 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~175 (
// Equation(s):
// \my_regfile|data_readRegA[4]~175_combout  = (\my_regfile|data_readRegA[4]~159_combout  & (\my_regfile|data_readRegA[4]~174_combout  & (\my_regfile|data_readRegA[4]~164_combout  & \my_regfile|data_readRegA[4]~169_combout )))

	.dataa(\my_regfile|data_readRegA[4]~159_combout ),
	.datab(\my_regfile|data_readRegA[4]~174_combout ),
	.datac(\my_regfile|data_readRegA[4]~164_combout ),
	.datad(\my_regfile|data_readRegA[4]~169_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~175 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector27~2 (
// Equation(s):
// \my_processor|my_alu|Selector27~2_combout  = (\my_processor|my_alu|Selector31~12_combout  & (\my_processor|my_alu|Selector24~1_combout  & (\my_processor|my_alu|ShiftLeft0~14_combout ))) # (!\my_processor|my_alu|Selector31~12_combout  & 
// (((\my_processor|my_alu|Add1~8_combout )) # (!\my_processor|my_alu|Selector24~1_combout )))

	.dataa(\my_processor|my_alu|Selector31~12_combout ),
	.datab(\my_processor|my_alu|Selector24~1_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~14_combout ),
	.datad(\my_processor|my_alu|Add1~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~2 .lut_mask = 16'hD591;
defparam \my_processor|my_alu|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector27~3 (
// Equation(s):
// \my_processor|my_alu|Selector27~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_regfile|data_readRegA[4]~175_combout  & ((\my_processor|data[4]~9_combout ) # (!\my_processor|my_alu|Selector27~2_combout ))) # 
// (!\my_regfile|data_readRegA[4]~175_combout  & (\my_processor|data[4]~9_combout  & !\my_processor|my_alu|Selector27~2_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector27~2_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_regfile|data_readRegA[4]~175_combout ),
	.datac(\my_processor|data[4]~9_combout ),
	.datad(\my_processor|my_alu|Selector27~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~3 .lut_mask = 16'hD5A8;
defparam \my_processor|my_alu|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~4 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[5]~153_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[4]~175_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[5]~153_combout ),
	.datad(\my_regfile|data_readRegA[4]~175_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~4 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N20
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~3 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[7]~109_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[6]~131_combout )))))

	.dataa(\my_regfile|data_readRegA[7]~109_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[6]~131_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~3 .lut_mask = 16'hB080;
defparam \my_processor|my_alu|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~5 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~5_combout  = (\my_processor|my_alu|ShiftRight0~3_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|my_alu|ShiftRight0~4_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|my_alu|ShiftRight0~4_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~5 .lut_mask = 16'hFF30;
defparam \my_processor|my_alu|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N6
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~11 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~10_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~10_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~11 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector27~0 (
// Equation(s):
// \my_processor|my_alu|Selector27~0_combout  = (\my_processor|my_alu|Selector24~0_combout  & (((\my_processor|my_alu|ShiftRight0~11_combout )) # (!\my_processor|my_alu|Selector0~9_combout ))) # (!\my_processor|my_alu|Selector24~0_combout  & 
// (\my_processor|my_alu|Selector0~9_combout  & (\my_processor|my_alu|ShiftRight0~5_combout )))

	.dataa(\my_processor|my_alu|Selector24~0_combout ),
	.datab(\my_processor|my_alu|Selector0~9_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~5_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~0 .lut_mask = 16'hEA62;
defparam \my_processor|my_alu|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector27~1 (
// Equation(s):
// \my_processor|my_alu|Selector27~1_combout  = (\my_processor|my_alu|Selector0~9_combout  & (((\my_processor|my_alu|Selector27~0_combout )))) # (!\my_processor|my_alu|Selector0~9_combout  & ((\my_processor|my_alu|Selector27~0_combout  & 
// ((\my_processor|my_alu|ShiftRight0~78_combout ))) # (!\my_processor|my_alu|Selector27~0_combout  & (\my_processor|my_alu|ShiftRight0~75_combout ))))

	.dataa(\my_processor|my_alu|Selector0~9_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~75_combout ),
	.datac(\my_processor|my_alu|Selector27~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~1 .lut_mask = 16'hF4A4;
defparam \my_processor|my_alu|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector27~4 (
// Equation(s):
// \my_processor|my_alu|Selector27~4_combout  = (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector28~2_combout  & ((\my_processor|my_alu|Selector27~1_combout ))) # (!\my_processor|my_alu|Selector28~2_combout  & 
// (\my_processor|my_alu|Selector27~3_combout ))))

	.dataa(\my_processor|my_alu|Selector28~2_combout ),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Selector27~3_combout ),
	.datad(\my_processor|my_alu|Selector27~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~4 .lut_mask = 16'h3210;
defparam \my_processor|my_alu|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector27~5 (
// Equation(s):
// \my_processor|my_alu|Selector27~5_combout  = (\my_processor|my_alu|Selector27~4_combout ) # ((\my_processor|my_alu|Selector31~18_combout  & \my_processor|my_alu|Add0~8_combout ))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Add0~8_combout ),
	.datad(\my_processor|my_alu|Selector27~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector27~5 .lut_mask = 16'hFFC0;
defparam \my_processor|my_alu|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[3]~5_combout ,\my_processor|data[2]~4_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N8
cycloneive_lcell_comb \my_processor|data_writeReg[3]~3 (
// Equation(s):
// \my_processor|data_writeReg[3]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector28~12_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector28~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_processor|my_alu|Selector28~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~3 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N15
dffeas \my_regfile|register[1].df|dffe_array[3].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[1].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[1].df|dffe_array[3].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[1].df|dffe_array[3].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~44 (
// Equation(s):
// \my_regfile|data_readRegA[3]~44_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[3].df|q~q  & ((\my_regfile|register[1].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # 
// (!\my_regfile|d0|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~44 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~47 (
// Equation(s):
// \my_regfile|data_readRegA[3]~47_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[3].df|q~q  & ((\my_regfile|register[6].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # 
// (!\my_regfile|d0|d1|and5~combout  & (((\my_regfile|register[6].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~47 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~48 (
// Equation(s):
// \my_regfile|data_readRegA[3]~48_combout  = (\my_regfile|register[8].df|dffe_array[3].df|q~q  & (((\my_regfile|register[7].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # (!\my_regfile|register[8].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d2|and0~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~48 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~45 (
// Equation(s):
// \my_regfile|data_readRegA[3]~45_combout  = (\my_regfile|d0|d0|and0~combout ) # (((\my_regfile|register[4].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_regfile|d0|d0|and0~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~45 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegA[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~46 (
// Equation(s):
// \my_regfile|data_readRegA[3]~46_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[3]~45_combout  & ((\my_regfile|register[3].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|data_readRegA[3]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~46 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegA[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~49 (
// Equation(s):
// \my_regfile|data_readRegA[3]~49_combout  = (\my_regfile|data_readRegA[3]~44_combout  & (\my_regfile|data_readRegA[3]~47_combout  & (\my_regfile|data_readRegA[3]~48_combout  & \my_regfile|data_readRegA[3]~46_combout )))

	.dataa(\my_regfile|data_readRegA[3]~44_combout ),
	.datab(\my_regfile|data_readRegA[3]~47_combout ),
	.datac(\my_regfile|data_readRegA[3]~48_combout ),
	.datad(\my_regfile|data_readRegA[3]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~49 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~53 (
// Equation(s):
// \my_regfile|data_readRegA[3]~53_combout  = (\my_regfile|d0|d2|and7~combout  & (\my_regfile|register[15].df|dffe_array[3].df|q~q  & ((\my_regfile|register[16].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and0~combout )))) # 
// (!\my_regfile|d0|d2|and7~combout  & (((\my_regfile|register[16].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and0~combout )))

	.dataa(\my_regfile|d0|d2|and7~combout ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~53 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~50 (
// Equation(s):
// \my_regfile|data_readRegA[3]~50_combout  = (\my_regfile|register[10].df|dffe_array[3].df|q~q  & (((\my_regfile|register[9].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d2|and1~combout ))) # (!\my_regfile|register[10].df|dffe_array[3].df|q~q  & 
// (!\my_regfile|d0|d2|and2~combout  & ((\my_regfile|register[9].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and1~combout ))))

	.dataa(\my_regfile|register[10].df|dffe_array[3].df|q~q ),
	.datab(\my_regfile|d0|d2|and1~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~50 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~52 (
// Equation(s):
// \my_regfile|data_readRegA[3]~52_combout  = (\my_regfile|d0|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[3].df|q~q  & ((\my_regfile|register[14].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and6~combout )))) # 
// (!\my_regfile|d0|d2|and5~combout  & (((\my_regfile|register[14].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d2|and6~combout )))

	.dataa(\my_regfile|d0|d2|and5~combout ),
	.datab(\my_regfile|d0|d2|and6~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~52 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~51 (
// Equation(s):
// \my_regfile|data_readRegA[3]~51_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[3].df|q~q  & ((\my_regfile|register[11].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~51 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~54 (
// Equation(s):
// \my_regfile|data_readRegA[3]~54_combout  = (\my_regfile|data_readRegA[3]~53_combout  & (\my_regfile|data_readRegA[3]~50_combout  & (\my_regfile|data_readRegA[3]~52_combout  & \my_regfile|data_readRegA[3]~51_combout )))

	.dataa(\my_regfile|data_readRegA[3]~53_combout ),
	.datab(\my_regfile|data_readRegA[3]~50_combout ),
	.datac(\my_regfile|data_readRegA[3]~52_combout ),
	.datad(\my_regfile|data_readRegA[3]~51_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~54 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~63 (
// Equation(s):
// \my_regfile|data_readRegA[3]~63_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[3].df|q~q  & ((\my_regfile|register[30].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d4|and6~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and6~combout ),
	.datac(\my_regfile|register[30].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[31].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~63 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~61 (
// Equation(s):
// \my_regfile|data_readRegA[3]~61_combout  = (((\my_regfile|register[28].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~61 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~60 (
// Equation(s):
// \my_regfile|data_readRegA[3]~60_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[3].df|q~q  & ((\my_regfile|register[25].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~60 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~62 (
// Equation(s):
// \my_regfile|data_readRegA[3]~62_combout  = (\my_regfile|data_readRegA[3]~61_combout  & (\my_regfile|data_readRegA[3]~60_combout  & ((\my_regfile|register[27].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[3]~61_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|data_readRegA[3]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~62 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~64 (
// Equation(s):
// \my_regfile|data_readRegA[3]~64_combout  = (\my_regfile|data_readRegA[3]~63_combout  & (\my_regfile|data_readRegA[3]~62_combout  & ((\my_regfile|register[29].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|data_readRegA[3]~63_combout ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[29].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|data_readRegA[3]~62_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~64 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~55 (
// Equation(s):
// \my_regfile|data_readRegA[3]~55_combout  = (\my_regfile|d0|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[3].df|q~q  & ((\my_regfile|register[17].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and1~combout )))) # 
// (!\my_regfile|d0|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and1~combout )))

	.dataa(\my_regfile|d0|d3|and2~combout ),
	.datab(\my_regfile|d0|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[17].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~55 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~57 (
// Equation(s):
// \my_regfile|data_readRegA[3]~57_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[3].df|q~q  & ((\my_regfile|register[22].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~57 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~58 (
// Equation(s):
// \my_regfile|data_readRegA[3]~58_combout  = (\my_regfile|d0|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[3].df|q~q  & ((\my_regfile|register[24].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d4|and0~combout )))) # 
// (!\my_regfile|d0|d3|and7~combout  & (((\my_regfile|register[24].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d4|and0~combout )))

	.dataa(\my_regfile|d0|d3|and7~combout ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[24].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~58 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~56 (
// Equation(s):
// \my_regfile|data_readRegA[3]~56_combout  = (\my_regfile|d0|d3|and3~combout  & (\my_regfile|register[19].df|dffe_array[3].df|q~q  & ((\my_regfile|register[20].df|dffe_array[3].df|q~q ) # (!\my_regfile|d0|d3|and4~combout )))) # 
// (!\my_regfile|d0|d3|and3~combout  & (((\my_regfile|register[20].df|dffe_array[3].df|q~q )) # (!\my_regfile|d0|d3|and4~combout )))

	.dataa(\my_regfile|d0|d3|and3~combout ),
	.datab(\my_regfile|d0|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[3].df|q~q ),
	.datad(\my_regfile|register[20].df|dffe_array[3].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~56 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~59 (
// Equation(s):
// \my_regfile|data_readRegA[3]~59_combout  = (\my_regfile|data_readRegA[3]~55_combout  & (\my_regfile|data_readRegA[3]~57_combout  & (\my_regfile|data_readRegA[3]~58_combout  & \my_regfile|data_readRegA[3]~56_combout )))

	.dataa(\my_regfile|data_readRegA[3]~55_combout ),
	.datab(\my_regfile|data_readRegA[3]~57_combout ),
	.datac(\my_regfile|data_readRegA[3]~58_combout ),
	.datad(\my_regfile|data_readRegA[3]~56_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~59 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~65 (
// Equation(s):
// \my_regfile|data_readRegA[3]~65_combout  = (\my_regfile|data_readRegA[3]~49_combout  & (\my_regfile|data_readRegA[3]~54_combout  & (\my_regfile|data_readRegA[3]~64_combout  & \my_regfile|data_readRegA[3]~59_combout )))

	.dataa(\my_regfile|data_readRegA[3]~49_combout ),
	.datab(\my_regfile|data_readRegA[3]~54_combout ),
	.datac(\my_regfile|data_readRegA[3]~64_combout ),
	.datad(\my_regfile|data_readRegA[3]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~65 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y32_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector28~3 (
// Equation(s):
// \my_processor|my_alu|Selector28~3_combout  = (\my_processor|alu_opcode[0]~10_combout ) # (((!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_imem|altsyncram_component|auto_generated|q_a [2])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_opcode[0]~10_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~3 .lut_mask = 16'hCDFF;
defparam \my_processor|my_alu|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector28~9 (
// Equation(s):
// \my_processor|my_alu|Selector28~9_combout  = (\my_processor|my_alu|Selector28~4_combout  & (\my_processor|my_alu|Selector28~3_combout  & (\my_processor|my_alu|ShiftLeft0~9_combout ))) # (!\my_processor|my_alu|Selector28~4_combout  & 
// (((\my_processor|my_alu|Add1~6_combout )) # (!\my_processor|my_alu|Selector28~3_combout )))

	.dataa(\my_processor|my_alu|Selector28~4_combout ),
	.datab(\my_processor|my_alu|Selector28~3_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~9_combout ),
	.datad(\my_processor|my_alu|Add1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~9 .lut_mask = 16'hD591;
defparam \my_processor|my_alu|Selector28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N30
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~27 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[4]~175_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[3]~65_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[4]~175_combout ),
	.datad(\my_regfile|data_readRegA[3]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~27 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector28~7 (
// Equation(s):
// \my_processor|my_alu|Selector28~7_combout  = (\my_processor|my_alu|Selector28~0_combout  & (\my_processor|my_alu|Selector28~1_combout )) # (!\my_processor|my_alu|Selector28~0_combout  & ((\my_processor|my_alu|Selector28~1_combout  & 
// (\my_processor|my_alu|ShiftRight0~71_combout )) # (!\my_processor|my_alu|Selector28~1_combout  & ((\my_processor|my_alu|ShiftRight0~27_combout )))))

	.dataa(\my_processor|my_alu|Selector28~0_combout ),
	.datab(\my_processor|my_alu|Selector28~1_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~71_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~7 .lut_mask = 16'hD9C8;
defparam \my_processor|my_alu|Selector28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector28~8 (
// Equation(s):
// \my_processor|my_alu|Selector28~8_combout  = (\my_processor|my_alu|Selector28~0_combout  & ((\my_processor|my_alu|Selector28~7_combout  & ((\my_processor|my_alu|ShiftRight0~74_combout ))) # (!\my_processor|my_alu|Selector28~7_combout  & 
// (\my_processor|my_alu|ShiftRight0~29_combout )))) # (!\my_processor|my_alu|Selector28~0_combout  & (((\my_processor|my_alu|Selector28~7_combout ))))

	.dataa(\my_processor|my_alu|Selector28~0_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~29_combout ),
	.datac(\my_processor|my_alu|Selector28~7_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~8 .lut_mask = 16'hF858;
defparam \my_processor|my_alu|Selector28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector28~10 (
// Equation(s):
// \my_processor|my_alu|Selector28~10_combout  = (\my_processor|my_alu|Selector28~2_combout  & ((\my_processor|my_alu|Selector28~9_combout  & ((\my_processor|my_alu|Selector28~8_combout ))) # (!\my_processor|my_alu|Selector28~9_combout  & 
// (\my_processor|my_alu|ShiftRight0~70_combout )))) # (!\my_processor|my_alu|Selector28~2_combout  & (\my_processor|my_alu|Selector28~9_combout ))

	.dataa(\my_processor|my_alu|Selector28~2_combout ),
	.datab(\my_processor|my_alu|Selector28~9_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~70_combout ),
	.datad(\my_processor|my_alu|Selector28~8_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~10 .lut_mask = 16'hEC64;
defparam \my_processor|my_alu|Selector28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N0
cycloneive_lcell_comb \my_processor|my_alu|Selector28~11 (
// Equation(s):
// \my_processor|my_alu|Selector28~11_combout  = (\my_processor|my_alu|Selector28~6_combout  & ((\my_processor|my_alu|Selector28~5_combout ) # ((\my_processor|my_alu|Add0~6_combout )))) # (!\my_processor|my_alu|Selector28~6_combout  & 
// (!\my_processor|my_alu|Selector28~5_combout  & ((\my_processor|my_alu|Selector28~10_combout ))))

	.dataa(\my_processor|my_alu|Selector28~6_combout ),
	.datab(\my_processor|my_alu|Selector28~5_combout ),
	.datac(\my_processor|my_alu|Add0~6_combout ),
	.datad(\my_processor|my_alu|Selector28~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~11 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector28~12 (
// Equation(s):
// \my_processor|my_alu|Selector28~12_combout  = (\my_regfile|data_readRegA[3]~65_combout  & ((\my_processor|my_alu|Selector28~11_combout ) # ((\my_processor|my_alu|Selector28~5_combout  & \my_processor|data[3]~5_combout )))) # 
// (!\my_regfile|data_readRegA[3]~65_combout  & (\my_processor|my_alu|Selector28~11_combout  & ((\my_processor|data[3]~5_combout ) # (!\my_processor|my_alu|Selector28~5_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~65_combout ),
	.datab(\my_processor|my_alu|Selector28~5_combout ),
	.datac(\my_processor|data[3]~5_combout ),
	.datad(\my_processor|my_alu|Selector28~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector28~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector28~12 .lut_mask = 16'hFB80;
defparam \my_processor|my_alu|Selector28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N26
cycloneive_lcell_comb \my_processor|data_writeReg[2]~2 (
// Equation(s):
// \my_processor|data_writeReg[2]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector29~5_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector29~5_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|cmp2|ad4~0_combout ),
	.datad(\my_processor|my_alu|Selector29~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~2 .lut_mask = 16'hBF80;
defparam \my_processor|data_writeReg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \my_regfile|register[21].df|dffe_array[2].df|q~feeder (
// Equation(s):
// \my_regfile|register[21].df|dffe_array[2].df|q~feeder_combout  = \my_processor|data_writeReg[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|register[21].df|dffe_array[2].df|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[2].df|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|register[21].df|dffe_array[2].df|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N9
dffeas \my_regfile|register[21].df|dffe_array[2].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_regfile|register[21].df|dffe_array[2].df|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[21].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[21].df|dffe_array[2].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[21].df|dffe_array[2].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~58 (
// Equation(s):
// \my_regfile|data_readRegB[2]~58_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[2].df|q~q  & ((\my_regfile|register[22].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~58 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~56 (
// Equation(s):
// \my_regfile|data_readRegB[2]~56_combout  = (\my_regfile|register[17].df|dffe_array[2].df|q~q  & (((\my_regfile|register[18].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and2~combout )))) # (!\my_regfile|register[17].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d3|and1~combout  & ((\my_regfile|register[18].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and2~combout ))))

	.dataa(\my_regfile|register[17].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d3|and1~combout ),
	.datac(\my_regfile|register[18].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~56 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~59 (
// Equation(s):
// \my_regfile|data_readRegB[2]~59_combout  = (\my_regfile|register[24].df|dffe_array[2].df|q~q  & (((\my_regfile|register[23].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d4|and0~combout ),
	.datac(\my_regfile|register[23].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~59 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~57 (
// Equation(s):
// \my_regfile|data_readRegB[2]~57_combout  = (\my_regfile|register[20].df|dffe_array[2].df|q~q  & (((\my_regfile|register[19].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # (!\my_regfile|register[20].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d3|and4~combout  & ((\my_regfile|register[19].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|register[20].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d3|and4~combout ),
	.datac(\my_regfile|register[19].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~57 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~60 (
// Equation(s):
// \my_regfile|data_readRegB[2]~60_combout  = (\my_regfile|data_readRegB[2]~58_combout  & (\my_regfile|data_readRegB[2]~56_combout  & (\my_regfile|data_readRegB[2]~59_combout  & \my_regfile|data_readRegB[2]~57_combout )))

	.dataa(\my_regfile|data_readRegB[2]~58_combout ),
	.datab(\my_regfile|data_readRegB[2]~56_combout ),
	.datac(\my_regfile|data_readRegB[2]~59_combout ),
	.datad(\my_regfile|data_readRegB[2]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~60 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~48 (
// Equation(s):
// \my_regfile|data_readRegB[2]~48_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[2].df|q~q  & ((\my_regfile|register[5].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and5~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[5].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|register[6].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[5].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~48 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~45 (
// Equation(s):
// \my_regfile|data_readRegB[2]~45_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[2].df|q~q  & ((\my_regfile|register[1].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[1].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and1~combout ))))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|register[2].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[1].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~45 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~49 (
// Equation(s):
// \my_regfile|data_readRegB[2]~49_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[2].df|q~q  & ((\my_regfile|register[7].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and7~combout ))))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|register[8].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[7].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d1|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~49 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~46 (
// Equation(s):
// \my_regfile|data_readRegB[2]~46_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_regfile|register[4].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~46 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegB[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~47 (
// Equation(s):
// \my_regfile|data_readRegB[2]~47_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[2]~46_combout  & ((\my_regfile|register[3].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d1|and3~combout ))))

	.dataa(\my_regfile|d1|d1|and3~combout ),
	.datab(\my_regfile|d1|d1|and0~combout ),
	.datac(\my_regfile|register[3].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|data_readRegB[2]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~47 .lut_mask = 16'h3100;
defparam \my_regfile|data_readRegB[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~50 (
// Equation(s):
// \my_regfile|data_readRegB[2]~50_combout  = (\my_regfile|data_readRegB[2]~48_combout  & (\my_regfile|data_readRegB[2]~45_combout  & (\my_regfile|data_readRegB[2]~49_combout  & \my_regfile|data_readRegB[2]~47_combout )))

	.dataa(\my_regfile|data_readRegB[2]~48_combout ),
	.datab(\my_regfile|data_readRegB[2]~45_combout ),
	.datac(\my_regfile|data_readRegB[2]~49_combout ),
	.datad(\my_regfile|data_readRegB[2]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~50 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~52 (
// Equation(s):
// \my_regfile|data_readRegB[2]~52_combout  = (\my_regfile|d1|d2|and3~combout  & (\my_regfile|register[11].df|dffe_array[2].df|q~q  & ((\my_regfile|register[12].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and4~combout )))) # 
// (!\my_regfile|d1|d2|and3~combout  & (((\my_regfile|register[12].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d2|and4~combout )))

	.dataa(\my_regfile|d1|d2|and3~combout ),
	.datab(\my_regfile|d1|d2|and4~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~52 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~53 (
// Equation(s):
// \my_regfile|data_readRegB[2]~53_combout  = (\my_regfile|register[14].df|dffe_array[2].df|q~q  & (((\my_regfile|register[13].df|dffe_array[2].df|q~q )) # (!\my_regfile|d1|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|d1|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~53 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~51 (
// Equation(s):
// \my_regfile|data_readRegB[2]~51_combout  = (\my_regfile|register[9].df|dffe_array[2].df|q~q  & ((\my_regfile|register[10].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout )))) # (!\my_regfile|register[9].df|dffe_array[2].df|q~q  & 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|register[9].df|dffe_array[2].df|q~q ),
	.datab(\my_regfile|register[10].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|d1|d2|and1~combout ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~51 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~54 (
// Equation(s):
// \my_regfile|data_readRegB[2]~54_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[2].df|q~q  & ((\my_regfile|register[15].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~54 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~55 (
// Equation(s):
// \my_regfile|data_readRegB[2]~55_combout  = (\my_regfile|data_readRegB[2]~52_combout  & (\my_regfile|data_readRegB[2]~53_combout  & (\my_regfile|data_readRegB[2]~51_combout  & \my_regfile|data_readRegB[2]~54_combout )))

	.dataa(\my_regfile|data_readRegB[2]~52_combout ),
	.datab(\my_regfile|data_readRegB[2]~53_combout ),
	.datac(\my_regfile|data_readRegB[2]~51_combout ),
	.datad(\my_regfile|data_readRegB[2]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~55 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~61 (
// Equation(s):
// \my_regfile|data_readRegB[2]~61_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[2].df|q~q  & ((\my_regfile|register[25].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & ((\my_regfile|register[25].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d4|and1~combout ))))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|register[25].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[26].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~61 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~62 (
// Equation(s):
// \my_regfile|data_readRegB[2]~62_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[2].df|q~q  & ((\my_regfile|register[28].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[2].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~62 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~63 (
// Equation(s):
// \my_regfile|data_readRegB[2]~63_combout  = ((\my_regfile|register[29].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d0|and1~6_combout )) # (!\my_regfile|d1|d2|and5~0_combout )

	.dataa(\my_regfile|d1|d2|and5~0_combout ),
	.datab(\my_regfile|d1|d0|and1~6_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[2].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~63 .lut_mask = 16'hFF77;
defparam \my_regfile|data_readRegB[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~64 (
// Equation(s):
// \my_regfile|data_readRegB[2]~64_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[2].df|q~q  & ((\my_regfile|register[31].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & (((\my_regfile|register[31].df|dffe_array[2].df|q~q ) # (!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[30].df|dffe_array[2].df|q~q ),
	.datac(\my_regfile|register[31].df|dffe_array[2].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~64 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~65 (
// Equation(s):
// \my_regfile|data_readRegB[2]~65_combout  = (\my_regfile|data_readRegB[2]~61_combout  & (\my_regfile|data_readRegB[2]~62_combout  & (\my_regfile|data_readRegB[2]~63_combout  & \my_regfile|data_readRegB[2]~64_combout )))

	.dataa(\my_regfile|data_readRegB[2]~61_combout ),
	.datab(\my_regfile|data_readRegB[2]~62_combout ),
	.datac(\my_regfile|data_readRegB[2]~63_combout ),
	.datad(\my_regfile|data_readRegB[2]~64_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~65 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~66 (
// Equation(s):
// \my_regfile|data_readRegB[2]~66_combout  = (\my_regfile|data_readRegB[2]~60_combout  & (\my_regfile|data_readRegB[2]~50_combout  & (\my_regfile|data_readRegB[2]~55_combout  & \my_regfile|data_readRegB[2]~65_combout )))

	.dataa(\my_regfile|data_readRegB[2]~60_combout ),
	.datab(\my_regfile|data_readRegB[2]~50_combout ),
	.datac(\my_regfile|data_readRegB[2]~55_combout ),
	.datad(\my_regfile|data_readRegB[2]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~66 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \my_processor|data[2]~4 (
// Equation(s):
// \my_processor|data[2]~4_combout  = (\my_processor|c1|ad4~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [2])))) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[2]~66_combout )) # (!\my_regfile|data_readRegB[0]~22_combout 
// )))

	.dataa(\my_regfile|data_readRegB[0]~22_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|c1|ad4~combout ),
	.datad(\my_regfile|data_readRegB[2]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[2]~4 .lut_mask = 16'hCFC5;
defparam \my_processor|data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector29~4 (
// Equation(s):
// \my_processor|my_alu|Selector29~4_combout  = (\my_processor|data[2]~4_combout  & ((\my_processor|my_alu|Selector28~6_combout ) # ((\my_processor|my_alu|Selector28~5_combout  & \my_regfile|data_readRegA[2]~87_combout )))) # 
// (!\my_processor|data[2]~4_combout  & (\my_processor|my_alu|Selector28~6_combout  & ((\my_regfile|data_readRegA[2]~87_combout ) # (!\my_processor|my_alu|Selector28~5_combout ))))

	.dataa(\my_processor|data[2]~4_combout ),
	.datab(\my_processor|my_alu|Selector28~5_combout ),
	.datac(\my_regfile|data_readRegA[2]~87_combout ),
	.datad(\my_processor|my_alu|Selector28~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~4 .lut_mask = 16'hFB80;
defparam \my_processor|my_alu|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N26
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~2 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[3]~65_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[2]~87_combout ))

	.dataa(\my_regfile|data_readRegA[2]~87_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[3]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~2 .lut_mask = 16'hFA0A;
defparam \my_processor|my_alu|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector29~0 (
// Equation(s):
// \my_processor|my_alu|Selector29~0_combout  = (\my_processor|my_alu|Selector28~1_combout  & ((\my_processor|my_alu|Selector28~0_combout ) # ((\my_processor|my_alu|ShiftRight0~58_combout )))) # (!\my_processor|my_alu|Selector28~1_combout  & 
// (!\my_processor|my_alu|Selector28~0_combout  & ((\my_processor|my_alu|ShiftRight0~2_combout ))))

	.dataa(\my_processor|my_alu|Selector28~1_combout ),
	.datab(\my_processor|my_alu|Selector28~0_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~58_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N22
cycloneive_lcell_comb \my_processor|my_alu|Selector29~1 (
// Equation(s):
// \my_processor|my_alu|Selector29~1_combout  = (\my_processor|my_alu|Selector28~0_combout  & ((\my_processor|my_alu|Selector29~0_combout  & ((\my_processor|my_alu|ShiftRight0~63_combout ))) # (!\my_processor|my_alu|Selector29~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~4_combout )))) # (!\my_processor|my_alu|Selector28~0_combout  & (((\my_processor|my_alu|Selector29~0_combout ))))

	.dataa(\my_processor|my_alu|Selector28~0_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~4_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~63_combout ),
	.datad(\my_processor|my_alu|Selector29~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~1 .lut_mask = 16'hF588;
defparam \my_processor|my_alu|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector29~2 (
// Equation(s):
// \my_processor|my_alu|Selector29~2_combout  = (\my_processor|my_alu|Selector28~4_combout  & (((\my_processor|my_alu|Selector28~3_combout  & \my_processor|my_alu|ShiftLeft0~96_combout )))) # (!\my_processor|my_alu|Selector28~4_combout  & 
// ((\my_processor|my_alu|Add1~4_combout ) # ((!\my_processor|my_alu|Selector28~3_combout ))))

	.dataa(\my_processor|my_alu|Add1~4_combout ),
	.datab(\my_processor|my_alu|Selector28~4_combout ),
	.datac(\my_processor|my_alu|Selector28~3_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~2 .lut_mask = 16'hE323;
defparam \my_processor|my_alu|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector29~3 (
// Equation(s):
// \my_processor|my_alu|Selector29~3_combout  = (\my_processor|my_alu|Selector28~2_combout  & ((\my_processor|my_alu|Selector29~2_combout  & (\my_processor|my_alu|Selector29~1_combout )) # (!\my_processor|my_alu|Selector29~2_combout  & 
// ((\my_processor|my_alu|ShiftRight0~55_combout ))))) # (!\my_processor|my_alu|Selector28~2_combout  & (((\my_processor|my_alu|Selector29~2_combout ))))

	.dataa(\my_processor|my_alu|Selector29~1_combout ),
	.datab(\my_processor|my_alu|Selector28~2_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~55_combout ),
	.datad(\my_processor|my_alu|Selector29~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~3 .lut_mask = 16'hBBC0;
defparam \my_processor|my_alu|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector29~5 (
// Equation(s):
// \my_processor|my_alu|Selector29~5_combout  = (\my_processor|my_alu|Selector29~4_combout  & ((\my_processor|my_alu|Selector28~5_combout ) # ((\my_processor|my_alu|Add0~4_combout )))) # (!\my_processor|my_alu|Selector29~4_combout  & 
// (!\my_processor|my_alu|Selector28~5_combout  & ((\my_processor|my_alu|Selector29~3_combout ))))

	.dataa(\my_processor|my_alu|Selector29~4_combout ),
	.datab(\my_processor|my_alu|Selector28~5_combout ),
	.datac(\my_processor|my_alu|Add0~4_combout ),
	.datad(\my_processor|my_alu|Selector29~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector29~5 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|c3|ad4~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[1]~3_combout ,\my_processor|data[0]~2_combout }),
	.portaaddr({\my_processor|my_alu|Selector20~4_combout ,\my_processor|my_alu|Selector21~4_combout ,\my_processor|my_alu|Selector22~4_combout ,\my_processor|my_alu|Selector23~4_combout ,\my_processor|my_alu|Selector24~7_combout ,\my_processor|my_alu|Selector25~5_combout ,
\my_processor|my_alu|Selector26~5_combout ,\my_processor|my_alu|Selector27~5_combout ,\my_processor|my_alu|Selector28~12_combout ,\my_processor|my_alu|Selector29~5_combout ,\my_processor|my_alu|Selector30~6_combout ,\my_processor|my_alu|Selector31~17_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[1]~1 (
// Equation(s):
// \my_processor|data_writeReg[1]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [1]))) # (!\my_processor|cmp2|ad4~0_combout  & 
// (\my_processor|my_alu|Selector30~6_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector30~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_processor|my_alu|Selector30~6_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~1 .lut_mask = 16'hF870;
defparam \my_processor|data_writeReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N9
dffeas \my_regfile|register[29].df|dffe_array[1].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|write0|and_loop[29].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[29].df|dffe_array[1].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[29].df|dffe_array[1].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~41 (
// Equation(s):
// \my_regfile|data_readRegB[1]~41_combout  = ((\my_regfile|register[29].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and5~0_combout )) # (!\my_regfile|d1|d0|and1~6_combout )

	.dataa(\my_regfile|d1|d0|and1~6_combout ),
	.datab(\my_regfile|d1|d2|and5~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|register[29].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~41 .lut_mask = 16'hFF77;
defparam \my_regfile|data_readRegB[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~40 (
// Equation(s):
// \my_regfile|data_readRegB[1]~40_combout  = (\my_regfile|d1|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[1].df|q~q  & ((\my_regfile|register[28].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and4~combout )))) # 
// (!\my_regfile|d1|d4|and3~combout  & ((\my_regfile|register[28].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d4|and4~combout ))))

	.dataa(\my_regfile|d1|d4|and3~combout ),
	.datab(\my_regfile|register[28].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[27].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~40 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~39 (
// Equation(s):
// \my_regfile|data_readRegB[1]~39_combout  = (\my_regfile|d1|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[1].df|q~q  & ((\my_regfile|register[25].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and1~combout )))) # 
// (!\my_regfile|d1|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d4|and1~combout )))

	.dataa(\my_regfile|d1|d4|and2~combout ),
	.datab(\my_regfile|d1|d4|and1~combout ),
	.datac(\my_regfile|register[26].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[25].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~39 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~42 (
// Equation(s):
// \my_regfile|data_readRegB[1]~42_combout  = (\my_regfile|d1|d4|and6~combout  & (\my_regfile|register[30].df|dffe_array[1].df|q~q  & ((\my_regfile|register[31].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and7~combout )))) # 
// (!\my_regfile|d1|d4|and6~combout  & ((\my_regfile|register[31].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d4|and7~combout ))))

	.dataa(\my_regfile|d1|d4|and6~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~42 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~43 (
// Equation(s):
// \my_regfile|data_readRegB[1]~43_combout  = (\my_regfile|data_readRegB[1]~41_combout  & (\my_regfile|data_readRegB[1]~40_combout  & (\my_regfile|data_readRegB[1]~39_combout  & \my_regfile|data_readRegB[1]~42_combout )))

	.dataa(\my_regfile|data_readRegB[1]~41_combout ),
	.datab(\my_regfile|data_readRegB[1]~40_combout ),
	.datac(\my_regfile|data_readRegB[1]~39_combout ),
	.datad(\my_regfile|data_readRegB[1]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~43 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~37 (
// Equation(s):
// \my_regfile|data_readRegB[1]~37_combout  = (\my_regfile|d1|d3|and7~combout  & (\my_regfile|register[23].df|dffe_array[1].df|q~q  & ((\my_regfile|register[24].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d4|and0~combout )))) # 
// (!\my_regfile|d1|d3|and7~combout  & ((\my_regfile|register[24].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d4|and0~combout ))))

	.dataa(\my_regfile|d1|d3|and7~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d4|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~37 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~36 (
// Equation(s):
// \my_regfile|data_readRegB[1]~36_combout  = (\my_regfile|d1|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[1].df|q~q  & ((\my_regfile|register[22].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and6~combout )))) # 
// (!\my_regfile|d1|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d3|and6~combout )))

	.dataa(\my_regfile|d1|d3|and5~combout ),
	.datab(\my_regfile|d1|d3|and6~combout ),
	.datac(\my_regfile|register[22].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[21].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~36 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~35 (
// Equation(s):
// \my_regfile|data_readRegB[1]~35_combout  = (\my_regfile|d1|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[1].df|q~q  & ((\my_regfile|register[19].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and3~combout )))) # 
// (!\my_regfile|d1|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and3~combout ))))

	.dataa(\my_regfile|d1|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~35 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~34 (
// Equation(s):
// \my_regfile|data_readRegB[1]~34_combout  = (\my_regfile|d1|d3|and2~combout  & (\my_regfile|register[18].df|dffe_array[1].df|q~q  & ((\my_regfile|register[17].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and1~combout )))) # 
// (!\my_regfile|d1|d3|and2~combout  & (((\my_regfile|register[17].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d3|and1~combout ))))

	.dataa(\my_regfile|d1|d3|and2~combout ),
	.datab(\my_regfile|register[18].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[17].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~34 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~38 (
// Equation(s):
// \my_regfile|data_readRegB[1]~38_combout  = (\my_regfile|data_readRegB[1]~37_combout  & (\my_regfile|data_readRegB[1]~36_combout  & (\my_regfile|data_readRegB[1]~35_combout  & \my_regfile|data_readRegB[1]~34_combout )))

	.dataa(\my_regfile|data_readRegB[1]~37_combout ),
	.datab(\my_regfile|data_readRegB[1]~36_combout ),
	.datac(\my_regfile|data_readRegB[1]~35_combout ),
	.datad(\my_regfile|data_readRegB[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~38 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~29 (
// Equation(s):
// \my_regfile|data_readRegB[1]~29_combout  = (\my_regfile|d1|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[1].df|q~q  & ((\my_regfile|register[10].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and2~combout )))) # 
// (!\my_regfile|d1|d2|and1~combout  & ((\my_regfile|register[10].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d2|and2~combout ))))

	.dataa(\my_regfile|d1|d2|and1~combout ),
	.datab(\my_regfile|register[10].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[9].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~29 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~30 (
// Equation(s):
// \my_regfile|data_readRegB[1]~30_combout  = (\my_regfile|register[11].df|dffe_array[1].df|q~q  & ((\my_regfile|register[12].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d2|and4~combout )))) # (!\my_regfile|register[11].df|dffe_array[1].df|q~q  & 
// (!\my_regfile|d1|d2|and3~combout  & ((\my_regfile|register[12].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and4~combout ))))

	.dataa(\my_regfile|register[11].df|dffe_array[1].df|q~q ),
	.datab(\my_regfile|register[12].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|d1|d2|and4~combout ),
	.datad(\my_regfile|d1|d2|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~30 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~31 (
// Equation(s):
// \my_regfile|data_readRegB[1]~31_combout  = (\my_regfile|d1|d2|and5~combout  & (\my_regfile|register[13].df|dffe_array[1].df|q~q  & ((\my_regfile|register[14].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and6~combout )))) # 
// (!\my_regfile|d1|d2|and5~combout  & ((\my_regfile|register[14].df|dffe_array[1].df|q~q ) # ((!\my_regfile|d1|d2|and6~combout ))))

	.dataa(\my_regfile|d1|d2|and5~combout ),
	.datab(\my_regfile|register[14].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[13].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~31 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~32 (
// Equation(s):
// \my_regfile|data_readRegB[1]~32_combout  = (\my_regfile|d1|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[1].df|q~q  & ((\my_regfile|register[15].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and7~combout )))) # 
// (!\my_regfile|d1|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d2|and7~combout ))))

	.dataa(\my_regfile|d1|d3|and0~combout ),
	.datab(\my_regfile|register[16].df|dffe_array[1].df|q~q ),
	.datac(\my_regfile|register[15].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|d1|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~32 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~33 (
// Equation(s):
// \my_regfile|data_readRegB[1]~33_combout  = (\my_regfile|data_readRegB[1]~29_combout  & (\my_regfile|data_readRegB[1]~30_combout  & (\my_regfile|data_readRegB[1]~31_combout  & \my_regfile|data_readRegB[1]~32_combout )))

	.dataa(\my_regfile|data_readRegB[1]~29_combout ),
	.datab(\my_regfile|data_readRegB[1]~30_combout ),
	.datac(\my_regfile|data_readRegB[1]~31_combout ),
	.datad(\my_regfile|data_readRegB[1]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~33 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~23 (
// Equation(s):
// \my_regfile|data_readRegB[1]~23_combout  = (\my_regfile|d1|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[1].df|q~q  & ((\my_regfile|register[7].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and7~combout )))) # 
// (!\my_regfile|d1|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d1|and7~combout )))

	.dataa(\my_regfile|d1|d2|and0~combout ),
	.datab(\my_regfile|d1|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~23 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~25 (
// Equation(s):
// \my_regfile|data_readRegB[1]~25_combout  = (\my_regfile|d1|d1|and6~combout  & (\my_regfile|register[6].df|dffe_array[1].df|q~q  & ((\my_regfile|register[1].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and1~combout )))) # 
// (!\my_regfile|d1|d1|and6~combout  & (((\my_regfile|register[1].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d1|and1~combout )))

	.dataa(\my_regfile|d1|d1|and6~combout ),
	.datab(\my_regfile|d1|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~25 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~24 (
// Equation(s):
// \my_regfile|data_readRegB[1]~24_combout  = (\my_regfile|d1|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[1].df|q~q  & ((\my_regfile|register[3].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and3~combout )))) # 
// (!\my_regfile|d1|d1|and2~combout  & (((\my_regfile|register[3].df|dffe_array[1].df|q~q )) # (!\my_regfile|d1|d1|and3~combout )))

	.dataa(\my_regfile|d1|d1|and2~combout ),
	.datab(\my_regfile|d1|d1|and3~combout ),
	.datac(\my_regfile|register[2].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|register[3].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~24 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~26 (
// Equation(s):
// \my_regfile|data_readRegB[1]~26_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_regfile|register[4].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and4~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|d1|d1|and4~0_combout ),
	.datad(\my_regfile|register[4].df|dffe_array[1].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~26 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegB[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~27 (
// Equation(s):
// \my_regfile|data_readRegB[1]~27_combout  = (!\my_regfile|d1|d1|and0~combout  & (\my_regfile|data_readRegB[1]~26_combout  & ((\my_regfile|register[5].df|dffe_array[1].df|q~q ) # (!\my_regfile|d1|d1|and5~combout ))))

	.dataa(\my_regfile|d1|d1|and0~combout ),
	.datab(\my_regfile|d1|d1|and5~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[1].df|q~q ),
	.datad(\my_regfile|data_readRegB[1]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~27 .lut_mask = 16'h5100;
defparam \my_regfile|data_readRegB[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~28 (
// Equation(s):
// \my_regfile|data_readRegB[1]~28_combout  = (\my_regfile|data_readRegB[1]~23_combout  & (\my_regfile|data_readRegB[1]~25_combout  & (\my_regfile|data_readRegB[1]~24_combout  & \my_regfile|data_readRegB[1]~27_combout )))

	.dataa(\my_regfile|data_readRegB[1]~23_combout ),
	.datab(\my_regfile|data_readRegB[1]~25_combout ),
	.datac(\my_regfile|data_readRegB[1]~24_combout ),
	.datad(\my_regfile|data_readRegB[1]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~28 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~44 (
// Equation(s):
// \my_regfile|data_readRegB[1]~44_combout  = (\my_regfile|data_readRegB[1]~43_combout  & (\my_regfile|data_readRegB[1]~38_combout  & (\my_regfile|data_readRegB[1]~33_combout  & \my_regfile|data_readRegB[1]~28_combout )))

	.dataa(\my_regfile|data_readRegB[1]~43_combout ),
	.datab(\my_regfile|data_readRegB[1]~38_combout ),
	.datac(\my_regfile|data_readRegB[1]~33_combout ),
	.datad(\my_regfile|data_readRegB[1]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~44 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N6
cycloneive_lcell_comb \my_processor|data[1]~3 (
// Equation(s):
// \my_processor|data[1]~3_combout  = (\my_processor|c1|ad4~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|c1|ad4~combout  & (((\my_regfile|data_readRegB[1]~44_combout ) # (!\my_regfile|data_readRegB[0]~22_combout ))))

	.dataa(\my_processor|c1|ad4~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\my_regfile|data_readRegB[0]~22_combout ),
	.datad(\my_regfile|data_readRegB[1]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[1]~3 .lut_mask = 16'hDD8D;
defparam \my_processor|data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N20
cycloneive_lcell_comb \my_processor|my_alu|Selector31~2 (
// Equation(s):
// \my_processor|my_alu|Selector31~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~2 .lut_mask = 16'hF0FA;
defparam \my_processor|my_alu|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector30~0 (
// Equation(s):
// \my_processor|my_alu|Selector30~0_combout  = (\my_processor|my_alu|Selector31~3_combout  & (((\my_processor|my_alu|ShiftRight0~27_combout ) # (\my_processor|my_alu|Selector31~2_combout )))) # (!\my_processor|my_alu|Selector31~3_combout  & 
// (\my_regfile|data_readRegA[1]~43_combout  & ((!\my_processor|my_alu|Selector31~2_combout ))))

	.dataa(\my_processor|my_alu|Selector31~3_combout ),
	.datab(\my_regfile|data_readRegA[1]~43_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~27_combout ),
	.datad(\my_processor|my_alu|Selector31~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~0 .lut_mask = 16'hAAE4;
defparam \my_processor|my_alu|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector30~1 (
// Equation(s):
// \my_processor|my_alu|Selector30~1_combout  = (\my_processor|my_alu|Selector31~2_combout  & ((\my_processor|my_alu|Selector30~0_combout  & ((\my_processor|my_alu|ShiftRight0~30_combout ))) # (!\my_processor|my_alu|Selector30~0_combout  & 
// (\my_regfile|data_readRegA[2]~87_combout )))) # (!\my_processor|my_alu|Selector31~2_combout  & (((\my_processor|my_alu|Selector30~0_combout ))))

	.dataa(\my_regfile|data_readRegA[2]~87_combout ),
	.datab(\my_processor|my_alu|Selector31~2_combout ),
	.datac(\my_processor|my_alu|Selector30~0_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~1 .lut_mask = 16'hF838;
defparam \my_processor|my_alu|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N10
cycloneive_lcell_comb \my_processor|my_alu|Selector30~2 (
// Equation(s):
// \my_processor|my_alu|Selector30~2_combout  = (\my_processor|my_alu|Selector31~8_combout  & ((\my_processor|my_alu|Selector31~7_combout ) # ((\my_processor|my_alu|ShiftRight0~45_combout )))) # (!\my_processor|my_alu|Selector31~8_combout  & 
// (!\my_processor|my_alu|Selector31~7_combout  & (\my_processor|my_alu|ShiftLeft0~4_combout )))

	.dataa(\my_processor|my_alu|Selector31~8_combout ),
	.datab(\my_processor|my_alu|Selector31~7_combout ),
	.datac(\my_processor|my_alu|ShiftLeft0~4_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~2 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N12
cycloneive_lcell_comb \my_processor|my_alu|Selector30~3 (
// Equation(s):
// \my_processor|my_alu|Selector30~3_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|Selector30~2_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector30~2_combout  & 
// (\my_processor|my_alu|ShiftRight0~35_combout )) # (!\my_processor|my_alu|Selector30~2_combout  & ((\my_processor|my_alu|Selector30~1_combout )))))

	.dataa(\my_processor|my_alu|Selector31~6_combout ),
	.datab(\my_processor|my_alu|ShiftRight0~35_combout ),
	.datac(\my_processor|my_alu|Selector30~1_combout ),
	.datad(\my_processor|my_alu|Selector30~2_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~3 .lut_mask = 16'hEE50;
defparam \my_processor|my_alu|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector30~4 (
// Equation(s):
// \my_processor|my_alu|Selector30~4_combout  = (\my_processor|my_alu|Selector31~12_combout  & ((\my_processor|my_alu|Selector31~11_combout ) # ((\my_processor|my_alu|Selector30~3_combout )))) # (!\my_processor|my_alu|Selector31~12_combout  & 
// (!\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Add1~2_combout )))

	.dataa(\my_processor|my_alu|Selector31~12_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|my_alu|Add1~2_combout ),
	.datad(\my_processor|my_alu|Selector30~3_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~4 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N28
cycloneive_lcell_comb \my_processor|my_alu|Selector30~5 (
// Equation(s):
// \my_processor|my_alu|Selector30~5_combout  = (\my_processor|data[1]~3_combout  & ((\my_processor|my_alu|Selector30~4_combout ) # ((\my_processor|my_alu|Selector31~11_combout  & \my_regfile|data_readRegA[1]~43_combout )))) # 
// (!\my_processor|data[1]~3_combout  & (\my_processor|my_alu|Selector30~4_combout  & ((\my_regfile|data_readRegA[1]~43_combout ) # (!\my_processor|my_alu|Selector31~11_combout ))))

	.dataa(\my_processor|data[1]~3_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_regfile|data_readRegA[1]~43_combout ),
	.datad(\my_processor|my_alu|Selector30~4_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~5 .lut_mask = 16'hFB80;
defparam \my_processor|my_alu|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N14
cycloneive_lcell_comb \my_processor|my_alu|Selector30~6 (
// Equation(s):
// \my_processor|my_alu|Selector30~6_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~2_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector30~5_combout )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|Selector31~18_combout ),
	.datac(\my_processor|my_alu|Add0~2_combout ),
	.datad(\my_processor|my_alu|Selector30~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector30~6 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector17~2 (
// Equation(s):
// \my_processor|my_alu|Selector17~2_combout  = (\my_processor|my_alu|Selector31~11_combout  & ((\my_regfile|data_readRegA[14]~241_combout  & ((\my_processor|my_alu|Selector31~12_combout ) # (\my_processor|data[14]~23_combout ))) # 
// (!\my_regfile|data_readRegA[14]~241_combout  & (\my_processor|my_alu|Selector31~12_combout  & \my_processor|data[14]~23_combout )))) # (!\my_processor|my_alu|Selector31~11_combout  & (((\my_processor|my_alu|Selector31~12_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_regfile|data_readRegA[14]~241_combout ),
	.datac(\my_processor|my_alu|Selector31~12_combout ),
	.datad(\my_processor|data[14]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector17~2 .lut_mask = 16'hF8D0;
defparam \my_processor|my_alu|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~96 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~461_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|my_alu|Selector0~8_combout  & (\my_regfile|data_readRegA[30]~505_combout )) # (!\my_processor|my_alu|Selector0~8_combout  & ((\my_regfile|data_readRegA[31]~461_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|my_alu|Selector0~8_combout ),
	.datac(\my_regfile|data_readRegA[30]~505_combout ),
	.datad(\my_regfile|data_readRegA[31]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~96 .lut_mask = 16'hFB40;
defparam \my_processor|my_alu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N24
cycloneive_lcell_comb \my_processor|my_alu|Selector17~0 (
// Equation(s):
// \my_processor|my_alu|Selector17~0_combout  = (\my_processor|my_alu|Selector31~8_combout  & ((\my_processor|my_alu|Selector31~7_combout ) # ((\my_processor|my_alu|ShiftRight0~96_combout )))) # (!\my_processor|my_alu|Selector31~8_combout  & 
// (!\my_processor|my_alu|Selector31~7_combout  & ((\my_processor|my_alu|ShiftLeft0~54_combout ))))

	.dataa(\my_processor|my_alu|Selector31~8_combout ),
	.datab(\my_processor|my_alu|Selector31~7_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~96_combout ),
	.datad(\my_processor|my_alu|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector17~0 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector17~1 (
// Equation(s):
// \my_processor|my_alu|Selector17~1_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|Selector17~0_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector17~0_combout  & 
// (\my_processor|my_alu|ShiftRight0~86_combout )) # (!\my_processor|my_alu|Selector17~0_combout  & ((\my_processor|my_alu|ShiftRight0~84_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~86_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~84_combout ),
	.datad(\my_processor|my_alu|Selector17~0_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector17~1 .lut_mask = 16'hEE30;
defparam \my_processor|my_alu|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector17~3 (
// Equation(s):
// \my_processor|my_alu|Selector17~3_combout  = (\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Selector17~2_combout )) # (!\my_processor|my_alu|Selector31~11_combout  & ((\my_processor|my_alu|Selector17~2_combout  & 
// ((\my_processor|my_alu|Selector17~1_combout ))) # (!\my_processor|my_alu|Selector17~2_combout  & (\my_processor|my_alu|Add1~28_combout ))))

	.dataa(\my_processor|my_alu|Selector31~11_combout ),
	.datab(\my_processor|my_alu|Selector17~2_combout ),
	.datac(\my_processor|my_alu|Add1~28_combout ),
	.datad(\my_processor|my_alu|Selector17~1_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector17~3 .lut_mask = 16'hDC98;
defparam \my_processor|my_alu|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector17~4 (
// Equation(s):
// \my_processor|my_alu|Selector17~4_combout  = (\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Add0~28_combout ))) # (!\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Selector17~3_combout ))

	.dataa(\my_processor|my_alu|Selector31~18_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Selector17~3_combout ),
	.datad(\my_processor|my_alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector17~4 .lut_mask = 16'hFA50;
defparam \my_processor|my_alu|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[14]~14 (
// Equation(s):
// \my_processor|data_writeReg[14]~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|cmp2|ad4~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|cmp2|ad4~0_combout  & 
// ((\my_processor|my_alu|Selector17~4_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_processor|my_alu|Selector17~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_processor|cmp2|ad4~0_combout ),
	.datad(\my_processor|my_alu|Selector17~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~14 .lut_mask = 16'hDF80;
defparam \my_processor|data_writeReg[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N11
dffeas \my_regfile|register[7].df|dffe_array[14].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[7].and0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[7].df|dffe_array[14].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[7].df|dffe_array[14].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~224 (
// Equation(s):
// \my_regfile|data_readRegA[14]~224_combout  = (\my_regfile|d0|d2|and0~combout  & (\my_regfile|register[8].df|dffe_array[14].df|q~q  & ((\my_regfile|register[7].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and7~combout )))) # 
// (!\my_regfile|d0|d2|and0~combout  & (((\my_regfile|register[7].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d1|and7~combout )))

	.dataa(\my_regfile|d0|d2|and0~combout ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[8].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~224 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~221 (
// Equation(s):
// \my_regfile|data_readRegA[14]~221_combout  = (((\my_regfile|register[4].df|dffe_array[14].df|q~q ) # (\my_regfile|d0|d0|and0~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|d0|d1|and0~4_combout )

	.dataa(\my_regfile|d0|d1|and0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|register[4].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d0|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~221 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[14]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~222 (
// Equation(s):
// \my_regfile|data_readRegA[14]~222_combout  = (!\my_regfile|d0|d1|and0~combout  & (\my_regfile|data_readRegA[14]~221_combout  & ((\my_regfile|register[3].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|d0|d1|and0~combout ),
	.datab(\my_regfile|register[3].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|data_readRegA[14]~221_combout ),
	.datad(\my_regfile|d0|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~222 .lut_mask = 16'h4050;
defparam \my_regfile|data_readRegA[14]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~220 (
// Equation(s):
// \my_regfile|data_readRegA[14]~220_combout  = (\my_regfile|d0|d1|and1~combout  & (\my_regfile|register[1].df|dffe_array[14].df|q~q  & ((\my_regfile|register[2].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and2~combout )))) # 
// (!\my_regfile|d0|d1|and1~combout  & (((\my_regfile|register[2].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d1|and2~combout )))

	.dataa(\my_regfile|d0|d1|and1~combout ),
	.datab(\my_regfile|d0|d1|and2~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~220 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[14]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~223 (
// Equation(s):
// \my_regfile|data_readRegA[14]~223_combout  = (\my_regfile|register[6].df|dffe_array[14].df|q~q  & (((\my_regfile|register[5].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and5~combout )))) # (!\my_regfile|register[6].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d1|and6~combout  & ((\my_regfile|register[5].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and5~combout ))))

	.dataa(\my_regfile|register[6].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d1|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~223 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[14]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~225 (
// Equation(s):
// \my_regfile|data_readRegA[14]~225_combout  = (\my_regfile|data_readRegA[14]~224_combout  & (\my_regfile|data_readRegA[14]~222_combout  & (\my_regfile|data_readRegA[14]~220_combout  & \my_regfile|data_readRegA[14]~223_combout )))

	.dataa(\my_regfile|data_readRegA[14]~224_combout ),
	.datab(\my_regfile|data_readRegA[14]~222_combout ),
	.datac(\my_regfile|data_readRegA[14]~220_combout ),
	.datad(\my_regfile|data_readRegA[14]~223_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~225 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~233 (
// Equation(s):
// \my_regfile|data_readRegA[14]~233_combout  = (\my_regfile|d0|d3|and6~combout  & (\my_regfile|register[22].df|dffe_array[14].df|q~q  & ((\my_regfile|register[21].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and5~combout )))) # 
// (!\my_regfile|d0|d3|and6~combout  & (((\my_regfile|register[21].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d3|and5~combout )))

	.dataa(\my_regfile|d0|d3|and6~combout ),
	.datab(\my_regfile|d0|d3|and5~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~233 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~231 (
// Equation(s):
// \my_regfile|data_readRegA[14]~231_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[14].df|q~q  & ((\my_regfile|register[18].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~231 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[14]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~232 (
// Equation(s):
// \my_regfile|data_readRegA[14]~232_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[14].df|q~q  & ((\my_regfile|register[19].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and3~combout ))))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|register[20].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[19].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~232 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~234 (
// Equation(s):
// \my_regfile|data_readRegA[14]~234_combout  = (\my_regfile|register[24].df|dffe_array[14].df|q~q  & (((\my_regfile|register[23].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # (!\my_regfile|register[24].df|dffe_array[14].df|q~q  & 
// (!\my_regfile|d0|d4|and0~combout  & ((\my_regfile|register[23].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|register[24].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d4|and0~combout ),
	.datac(\my_regfile|d0|d3|and7~combout ),
	.datad(\my_regfile|register[23].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~234 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[14]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~235 (
// Equation(s):
// \my_regfile|data_readRegA[14]~235_combout  = (\my_regfile|data_readRegA[14]~233_combout  & (\my_regfile|data_readRegA[14]~231_combout  & (\my_regfile|data_readRegA[14]~232_combout  & \my_regfile|data_readRegA[14]~234_combout )))

	.dataa(\my_regfile|data_readRegA[14]~233_combout ),
	.datab(\my_regfile|data_readRegA[14]~231_combout ),
	.datac(\my_regfile|data_readRegA[14]~232_combout ),
	.datad(\my_regfile|data_readRegA[14]~234_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~235 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~229 (
// Equation(s):
// \my_regfile|data_readRegA[14]~229_combout  = (\my_regfile|d0|d3|and0~combout  & (\my_regfile|register[16].df|dffe_array[14].df|q~q  & ((\my_regfile|register[15].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # 
// (!\my_regfile|d0|d3|and0~combout  & (((\my_regfile|register[15].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d2|and7~combout )))

	.dataa(\my_regfile|d0|d3|and0~combout ),
	.datab(\my_regfile|d0|d2|and7~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[16].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~229 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~228 (
// Equation(s):
// \my_regfile|data_readRegA[14]~228_combout  = (\my_regfile|d0|d2|and6~combout  & (\my_regfile|register[14].df|dffe_array[14].df|q~q  & ((\my_regfile|register[13].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and5~combout )))) # 
// (!\my_regfile|d0|d2|and6~combout  & (((\my_regfile|register[13].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d2|and5~combout )))

	.dataa(\my_regfile|d0|d2|and6~combout ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[14].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~228 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~227 (
// Equation(s):
// \my_regfile|data_readRegA[14]~227_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[14].df|q~q  & ((\my_regfile|register[11].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~227 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~226 (
// Equation(s):
// \my_regfile|data_readRegA[14]~226_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[14].df|q~q  & ((\my_regfile|register[10].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[10].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[9].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~226 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~230 (
// Equation(s):
// \my_regfile|data_readRegA[14]~230_combout  = (\my_regfile|data_readRegA[14]~229_combout  & (\my_regfile|data_readRegA[14]~228_combout  & (\my_regfile|data_readRegA[14]~227_combout  & \my_regfile|data_readRegA[14]~226_combout )))

	.dataa(\my_regfile|data_readRegA[14]~229_combout ),
	.datab(\my_regfile|data_readRegA[14]~228_combout ),
	.datac(\my_regfile|data_readRegA[14]~227_combout ),
	.datad(\my_regfile|data_readRegA[14]~226_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~230 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~239 (
// Equation(s):
// \my_regfile|data_readRegA[14]~239_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[14].df|q~q  & ((\my_regfile|register[30].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[30].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|register[31].df|dffe_array[14].df|q~q ),
	.datac(\my_regfile|register[30].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~239 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[14]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~237 (
// Equation(s):
// \my_regfile|data_readRegA[14]~237_combout  = (((\my_regfile|register[28].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|register[28].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~237 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[14]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~236 (
// Equation(s):
// \my_regfile|data_readRegA[14]~236_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[14].df|q~q  & ((\my_regfile|register[25].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[14].df|q~q )) # (!\my_regfile|d0|d4|and1~combout )))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|d0|d4|and1~combout ),
	.datac(\my_regfile|register[25].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|register[26].df|dffe_array[14].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~236 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[14]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~238 (
// Equation(s):
// \my_regfile|data_readRegA[14]~238_combout  = (\my_regfile|data_readRegA[14]~237_combout  & (\my_regfile|data_readRegA[14]~236_combout  & ((\my_regfile|register[27].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and3~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|data_readRegA[14]~237_combout ),
	.datac(\my_regfile|register[27].df|dffe_array[14].df|q~q ),
	.datad(\my_regfile|data_readRegA[14]~236_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~238 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[14]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~240 (
// Equation(s):
// \my_regfile|data_readRegA[14]~240_combout  = (\my_regfile|data_readRegA[14]~239_combout  & (\my_regfile|data_readRegA[14]~238_combout  & ((\my_regfile|register[29].df|dffe_array[14].df|q~q ) # (!\my_regfile|d0|d4|and5~combout ))))

	.dataa(\my_regfile|register[29].df|dffe_array[14].df|q~q ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|data_readRegA[14]~239_combout ),
	.datad(\my_regfile|data_readRegA[14]~238_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~240 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[14]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~241 (
// Equation(s):
// \my_regfile|data_readRegA[14]~241_combout  = (\my_regfile|data_readRegA[14]~225_combout  & (\my_regfile|data_readRegA[14]~235_combout  & (\my_regfile|data_readRegA[14]~230_combout  & \my_regfile|data_readRegA[14]~240_combout )))

	.dataa(\my_regfile|data_readRegA[14]~225_combout ),
	.datab(\my_regfile|data_readRegA[14]~235_combout ),
	.datac(\my_regfile|data_readRegA[14]~230_combout ),
	.datad(\my_regfile|data_readRegA[14]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~241 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N14
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~7 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[14]~241_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[12]~263_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[14]~241_combout ),
	.datad(\my_regfile|data_readRegA[12]~263_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~7 .lut_mask = 16'hF3C0;
defparam \my_processor|my_alu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N28
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~8 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|my_alu|ShiftRight0~6_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|my_alu|ShiftRight0~7_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|my_alu|ShiftRight0~7_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~8 .lut_mask = 16'hFC30;
defparam \my_processor|my_alu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N12
cycloneive_lcell_comb \my_processor|my_alu|ShiftRight0~12 (
// Equation(s):
// \my_processor|my_alu|ShiftRight0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|my_alu|ShiftRight0~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|my_alu|ShiftRight0~11_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|my_alu|ShiftRight0~8_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|my_alu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|ShiftRight0~12 .lut_mask = 16'hCFC0;
defparam \my_processor|my_alu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N4
cycloneive_lcell_comb \my_processor|my_alu|Selector31~4 (
// Equation(s):
// \my_processor|my_alu|Selector31~4_combout  = (\my_processor|my_alu|Selector31~3_combout  & ((\my_processor|my_alu|Selector31~2_combout ) # ((\my_processor|my_alu|ShiftRight0~2_combout )))) # (!\my_processor|my_alu|Selector31~3_combout  & 
// (!\my_processor|my_alu|Selector31~2_combout  & ((\my_regfile|data_readRegA[0]~21_combout ))))

	.dataa(\my_processor|my_alu|Selector31~3_combout ),
	.datab(\my_processor|my_alu|Selector31~2_combout ),
	.datac(\my_processor|my_alu|ShiftRight0~2_combout ),
	.datad(\my_regfile|data_readRegA[0]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~4 .lut_mask = 16'hB9A8;
defparam \my_processor|my_alu|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N30
cycloneive_lcell_comb \my_processor|my_alu|Selector31~5 (
// Equation(s):
// \my_processor|my_alu|Selector31~5_combout  = (\my_processor|my_alu|Selector31~2_combout  & ((\my_processor|my_alu|Selector31~4_combout  & ((\my_processor|my_alu|ShiftRight0~5_combout ))) # (!\my_processor|my_alu|Selector31~4_combout  & 
// (\my_regfile|data_readRegA[1]~43_combout )))) # (!\my_processor|my_alu|Selector31~2_combout  & (((\my_processor|my_alu|Selector31~4_combout ))))

	.dataa(\my_regfile|data_readRegA[1]~43_combout ),
	.datab(\my_processor|my_alu|Selector31~2_combout ),
	.datac(\my_processor|my_alu|Selector31~4_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~5 .lut_mask = 16'hF838;
defparam \my_processor|my_alu|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N16
cycloneive_lcell_comb \my_processor|my_alu|Selector31~9 (
// Equation(s):
// \my_processor|my_alu|Selector31~9_combout  = (\my_processor|my_alu|Selector31~8_combout  & (((\my_processor|my_alu|Selector31~7_combout ) # (\my_processor|my_alu|ShiftRight0~26_combout )))) # (!\my_processor|my_alu|Selector31~8_combout  & 
// (\my_processor|my_alu|ShiftLeft0~2_combout  & (!\my_processor|my_alu|Selector31~7_combout )))

	.dataa(\my_processor|my_alu|ShiftLeft0~2_combout ),
	.datab(\my_processor|my_alu|Selector31~8_combout ),
	.datac(\my_processor|my_alu|Selector31~7_combout ),
	.datad(\my_processor|my_alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~9 .lut_mask = 16'hCEC2;
defparam \my_processor|my_alu|Selector31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N18
cycloneive_lcell_comb \my_processor|my_alu|Selector31~10 (
// Equation(s):
// \my_processor|my_alu|Selector31~10_combout  = (\my_processor|my_alu|Selector31~6_combout  & (((\my_processor|my_alu|Selector31~9_combout )))) # (!\my_processor|my_alu|Selector31~6_combout  & ((\my_processor|my_alu|Selector31~9_combout  & 
// (\my_processor|my_alu|ShiftRight0~12_combout )) # (!\my_processor|my_alu|Selector31~9_combout  & ((\my_processor|my_alu|Selector31~5_combout )))))

	.dataa(\my_processor|my_alu|ShiftRight0~12_combout ),
	.datab(\my_processor|my_alu|Selector31~6_combout ),
	.datac(\my_processor|my_alu|Selector31~5_combout ),
	.datad(\my_processor|my_alu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~10 .lut_mask = 16'hEE30;
defparam \my_processor|my_alu|Selector31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N2
cycloneive_lcell_comb \my_processor|my_alu|Selector31~14 (
// Equation(s):
// \my_processor|my_alu|Selector31~14_combout  = (\my_processor|my_alu|Selector31~13_combout  & ((\my_processor|my_alu|Selector31~11_combout ) # ((\my_processor|my_alu|Selector31~10_combout )))) # (!\my_processor|my_alu|Selector31~13_combout  & 
// (!\my_processor|my_alu|Selector31~11_combout  & (\my_processor|my_alu|Add1~0_combout )))

	.dataa(\my_processor|my_alu|Selector31~13_combout ),
	.datab(\my_processor|my_alu|Selector31~11_combout ),
	.datac(\my_processor|my_alu|Add1~0_combout ),
	.datad(\my_processor|my_alu|Selector31~10_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~14 .lut_mask = 16'hBA98;
defparam \my_processor|my_alu|Selector31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N8
cycloneive_lcell_comb \my_processor|my_alu|Selector31~17 (
// Equation(s):
// \my_processor|my_alu|Selector31~17_combout  = (\my_processor|my_alu|Selector31~18_combout  & (\my_processor|my_alu|Add0~0_combout )) # (!\my_processor|my_alu|Selector31~18_combout  & ((\my_processor|my_alu|Selector31~14_combout )))

	.dataa(\my_processor|my_alu|Selector31~18_combout ),
	.datab(gnd),
	.datac(\my_processor|my_alu|Add0~0_combout ),
	.datad(\my_processor|my_alu|Selector31~14_combout ),
	.cin(gnd),
	.combout(\my_processor|my_alu|Selector31~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|my_alu|Selector31~17 .lut_mask = 16'hF5A0;
defparam \my_processor|my_alu|Selector31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N20
cycloneive_lcell_comb \my_processor|data_writeReg[0]~0 (
// Equation(s):
// \my_processor|data_writeReg[0]~0_combout  = (\my_processor|cmp2|ad4~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_dmem|altsyncram_component|auto_generated|q_a [0])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & 
// ((\my_processor|my_alu|Selector31~17_combout ))))) # (!\my_processor|cmp2|ad4~0_combout  & (((\my_processor|my_alu|Selector31~17_combout ))))

	.dataa(\my_processor|cmp2|ad4~0_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|my_alu|Selector31~17_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~0 .lut_mask = 16'hD8F0;
defparam \my_processor|data_writeReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N1
dffeas \my_regfile|register[17].df|dffe_array[0].df|q (
	.clk(\pc_clk|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|write0|and_loop[17].and0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|register[17].df|dffe_array[0].df|q .is_wysiwyg = "true";
defparam \my_regfile|register[17].df|dffe_array[0].df|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~11 (
// Equation(s):
// \my_regfile|data_readRegA[0]~11_combout  = (\my_regfile|d0|d3|and1~combout  & (\my_regfile|register[17].df|dffe_array[0].df|q~q  & ((\my_regfile|register[18].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and2~combout )))) # 
// (!\my_regfile|d0|d3|and1~combout  & (((\my_regfile|register[18].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d3|and2~combout )))

	.dataa(\my_regfile|d0|d3|and1~combout ),
	.datab(\my_regfile|d0|d3|and2~combout ),
	.datac(\my_regfile|register[17].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[18].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~11 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~12 (
// Equation(s):
// \my_regfile|data_readRegA[0]~12_combout  = (\my_regfile|d0|d3|and4~combout  & (\my_regfile|register[20].df|dffe_array[0].df|q~q  & ((\my_regfile|register[19].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and3~combout )))) # 
// (!\my_regfile|d0|d3|and4~combout  & (((\my_regfile|register[19].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d3|and3~combout )))

	.dataa(\my_regfile|d0|d3|and4~combout ),
	.datab(\my_regfile|d0|d3|and3~combout ),
	.datac(\my_regfile|register[20].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[19].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~12 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~14 (
// Equation(s):
// \my_regfile|data_readRegA[0]~14_combout  = (\my_regfile|d0|d4|and0~combout  & (\my_regfile|register[24].df|dffe_array[0].df|q~q  & ((\my_regfile|register[23].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and7~combout )))) # 
// (!\my_regfile|d0|d4|and0~combout  & (((\my_regfile|register[23].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and7~combout ))))

	.dataa(\my_regfile|d0|d4|and0~combout ),
	.datab(\my_regfile|register[24].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[23].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d3|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~14 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~13 (
// Equation(s):
// \my_regfile|data_readRegA[0]~13_combout  = (\my_regfile|d0|d3|and5~combout  & (\my_regfile|register[21].df|dffe_array[0].df|q~q  & ((\my_regfile|register[22].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d3|and6~combout )))) # 
// (!\my_regfile|d0|d3|and5~combout  & (((\my_regfile|register[22].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d3|and6~combout )))

	.dataa(\my_regfile|d0|d3|and5~combout ),
	.datab(\my_regfile|d0|d3|and6~combout ),
	.datac(\my_regfile|register[21].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[22].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~13 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~15 (
// Equation(s):
// \my_regfile|data_readRegA[0]~15_combout  = (\my_regfile|data_readRegA[0]~11_combout  & (\my_regfile|data_readRegA[0]~12_combout  & (\my_regfile|data_readRegA[0]~14_combout  & \my_regfile|data_readRegA[0]~13_combout )))

	.dataa(\my_regfile|data_readRegA[0]~11_combout ),
	.datab(\my_regfile|data_readRegA[0]~12_combout ),
	.datac(\my_regfile|data_readRegA[0]~14_combout ),
	.datad(\my_regfile|data_readRegA[0]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~15 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~9 (
// Equation(s):
// \my_regfile|data_readRegA[0]~9_combout  = (\my_regfile|register[16].df|dffe_array[0].df|q~q  & (((\my_regfile|register[15].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and7~combout )))) # (!\my_regfile|register[16].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d3|and0~combout  & ((\my_regfile|register[15].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and7~combout ))))

	.dataa(\my_regfile|register[16].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d3|and0~combout ),
	.datac(\my_regfile|register[15].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d2|and7~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~9 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~7 (
// Equation(s):
// \my_regfile|data_readRegA[0]~7_combout  = (\my_regfile|d0|d2|and4~combout  & (\my_regfile|register[12].df|dffe_array[0].df|q~q  & ((\my_regfile|register[11].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and3~combout )))) # 
// (!\my_regfile|d0|d2|and4~combout  & (((\my_regfile|register[11].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d2|and3~combout )))

	.dataa(\my_regfile|d0|d2|and4~combout ),
	.datab(\my_regfile|d0|d2|and3~combout ),
	.datac(\my_regfile|register[11].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[12].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~7 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~8 (
// Equation(s):
// \my_regfile|data_readRegA[0]~8_combout  = (\my_regfile|register[14].df|dffe_array[0].df|q~q  & (((\my_regfile|register[13].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d2|and5~combout ))) # (!\my_regfile|register[14].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d2|and6~combout  & ((\my_regfile|register[13].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and5~combout ))))

	.dataa(\my_regfile|register[14].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d2|and5~combout ),
	.datac(\my_regfile|register[13].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d2|and6~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~8 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~6 (
// Equation(s):
// \my_regfile|data_readRegA[0]~6_combout  = (\my_regfile|d0|d2|and1~combout  & (\my_regfile|register[9].df|dffe_array[0].df|q~q  & ((\my_regfile|register[10].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d2|and2~combout )))) # 
// (!\my_regfile|d0|d2|and1~combout  & (((\my_regfile|register[10].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d2|and2~combout )))

	.dataa(\my_regfile|d0|d2|and1~combout ),
	.datab(\my_regfile|d0|d2|and2~combout ),
	.datac(\my_regfile|register[9].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[10].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~6 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~10 (
// Equation(s):
// \my_regfile|data_readRegA[0]~10_combout  = (\my_regfile|data_readRegA[0]~9_combout  & (\my_regfile|data_readRegA[0]~7_combout  & (\my_regfile|data_readRegA[0]~8_combout  & \my_regfile|data_readRegA[0]~6_combout )))

	.dataa(\my_regfile|data_readRegA[0]~9_combout ),
	.datab(\my_regfile|data_readRegA[0]~7_combout ),
	.datac(\my_regfile|data_readRegA[0]~8_combout ),
	.datad(\my_regfile|data_readRegA[0]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~10 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~3 (
// Equation(s):
// \my_regfile|data_readRegA[0]~3_combout  = (\my_regfile|d0|d1|and5~combout  & (\my_regfile|register[5].df|dffe_array[0].df|q~q  & ((\my_regfile|register[6].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and6~combout )))) # (!\my_regfile|d0|d1|and5~combout 
//  & (((\my_regfile|register[6].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d1|and6~combout )))

	.dataa(\my_regfile|d0|d1|and5~combout ),
	.datab(\my_regfile|d0|d1|and6~combout ),
	.datac(\my_regfile|register[5].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[6].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~3 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~1 (
// Equation(s):
// \my_regfile|data_readRegA[0]~1_combout  = ((\my_regfile|d0|d0|and0~combout ) # ((\my_regfile|register[4].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and0~combout ),
	.datac(\my_regfile|register[4].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d1|and0~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~1 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~2 (
// Equation(s):
// \my_regfile|data_readRegA[0]~2_combout  = (\my_regfile|data_readRegA[0]~1_combout  & (!\my_regfile|d0|d1|and0~combout  & ((\my_regfile|register[3].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and3~combout ))))

	.dataa(\my_regfile|register[3].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d1|and3~combout ),
	.datac(\my_regfile|data_readRegA[0]~1_combout ),
	.datad(\my_regfile|d0|d1|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~2 .lut_mask = 16'h00B0;
defparam \my_regfile|data_readRegA[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~4 (
// Equation(s):
// \my_regfile|data_readRegA[0]~4_combout  = (\my_regfile|register[8].df|dffe_array[0].df|q~q  & (((\my_regfile|register[7].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d1|and7~combout ))) # (!\my_regfile|register[8].df|dffe_array[0].df|q~q  & 
// (!\my_regfile|d0|d2|and0~combout  & ((\my_regfile|register[7].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and7~combout ))))

	.dataa(\my_regfile|register[8].df|dffe_array[0].df|q~q ),
	.datab(\my_regfile|d0|d1|and7~combout ),
	.datac(\my_regfile|register[7].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d2|and0~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~4 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~0 (
// Equation(s):
// \my_regfile|data_readRegA[0]~0_combout  = (\my_regfile|d0|d1|and2~combout  & (\my_regfile|register[2].df|dffe_array[0].df|q~q  & ((\my_regfile|register[1].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and1~combout )))) # (!\my_regfile|d0|d1|and2~combout 
//  & (((\my_regfile|register[1].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d1|and1~combout )))

	.dataa(\my_regfile|d0|d1|and2~combout ),
	.datab(\my_regfile|d0|d1|and1~combout ),
	.datac(\my_regfile|register[1].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[2].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~0 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~5 (
// Equation(s):
// \my_regfile|data_readRegA[0]~5_combout  = (\my_regfile|data_readRegA[0]~3_combout  & (\my_regfile|data_readRegA[0]~2_combout  & (\my_regfile|data_readRegA[0]~4_combout  & \my_regfile|data_readRegA[0]~0_combout )))

	.dataa(\my_regfile|data_readRegA[0]~3_combout ),
	.datab(\my_regfile|data_readRegA[0]~2_combout ),
	.datac(\my_regfile|data_readRegA[0]~4_combout ),
	.datad(\my_regfile|data_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~5 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~17 (
// Equation(s):
// \my_regfile|data_readRegA[0]~17_combout  = (((\my_regfile|register[28].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d1|and0~4_combout )) # (!\my_regfile|d0|d0|and2~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|d0|d0|and2~2_combout ),
	.datac(\my_regfile|d0|d1|and0~4_combout ),
	.datad(\my_regfile|register[28].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~17 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegA[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~16 (
// Equation(s):
// \my_regfile|data_readRegA[0]~16_combout  = (\my_regfile|d0|d4|and2~combout  & (\my_regfile|register[26].df|dffe_array[0].df|q~q  & ((\my_regfile|register[25].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and1~combout )))) # 
// (!\my_regfile|d0|d4|and2~combout  & (((\my_regfile|register[25].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and1~combout ))))

	.dataa(\my_regfile|d0|d4|and2~combout ),
	.datab(\my_regfile|register[26].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|register[25].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|d0|d4|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~16 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~19 (
// Equation(s):
// \my_regfile|data_readRegA[0]~19_combout  = (\my_regfile|d0|d4|and7~combout  & (\my_regfile|register[31].df|dffe_array[0].df|q~q  & ((\my_regfile|register[29].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and5~combout )))) # 
// (!\my_regfile|d0|d4|and7~combout  & (((\my_regfile|register[29].df|dffe_array[0].df|q~q )) # (!\my_regfile|d0|d4|and5~combout )))

	.dataa(\my_regfile|d0|d4|and7~combout ),
	.datab(\my_regfile|d0|d4|and5~combout ),
	.datac(\my_regfile|register[31].df|dffe_array[0].df|q~q ),
	.datad(\my_regfile|register[29].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~19 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~18 (
// Equation(s):
// \my_regfile|data_readRegA[0]~18_combout  = (\my_regfile|d0|d4|and3~combout  & (\my_regfile|register[27].df|dffe_array[0].df|q~q  & ((\my_regfile|register[30].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and6~combout )))) # 
// (!\my_regfile|d0|d4|and3~combout  & (((\my_regfile|register[30].df|dffe_array[0].df|q~q ) # (!\my_regfile|d0|d4|and6~combout ))))

	.dataa(\my_regfile|d0|d4|and3~combout ),
	.datab(\my_regfile|register[27].df|dffe_array[0].df|q~q ),
	.datac(\my_regfile|d0|d4|and6~combout ),
	.datad(\my_regfile|register[30].df|dffe_array[0].df|q~q ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~18 .lut_mask = 16'hDD0D;
defparam \my_regfile|data_readRegA[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~20 (
// Equation(s):
// \my_regfile|data_readRegA[0]~20_combout  = (\my_regfile|data_readRegA[0]~17_combout  & (\my_regfile|data_readRegA[0]~16_combout  & (\my_regfile|data_readRegA[0]~19_combout  & \my_regfile|data_readRegA[0]~18_combout )))

	.dataa(\my_regfile|data_readRegA[0]~17_combout ),
	.datab(\my_regfile|data_readRegA[0]~16_combout ),
	.datac(\my_regfile|data_readRegA[0]~19_combout ),
	.datad(\my_regfile|data_readRegA[0]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~20 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~21 (
// Equation(s):
// \my_regfile|data_readRegA[0]~21_combout  = (\my_regfile|data_readRegA[0]~15_combout  & (\my_regfile|data_readRegA[0]~10_combout  & (\my_regfile|data_readRegA[0]~5_combout  & \my_regfile|data_readRegA[0]~20_combout )))

	.dataa(\my_regfile|data_readRegA[0]~15_combout ),
	.datab(\my_regfile|data_readRegA[0]~10_combout ),
	.datac(\my_regfile|data_readRegA[0]~5_combout ),
	.datad(\my_regfile|data_readRegA[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~21 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~723 (
// Equation(s):
// \my_regfile|data_readRegB[4]~723_combout  = (\my_regfile|data_readRegB[4]~107_combout  & (\my_regfile|data_readRegB[4]~105_combout  & (\my_regfile|data_readRegB[4]~96_combout  & \my_regfile|data_readRegB[4]~95_combout )))

	.dataa(\my_regfile|data_readRegB[4]~107_combout ),
	.datab(\my_regfile|data_readRegB[4]~105_combout ),
	.datac(\my_regfile|data_readRegB[4]~96_combout ),
	.datad(\my_regfile|data_readRegB[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~723_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~723 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~722 (
// Equation(s):
// \my_regfile|data_readRegB[4]~722_combout  = (\my_regfile|data_readRegB[4]~99_combout  & (\my_regfile|data_readRegB[4]~93_combout  & (\my_regfile|data_readRegB[4]~94_combout  & \my_regfile|data_readRegB[4]~100_combout )))

	.dataa(\my_regfile|data_readRegB[4]~99_combout ),
	.datab(\my_regfile|data_readRegB[4]~93_combout ),
	.datac(\my_regfile|data_readRegB[4]~94_combout ),
	.datad(\my_regfile|data_readRegB[4]~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~722_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~722 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~724 (
// Equation(s):
// \my_regfile|data_readRegB[4]~724_combout  = (\my_regfile|data_readRegB[4]~723_combout  & \my_regfile|data_readRegB[4]~722_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[4]~723_combout ),
	.datad(\my_regfile|data_readRegB[4]~722_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~724_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~724 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[4]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~725 (
// Equation(s):
// \my_regfile|data_readRegB[5]~725_combout  = (\my_regfile|data_readRegB[5]~128_combout  & \my_regfile|data_readRegB[5]~118_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[5]~128_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[5]~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~725_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~725 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[5]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~726 (
// Equation(s):
// \my_regfile|data_readRegB[6]~726_combout  = (\my_regfile|data_readRegB[6]~149_combout  & \my_regfile|data_readRegB[6]~139_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[6]~149_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[6]~139_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~726_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~726 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[6]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~727 (
// Equation(s):
// \my_regfile|data_readRegB[7]~727_combout  = (\my_regfile|data_readRegB[7]~160_combout  & \my_regfile|data_readRegB[7]~170_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[7]~160_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[7]~170_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~727_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~727 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[7]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~728 (
// Equation(s):
// \my_regfile|data_readRegB[8]~728_combout  = (\my_regfile|data_readRegB[8]~191_combout  & \my_regfile|data_readRegB[8]~181_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[8]~191_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[8]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~728_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~728 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegB[8]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~729 (
// Equation(s):
// \my_regfile|data_readRegB[10]~729_combout  = (\my_regfile|data_readRegB[10]~234_combout  & \my_regfile|data_readRegB[10]~224_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[10]~234_combout ),
	.datad(\my_regfile|data_readRegB[10]~224_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~729_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~729 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[10]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \my_processor|alu_opcode[3]~14 (
// Equation(s):
// \my_processor|alu_opcode[3]~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [5] & (\my_processor|cmp2|ad4~0_combout  $ (((!\my_processor|c3|ad4~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [30])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|c3|ad4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[3]~14 .lut_mask = 16'h8222;
defparam \my_processor|alu_opcode[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \my_processor|alu_opcode[4]~15 (
// Equation(s):
// \my_processor|alu_opcode[4]~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [6] & (\my_processor|cmp2|ad4~0_combout  $ (((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|c3|ad4~0_combout )))))

	.dataa(\my_processor|c3|ad4~0_combout ),
	.datab(\my_processor|cmp2|ad4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|alu_opcode[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_opcode[4]~15 .lut_mask = 16'h9300;
defparam \my_processor|alu_opcode[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \address_dmem[0]~input (
	.i(address_dmem[0]),
	.ibar(gnd),
	.o(\address_dmem[0]~input_o ));
// synopsys translate_off
defparam \address_dmem[0]~input .bus_hold = "false";
defparam \address_dmem[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \address_dmem[1]~input (
	.i(address_dmem[1]),
	.ibar(gnd),
	.o(\address_dmem[1]~input_o ));
// synopsys translate_off
defparam \address_dmem[1]~input .bus_hold = "false";
defparam \address_dmem[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N8
cycloneive_io_ibuf \address_dmem[2]~input (
	.i(address_dmem[2]),
	.ibar(gnd),
	.o(\address_dmem[2]~input_o ));
// synopsys translate_off
defparam \address_dmem[2]~input .bus_hold = "false";
defparam \address_dmem[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y25_N15
cycloneive_io_ibuf \address_dmem[3]~input (
	.i(address_dmem[3]),
	.ibar(gnd),
	.o(\address_dmem[3]~input_o ));
// synopsys translate_off
defparam \address_dmem[3]~input .bus_hold = "false";
defparam \address_dmem[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \address_dmem[4]~input (
	.i(address_dmem[4]),
	.ibar(gnd),
	.o(\address_dmem[4]~input_o ));
// synopsys translate_off
defparam \address_dmem[4]~input .bus_hold = "false";
defparam \address_dmem[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \address_dmem[5]~input (
	.i(address_dmem[5]),
	.ibar(gnd),
	.o(\address_dmem[5]~input_o ));
// synopsys translate_off
defparam \address_dmem[5]~input .bus_hold = "false";
defparam \address_dmem[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N15
cycloneive_io_ibuf \address_dmem[6]~input (
	.i(address_dmem[6]),
	.ibar(gnd),
	.o(\address_dmem[6]~input_o ));
// synopsys translate_off
defparam \address_dmem[6]~input .bus_hold = "false";
defparam \address_dmem[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \address_dmem[7]~input (
	.i(address_dmem[7]),
	.ibar(gnd),
	.o(\address_dmem[7]~input_o ));
// synopsys translate_off
defparam \address_dmem[7]~input .bus_hold = "false";
defparam \address_dmem[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N15
cycloneive_io_ibuf \address_dmem[8]~input (
	.i(address_dmem[8]),
	.ibar(gnd),
	.o(\address_dmem[8]~input_o ));
// synopsys translate_off
defparam \address_dmem[8]~input .bus_hold = "false";
defparam \address_dmem[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \address_dmem[9]~input (
	.i(address_dmem[9]),
	.ibar(gnd),
	.o(\address_dmem[9]~input_o ));
// synopsys translate_off
defparam \address_dmem[9]~input .bus_hold = "false";
defparam \address_dmem[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N15
cycloneive_io_ibuf \address_dmem[10]~input (
	.i(address_dmem[10]),
	.ibar(gnd),
	.o(\address_dmem[10]~input_o ));
// synopsys translate_off
defparam \address_dmem[10]~input .bus_hold = "false";
defparam \address_dmem[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \address_dmem[11]~input (
	.i(address_dmem[11]),
	.ibar(gnd),
	.o(\address_dmem[11]~input_o ));
// synopsys translate_off
defparam \address_dmem[11]~input .bus_hold = "false";
defparam \address_dmem[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N15
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y65_N15
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N15
cycloneive_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.o(\data[16]~input_o ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.o(\data[17]~input_o ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N15
cycloneive_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.o(\data[18]~input_o ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.o(\data[19]~input_o ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N15
cycloneive_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.o(\data[20]~input_o ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.o(\data[21]~input_o ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.o(\data[22]~input_o ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N1
cycloneive_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.o(\data[23]~input_o ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N8
cycloneive_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.o(\data[24]~input_o ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N22
cycloneive_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.o(\data[25]~input_o ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N15
cycloneive_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.o(\data[26]~input_o ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N1
cycloneive_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.o(\data[27]~input_o ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.o(\data[28]~input_o ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N8
cycloneive_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.o(\data[29]~input_o ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.o(\data[30]~input_o ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N1
cycloneive_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.o(\data[31]~input_o ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N1
cycloneive_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N1
cycloneive_io_ibuf \q_dmem[0]~input (
	.i(q_dmem[0]),
	.ibar(gnd),
	.o(\q_dmem[0]~input_o ));
// synopsys translate_off
defparam \q_dmem[0]~input .bus_hold = "false";
defparam \q_dmem[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N8
cycloneive_io_ibuf \q_dmem[1]~input (
	.i(q_dmem[1]),
	.ibar(gnd),
	.o(\q_dmem[1]~input_o ));
// synopsys translate_off
defparam \q_dmem[1]~input .bus_hold = "false";
defparam \q_dmem[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \q_dmem[2]~input (
	.i(q_dmem[2]),
	.ibar(gnd),
	.o(\q_dmem[2]~input_o ));
// synopsys translate_off
defparam \q_dmem[2]~input .bus_hold = "false";
defparam \q_dmem[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N15
cycloneive_io_ibuf \q_dmem[3]~input (
	.i(q_dmem[3]),
	.ibar(gnd),
	.o(\q_dmem[3]~input_o ));
// synopsys translate_off
defparam \q_dmem[3]~input .bus_hold = "false";
defparam \q_dmem[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \q_dmem[4]~input (
	.i(q_dmem[4]),
	.ibar(gnd),
	.o(\q_dmem[4]~input_o ));
// synopsys translate_off
defparam \q_dmem[4]~input .bus_hold = "false";
defparam \q_dmem[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \q_dmem[5]~input (
	.i(q_dmem[5]),
	.ibar(gnd),
	.o(\q_dmem[5]~input_o ));
// synopsys translate_off
defparam \q_dmem[5]~input .bus_hold = "false";
defparam \q_dmem[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N8
cycloneive_io_ibuf \q_dmem[6]~input (
	.i(q_dmem[6]),
	.ibar(gnd),
	.o(\q_dmem[6]~input_o ));
// synopsys translate_off
defparam \q_dmem[6]~input .bus_hold = "false";
defparam \q_dmem[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \q_dmem[7]~input (
	.i(q_dmem[7]),
	.ibar(gnd),
	.o(\q_dmem[7]~input_o ));
// synopsys translate_off
defparam \q_dmem[7]~input .bus_hold = "false";
defparam \q_dmem[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \q_dmem[8]~input (
	.i(q_dmem[8]),
	.ibar(gnd),
	.o(\q_dmem[8]~input_o ));
// synopsys translate_off
defparam \q_dmem[8]~input .bus_hold = "false";
defparam \q_dmem[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y54_N15
cycloneive_io_ibuf \q_dmem[9]~input (
	.i(q_dmem[9]),
	.ibar(gnd),
	.o(\q_dmem[9]~input_o ));
// synopsys translate_off
defparam \q_dmem[9]~input .bus_hold = "false";
defparam \q_dmem[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N15
cycloneive_io_ibuf \q_dmem[10]~input (
	.i(q_dmem[10]),
	.ibar(gnd),
	.o(\q_dmem[10]~input_o ));
// synopsys translate_off
defparam \q_dmem[10]~input .bus_hold = "false";
defparam \q_dmem[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y60_N15
cycloneive_io_ibuf \q_dmem[11]~input (
	.i(q_dmem[11]),
	.ibar(gnd),
	.o(\q_dmem[11]~input_o ));
// synopsys translate_off
defparam \q_dmem[11]~input .bus_hold = "false";
defparam \q_dmem[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \q_dmem[12]~input (
	.i(q_dmem[12]),
	.ibar(gnd),
	.o(\q_dmem[12]~input_o ));
// synopsys translate_off
defparam \q_dmem[12]~input .bus_hold = "false";
defparam \q_dmem[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \q_dmem[13]~input (
	.i(q_dmem[13]),
	.ibar(gnd),
	.o(\q_dmem[13]~input_o ));
// synopsys translate_off
defparam \q_dmem[13]~input .bus_hold = "false";
defparam \q_dmem[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \q_dmem[14]~input (
	.i(q_dmem[14]),
	.ibar(gnd),
	.o(\q_dmem[14]~input_o ));
// synopsys translate_off
defparam \q_dmem[14]~input .bus_hold = "false";
defparam \q_dmem[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \q_dmem[15]~input (
	.i(q_dmem[15]),
	.ibar(gnd),
	.o(\q_dmem[15]~input_o ));
// synopsys translate_off
defparam \q_dmem[15]~input .bus_hold = "false";
defparam \q_dmem[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N8
cycloneive_io_ibuf \q_dmem[16]~input (
	.i(q_dmem[16]),
	.ibar(gnd),
	.o(\q_dmem[16]~input_o ));
// synopsys translate_off
defparam \q_dmem[16]~input .bus_hold = "false";
defparam \q_dmem[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N15
cycloneive_io_ibuf \q_dmem[17]~input (
	.i(q_dmem[17]),
	.ibar(gnd),
	.o(\q_dmem[17]~input_o ));
// synopsys translate_off
defparam \q_dmem[17]~input .bus_hold = "false";
defparam \q_dmem[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y30_N1
cycloneive_io_ibuf \q_dmem[18]~input (
	.i(q_dmem[18]),
	.ibar(gnd),
	.o(\q_dmem[18]~input_o ));
// synopsys translate_off
defparam \q_dmem[18]~input .bus_hold = "false";
defparam \q_dmem[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \q_dmem[19]~input (
	.i(q_dmem[19]),
	.ibar(gnd),
	.o(\q_dmem[19]~input_o ));
// synopsys translate_off
defparam \q_dmem[19]~input .bus_hold = "false";
defparam \q_dmem[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N1
cycloneive_io_ibuf \q_dmem[20]~input (
	.i(q_dmem[20]),
	.ibar(gnd),
	.o(\q_dmem[20]~input_o ));
// synopsys translate_off
defparam \q_dmem[20]~input .bus_hold = "false";
defparam \q_dmem[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \q_dmem[21]~input (
	.i(q_dmem[21]),
	.ibar(gnd),
	.o(\q_dmem[21]~input_o ));
// synopsys translate_off
defparam \q_dmem[21]~input .bus_hold = "false";
defparam \q_dmem[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \q_dmem[22]~input (
	.i(q_dmem[22]),
	.ibar(gnd),
	.o(\q_dmem[22]~input_o ));
// synopsys translate_off
defparam \q_dmem[22]~input .bus_hold = "false";
defparam \q_dmem[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \q_dmem[23]~input (
	.i(q_dmem[23]),
	.ibar(gnd),
	.o(\q_dmem[23]~input_o ));
// synopsys translate_off
defparam \q_dmem[23]~input .bus_hold = "false";
defparam \q_dmem[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \q_dmem[24]~input (
	.i(q_dmem[24]),
	.ibar(gnd),
	.o(\q_dmem[24]~input_o ));
// synopsys translate_off
defparam \q_dmem[24]~input .bus_hold = "false";
defparam \q_dmem[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \q_dmem[25]~input (
	.i(q_dmem[25]),
	.ibar(gnd),
	.o(\q_dmem[25]~input_o ));
// synopsys translate_off
defparam \q_dmem[25]~input .bus_hold = "false";
defparam \q_dmem[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \q_dmem[26]~input (
	.i(q_dmem[26]),
	.ibar(gnd),
	.o(\q_dmem[26]~input_o ));
// synopsys translate_off
defparam \q_dmem[26]~input .bus_hold = "false";
defparam \q_dmem[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \q_dmem[27]~input (
	.i(q_dmem[27]),
	.ibar(gnd),
	.o(\q_dmem[27]~input_o ));
// synopsys translate_off
defparam \q_dmem[27]~input .bus_hold = "false";
defparam \q_dmem[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \q_dmem[28]~input (
	.i(q_dmem[28]),
	.ibar(gnd),
	.o(\q_dmem[28]~input_o ));
// synopsys translate_off
defparam \q_dmem[28]~input .bus_hold = "false";
defparam \q_dmem[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \q_dmem[29]~input (
	.i(q_dmem[29]),
	.ibar(gnd),
	.o(\q_dmem[29]~input_o ));
// synopsys translate_off
defparam \q_dmem[29]~input .bus_hold = "false";
defparam \q_dmem[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N8
cycloneive_io_ibuf \q_dmem[30]~input (
	.i(q_dmem[30]),
	.ibar(gnd),
	.o(\q_dmem[30]~input_o ));
// synopsys translate_off
defparam \q_dmem[30]~input .bus_hold = "false";
defparam \q_dmem[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \q_dmem[31]~input (
	.i(q_dmem[31]),
	.ibar(gnd),
	.o(\q_dmem[31]~input_o ));
// synopsys translate_off
defparam \q_dmem[31]~input .bus_hold = "false";
defparam \q_dmem[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign q_imem[0] = \q_imem[0]~output_o ;

assign q_imem[1] = \q_imem[1]~output_o ;

assign q_imem[2] = \q_imem[2]~output_o ;

assign q_imem[3] = \q_imem[3]~output_o ;

assign q_imem[4] = \q_imem[4]~output_o ;

assign q_imem[5] = \q_imem[5]~output_o ;

assign q_imem[6] = \q_imem[6]~output_o ;

assign q_imem[7] = \q_imem[7]~output_o ;

assign q_imem[8] = \q_imem[8]~output_o ;

assign q_imem[9] = \q_imem[9]~output_o ;

assign q_imem[10] = \q_imem[10]~output_o ;

assign q_imem[11] = \q_imem[11]~output_o ;

assign q_imem[12] = \q_imem[12]~output_o ;

assign q_imem[13] = \q_imem[13]~output_o ;

assign q_imem[14] = \q_imem[14]~output_o ;

assign q_imem[15] = \q_imem[15]~output_o ;

assign q_imem[16] = \q_imem[16]~output_o ;

assign q_imem[17] = \q_imem[17]~output_o ;

assign q_imem[18] = \q_imem[18]~output_o ;

assign q_imem[19] = \q_imem[19]~output_o ;

assign q_imem[20] = \q_imem[20]~output_o ;

assign q_imem[21] = \q_imem[21]~output_o ;

assign q_imem[22] = \q_imem[22]~output_o ;

assign q_imem[23] = \q_imem[23]~output_o ;

assign q_imem[24] = \q_imem[24]~output_o ;

assign q_imem[25] = \q_imem[25]~output_o ;

assign q_imem[26] = \q_imem[26]~output_o ;

assign q_imem[27] = \q_imem[27]~output_o ;

assign q_imem[28] = \q_imem[28]~output_o ;

assign q_imem[29] = \q_imem[29]~output_o ;

assign q_imem[30] = \q_imem[30]~output_o ;

assign q_imem[31] = \q_imem[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

assign data_reg_write[0] = \data_reg_write[0]~output_o ;

assign data_reg_write[1] = \data_reg_write[1]~output_o ;

assign data_reg_write[2] = \data_reg_write[2]~output_o ;

assign data_reg_write[3] = \data_reg_write[3]~output_o ;

assign data_reg_write[4] = \data_reg_write[4]~output_o ;

assign data_reg_write[5] = \data_reg_write[5]~output_o ;

assign data_reg_write[6] = \data_reg_write[6]~output_o ;

assign data_reg_write[7] = \data_reg_write[7]~output_o ;

assign data_reg_write[8] = \data_reg_write[8]~output_o ;

assign data_reg_write[9] = \data_reg_write[9]~output_o ;

assign data_reg_write[10] = \data_reg_write[10]~output_o ;

assign data_reg_write[11] = \data_reg_write[11]~output_o ;

assign data_reg_write[12] = \data_reg_write[12]~output_o ;

assign data_reg_write[13] = \data_reg_write[13]~output_o ;

assign data_reg_write[14] = \data_reg_write[14]~output_o ;

assign data_reg_write[15] = \data_reg_write[15]~output_o ;

assign data_reg_write[16] = \data_reg_write[16]~output_o ;

assign data_reg_write[17] = \data_reg_write[17]~output_o ;

assign data_reg_write[18] = \data_reg_write[18]~output_o ;

assign data_reg_write[19] = \data_reg_write[19]~output_o ;

assign data_reg_write[20] = \data_reg_write[20]~output_o ;

assign data_reg_write[21] = \data_reg_write[21]~output_o ;

assign data_reg_write[22] = \data_reg_write[22]~output_o ;

assign data_reg_write[23] = \data_reg_write[23]~output_o ;

assign data_reg_write[24] = \data_reg_write[24]~output_o ;

assign data_reg_write[25] = \data_reg_write[25]~output_o ;

assign data_reg_write[26] = \data_reg_write[26]~output_o ;

assign data_reg_write[27] = \data_reg_write[27]~output_o ;

assign data_reg_write[28] = \data_reg_write[28]~output_o ;

assign data_reg_write[29] = \data_reg_write[29]~output_o ;

assign data_reg_write[30] = \data_reg_write[30]~output_o ;

assign data_reg_write[31] = \data_reg_write[31]~output_o ;

assign aluinput[0] = \aluinput[0]~output_o ;

assign aluinput[1] = \aluinput[1]~output_o ;

assign aluinput[2] = \aluinput[2]~output_o ;

assign aluinput[3] = \aluinput[3]~output_o ;

assign aluinput[4] = \aluinput[4]~output_o ;

assign aluinput[5] = \aluinput[5]~output_o ;

assign aluinput[6] = \aluinput[6]~output_o ;

assign aluinput[7] = \aluinput[7]~output_o ;

assign aluinput[8] = \aluinput[8]~output_o ;

assign aluinput[9] = \aluinput[9]~output_o ;

assign aluinput[10] = \aluinput[10]~output_o ;

assign aluinput[11] = \aluinput[11]~output_o ;

assign aluinput[12] = \aluinput[12]~output_o ;

assign aluinput[13] = \aluinput[13]~output_o ;

assign aluinput[14] = \aluinput[14]~output_o ;

assign aluinput[15] = \aluinput[15]~output_o ;

assign aluinput[16] = \aluinput[16]~output_o ;

assign aluinput[17] = \aluinput[17]~output_o ;

assign aluinput[18] = \aluinput[18]~output_o ;

assign aluinput[19] = \aluinput[19]~output_o ;

assign aluinput[20] = \aluinput[20]~output_o ;

assign aluinput[21] = \aluinput[21]~output_o ;

assign aluinput[22] = \aluinput[22]~output_o ;

assign aluinput[23] = \aluinput[23]~output_o ;

assign aluinput[24] = \aluinput[24]~output_o ;

assign aluinput[25] = \aluinput[25]~output_o ;

assign aluinput[26] = \aluinput[26]~output_o ;

assign aluinput[27] = \aluinput[27]~output_o ;

assign aluinput[28] = \aluinput[28]~output_o ;

assign aluinput[29] = \aluinput[29]~output_o ;

assign aluinput[30] = \aluinput[30]~output_o ;

assign aluinput[31] = \aluinput[31]~output_o ;

assign alu_opcode[0] = \alu_opcode[0]~output_o ;

assign alu_opcode[1] = \alu_opcode[1]~output_o ;

assign alu_opcode[2] = \alu_opcode[2]~output_o ;

assign alu_opcode[3] = \alu_opcode[3]~output_o ;

assign alu_opcode[4] = \alu_opcode[4]~output_o ;

assign sximmed[0] = \sximmed[0]~output_o ;

assign sximmed[1] = \sximmed[1]~output_o ;

assign sximmed[2] = \sximmed[2]~output_o ;

assign sximmed[3] = \sximmed[3]~output_o ;

assign sximmed[4] = \sximmed[4]~output_o ;

assign sximmed[5] = \sximmed[5]~output_o ;

assign sximmed[6] = \sximmed[6]~output_o ;

assign sximmed[7] = \sximmed[7]~output_o ;

assign sximmed[8] = \sximmed[8]~output_o ;

assign sximmed[9] = \sximmed[9]~output_o ;

assign sximmed[10] = \sximmed[10]~output_o ;

assign sximmed[11] = \sximmed[11]~output_o ;

assign sximmed[12] = \sximmed[12]~output_o ;

assign sximmed[13] = \sximmed[13]~output_o ;

assign sximmed[14] = \sximmed[14]~output_o ;

assign sximmed[15] = \sximmed[15]~output_o ;

assign sximmed[16] = \sximmed[16]~output_o ;

assign sximmed[17] = \sximmed[17]~output_o ;

assign sximmed[18] = \sximmed[18]~output_o ;

assign sximmed[19] = \sximmed[19]~output_o ;

assign sximmed[20] = \sximmed[20]~output_o ;

assign sximmed[21] = \sximmed[21]~output_o ;

assign sximmed[22] = \sximmed[22]~output_o ;

assign sximmed[23] = \sximmed[23]~output_o ;

assign sximmed[24] = \sximmed[24]~output_o ;

assign sximmed[25] = \sximmed[25]~output_o ;

assign sximmed[26] = \sximmed[26]~output_o ;

assign sximmed[27] = \sximmed[27]~output_o ;

assign sximmed[28] = \sximmed[28]~output_o ;

assign sximmed[29] = \sximmed[29]~output_o ;

assign sximmed[30] = \sximmed[30]~output_o ;

assign sximmed[31] = \sximmed[31]~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign wren = \wren~output_o ;

assign q_dmem[0] = \q_dmem[0]~output_o ;

assign q_dmem[1] = \q_dmem[1]~output_o ;

assign q_dmem[2] = \q_dmem[2]~output_o ;

assign q_dmem[3] = \q_dmem[3]~output_o ;

assign q_dmem[4] = \q_dmem[4]~output_o ;

assign q_dmem[5] = \q_dmem[5]~output_o ;

assign q_dmem[6] = \q_dmem[6]~output_o ;

assign q_dmem[7] = \q_dmem[7]~output_o ;

assign q_dmem[8] = \q_dmem[8]~output_o ;

assign q_dmem[9] = \q_dmem[9]~output_o ;

assign q_dmem[10] = \q_dmem[10]~output_o ;

assign q_dmem[11] = \q_dmem[11]~output_o ;

assign q_dmem[12] = \q_dmem[12]~output_o ;

assign q_dmem[13] = \q_dmem[13]~output_o ;

assign q_dmem[14] = \q_dmem[14]~output_o ;

assign q_dmem[15] = \q_dmem[15]~output_o ;

assign q_dmem[16] = \q_dmem[16]~output_o ;

assign q_dmem[17] = \q_dmem[17]~output_o ;

assign q_dmem[18] = \q_dmem[18]~output_o ;

assign q_dmem[19] = \q_dmem[19]~output_o ;

assign q_dmem[20] = \q_dmem[20]~output_o ;

assign q_dmem[21] = \q_dmem[21]~output_o ;

assign q_dmem[22] = \q_dmem[22]~output_o ;

assign q_dmem[23] = \q_dmem[23]~output_o ;

assign q_dmem[24] = \q_dmem[24]~output_o ;

assign q_dmem[25] = \q_dmem[25]~output_o ;

assign q_dmem[26] = \q_dmem[26]~output_o ;

assign q_dmem[27] = \q_dmem[27]~output_o ;

assign q_dmem[28] = \q_dmem[28]~output_o ;

assign q_dmem[29] = \q_dmem[29]~output_o ;

assign q_dmem[30] = \q_dmem[30]~output_o ;

assign q_dmem[31] = \q_dmem[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
