uvm=C:/Xilinx/Vivado/2023.2/data/xsim/system_verilog/uvm
xilinx_vip=xsim.dir/xilinx_vip
xpm=xsim.dir/xpm
xil_defaultlib=xsim.dir/xil_defaultlib
xlconstant_v1_1_8=xsim.dir/xlconstant_v1_1_8
lib_cdc_v1_0_2=xsim.dir/lib_cdc_v1_0_2
proc_sys_reset_v5_0_14=xsim.dir/proc_sys_reset_v5_0_14
smartconnect_v1_0=xsim.dir/smartconnect_v1_0
axi_infrastructure_v1_1_0=xsim.dir/axi_infrastructure_v1_1_0
axi_register_slice_v2_1_29=xsim.dir/axi_register_slice_v2_1_29
axi_vip_v1_1_15=xsim.dir/axi_vip_v1_1_15
jtag_axi=xsim.dir/jtag_axi
microblaze_v11_0_12=xsim.dir/microblaze_v11_0_12
axi_lite_ipif_v3_0_4=xsim.dir/axi_lite_ipif_v3_0_4
mdm_v3_2_25=xsim.dir/mdm_v3_2_25
lmb_bram_if_cntlr_v4_0_23=xsim.dir/lmb_bram_if_cntlr_v4_0_23
lmb_v10_v3_0_13=xsim.dir/lmb_v10_v3_0_13
blk_mem_gen_v8_4_7=xsim.dir/blk_mem_gen_v8_4_7
