
MTB_Telemetry_System_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd10  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bac  0800ceb0  0800ceb0  0001ceb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da5c  0800da5c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800da5c  0800da5c  0001da5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da64  0800da64  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da64  0800da64  0001da64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800da68  0800da68  0001da68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800da6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fe8  200001f4  0800dc60  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011dc  0800dc60  000211dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022253  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049bc  00000000  00000000  00042477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001720  00000000  00000000  00046e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f8  00000000  00000000  00048558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001da75  00000000  00000000  00049a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002120d  00000000  00000000  000674c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4c9d  00000000  00000000  000886d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012d36f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007004  00000000  00000000  0012d3c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ce98 	.word	0x0800ce98

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800ce98 	.word	0x0800ce98

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <Brake_Sensor_Read>:
#include "BrakeSensors.h"


uint16_t Brake_Sensor_Read(uint8_t sensor)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	uint16_t ADC_reading = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	81fb      	strh	r3, [r7, #14]

	if(sensor == SENSOR_LEFT)
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d111      	bne.n	8000f28 <Brake_Sensor_Read+0x38>
	{
		ADC_SetActiveChannel(&handler_1_brakes, CHANNEL_LEFT);
 8000f04:	2100      	movs	r1, #0
 8000f06:	481b      	ldr	r0, [pc, #108]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f08:	f000 f992 	bl	8001230 <ADC_SetActiveChannel>
		HAL_ADC_Start(&handler_1_brakes);
 8000f0c:	4819      	ldr	r0, [pc, #100]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f0e:	f002 fa85 	bl	800341c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&handler_1_brakes, HAL_MAX_DELAY);
 8000f12:	f04f 31ff 	mov.w	r1, #4294967295
 8000f16:	4817      	ldr	r0, [pc, #92]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f18:	f002 fb67 	bl	80035ea <HAL_ADC_PollForConversion>
		ADC_reading = HAL_ADC_GetValue(&handler_1_brakes);
 8000f1c:	4815      	ldr	r0, [pc, #84]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f1e:	f002 fbef 	bl	8003700 <HAL_ADC_GetValue>
 8000f22:	4603      	mov	r3, r0
 8000f24:	81fb      	strh	r3, [r7, #14]
 8000f26:	e017      	b.n	8000f58 <Brake_Sensor_Read+0x68>
	}
	else if (sensor == SENSOR_RIGHT)
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d111      	bne.n	8000f52 <Brake_Sensor_Read+0x62>
	{
		ADC_SetActiveChannel(&handler_1_brakes, CHANNEL_RIGHT);
 8000f2e:	2101      	movs	r1, #1
 8000f30:	4810      	ldr	r0, [pc, #64]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f32:	f000 f97d 	bl	8001230 <ADC_SetActiveChannel>
		HAL_ADC_Start(&handler_1_brakes);
 8000f36:	480f      	ldr	r0, [pc, #60]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f38:	f002 fa70 	bl	800341c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&handler_1_brakes, HAL_MAX_DELAY);
 8000f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f40:	480c      	ldr	r0, [pc, #48]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f42:	f002 fb52 	bl	80035ea <HAL_ADC_PollForConversion>
		ADC_reading = HAL_ADC_GetValue(&handler_1_brakes);
 8000f46:	480b      	ldr	r0, [pc, #44]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f48:	f002 fbda 	bl	8003700 <HAL_ADC_GetValue>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	81fb      	strh	r3, [r7, #14]
 8000f50:	e002      	b.n	8000f58 <Brake_Sensor_Read+0x68>
	}
	else
	{
		ADC_reading = 999;
 8000f52:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000f56:	81fb      	strh	r3, [r7, #14]
	}

	HAL_ADC_Stop(&handler_1_brakes);
 8000f58:	4806      	ldr	r0, [pc, #24]	; (8000f74 <Brake_Sensor_Read+0x84>)
 8000f5a:	f002 fb13 	bl	8003584 <HAL_ADC_Stop>

	// Scale to 0-100 range
	ADC_reading = ADC_reading / 40;
 8000f5e:	89fb      	ldrh	r3, [r7, #14]
 8000f60:	4a05      	ldr	r2, [pc, #20]	; (8000f78 <Brake_Sensor_Read+0x88>)
 8000f62:	fba2 2303 	umull	r2, r3, r2, r3
 8000f66:	095b      	lsrs	r3, r3, #5
 8000f68:	81fb      	strh	r3, [r7, #14]

	return ADC_reading;
 8000f6a:	89fb      	ldrh	r3, [r7, #14]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3710      	adds	r7, #16
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	2000065c 	.word	0x2000065c
 8000f78:	cccccccd 	.word	0xcccccccd

08000f7c <HMC5883L_initialize>:
#include "HMC5883L.h"

uint8_t HMC5883L_initialize (void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af04      	add	r7, sp, #16
	uint8_t RegSettingA = HMC5883l_Enable_A;
 8000f82:	2378      	movs	r3, #120	; 0x78
 8000f84:	71bb      	strb	r3, [r7, #6]
	uint8_t RegSettingB = HMC5883l_Enable_B;
 8000f86:	23a0      	movs	r3, #160	; 0xa0
 8000f88:	717b      	strb	r3, [r7, #5]
	uint8_t RegSettingMR = HMC5883l_MR;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	713b      	strb	r3, [r7, #4]
	uint8_t check = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	71fb      	strb	r3, [r7, #7]

	if (HAL_I2C_Init(&handler_1_HMC) != HAL_OK)
 8000f92:	4836      	ldr	r0, [pc, #216]	; (800106c <HMC5883L_initialize+0xf0>)
 8000f94:	f003 f8f2 	bl	800417c <HAL_I2C_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d002      	beq.n	8000fa4 <HMC5883L_initialize+0x28>
	{
		check = 1;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	71fb      	strb	r3, [r7, #7]
 8000fa2:	e029      	b.n	8000ff8 <HMC5883L_initialize+0x7c>
	}
	else
	{
		// Sensor 1
		check = HAL_I2C_Mem_Write(&handler_1_HMC, HMC5883l_ADDRESS, 0x00 , 1, &RegSettingA , 1, 100);
 8000fa4:	2364      	movs	r3, #100	; 0x64
 8000fa6:	9302      	str	r3, [sp, #8]
 8000fa8:	2301      	movs	r3, #1
 8000faa:	9301      	str	r3, [sp, #4]
 8000fac:	1dbb      	adds	r3, r7, #6
 8000fae:	9300      	str	r3, [sp, #0]
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	213c      	movs	r1, #60	; 0x3c
 8000fb6:	482d      	ldr	r0, [pc, #180]	; (800106c <HMC5883L_initialize+0xf0>)
 8000fb8:	f003 fa24 	bl	8004404 <HAL_I2C_Mem_Write>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	71fb      	strb	r3, [r7, #7]
		check = HAL_I2C_Mem_Write(&handler_1_HMC, HMC5883l_ADDRESS, 0x01 , 1, &RegSettingB , 1, 100);
 8000fc0:	2364      	movs	r3, #100	; 0x64
 8000fc2:	9302      	str	r3, [sp, #8]
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	9301      	str	r3, [sp, #4]
 8000fc8:	1d7b      	adds	r3, r7, #5
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	2301      	movs	r3, #1
 8000fce:	2201      	movs	r2, #1
 8000fd0:	213c      	movs	r1, #60	; 0x3c
 8000fd2:	4826      	ldr	r0, [pc, #152]	; (800106c <HMC5883L_initialize+0xf0>)
 8000fd4:	f003 fa16 	bl	8004404 <HAL_I2C_Mem_Write>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	71fb      	strb	r3, [r7, #7]
		check = HAL_I2C_Mem_Write(&handler_1_HMC, HMC5883l_ADDRESS, 0x02 , 1, &RegSettingMR , 1, 100);
 8000fdc:	2364      	movs	r3, #100	; 0x64
 8000fde:	9302      	str	r3, [sp, #8]
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	9301      	str	r3, [sp, #4]
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2301      	movs	r3, #1
 8000fea:	2202      	movs	r2, #2
 8000fec:	213c      	movs	r1, #60	; 0x3c
 8000fee:	481f      	ldr	r0, [pc, #124]	; (800106c <HMC5883L_initialize+0xf0>)
 8000ff0:	f003 fa08 	bl	8004404 <HAL_I2C_Mem_Write>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	71fb      	strb	r3, [r7, #7]
	}

	if (HAL_I2C_Init(&handler_2_HMC) != HAL_OK)
 8000ff8:	481d      	ldr	r0, [pc, #116]	; (8001070 <HMC5883L_initialize+0xf4>)
 8000ffa:	f003 f8bf 	bl	800417c <HAL_I2C_Init>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d002      	beq.n	800100a <HMC5883L_initialize+0x8e>
	{
		check = 1;
 8001004:	2301      	movs	r3, #1
 8001006:	71fb      	strb	r3, [r7, #7]
 8001008:	e02b      	b.n	8001062 <HMC5883L_initialize+0xe6>
	}
	else
	{
		// Sensor 2
		check = HAL_I2C_Mem_Write(&handler_2_HMC, HMC5883l_ADDRESS, 0x00 , 1, &RegSettingA , 1, 100);
 800100a:	2364      	movs	r3, #100	; 0x64
 800100c:	9302      	str	r3, [sp, #8]
 800100e:	2301      	movs	r3, #1
 8001010:	9301      	str	r3, [sp, #4]
 8001012:	1dbb      	adds	r3, r7, #6
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	2301      	movs	r3, #1
 8001018:	2200      	movs	r2, #0
 800101a:	213c      	movs	r1, #60	; 0x3c
 800101c:	4814      	ldr	r0, [pc, #80]	; (8001070 <HMC5883L_initialize+0xf4>)
 800101e:	f003 f9f1 	bl	8004404 <HAL_I2C_Mem_Write>
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
		check = HAL_I2C_Mem_Write(&handler_2_HMC, HMC5883l_ADDRESS, 0x01 , 1, &RegSettingB , 1, 100);
 8001026:	2364      	movs	r3, #100	; 0x64
 8001028:	9302      	str	r3, [sp, #8]
 800102a:	2301      	movs	r3, #1
 800102c:	9301      	str	r3, [sp, #4]
 800102e:	1d7b      	adds	r3, r7, #5
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	2301      	movs	r3, #1
 8001034:	2201      	movs	r2, #1
 8001036:	213c      	movs	r1, #60	; 0x3c
 8001038:	480d      	ldr	r0, [pc, #52]	; (8001070 <HMC5883L_initialize+0xf4>)
 800103a:	f003 f9e3 	bl	8004404 <HAL_I2C_Mem_Write>
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
		check = HAL_I2C_Mem_Write(&handler_2_HMC, HMC5883l_ADDRESS, 0x02 , 1, &RegSettingMR , 1, 100);
 8001042:	2364      	movs	r3, #100	; 0x64
 8001044:	9302      	str	r3, [sp, #8]
 8001046:	2301      	movs	r3, #1
 8001048:	9301      	str	r3, [sp, #4]
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	9300      	str	r3, [sp, #0]
 800104e:	2301      	movs	r3, #1
 8001050:	2202      	movs	r2, #2
 8001052:	213c      	movs	r1, #60	; 0x3c
 8001054:	4806      	ldr	r0, [pc, #24]	; (8001070 <HMC5883L_initialize+0xf4>)
 8001056:	f003 f9d5 	bl	8004404 <HAL_I2C_Mem_Write>
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
		check = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	71fb      	strb	r3, [r7, #7]
	}

	return check;
 8001062:	79fb      	ldrb	r3, [r7, #7]
}
 8001064:	4618      	mov	r0, r3
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	200006a4 	.word	0x200006a4
 8001070:	200006f8 	.word	0x200006f8

08001074 <HMC5883L_get_X>:

uint16_t HMC5883L_get_X(uint8_t sensor)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b088      	sub	sp, #32
 8001078:	af04      	add	r7, sp, #16
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
	uint8_t DataX[2];
	uint16_t Xaxis = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	81fb      	strh	r3, [r7, #14]
	uint8_t temp[2];

	// Read the register
	if(sensor == 0)
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d127      	bne.n	80010d8 <HMC5883L_get_X+0x64>
	{
		// RECEIVE X_axis
		HAL_I2C_Mem_Read(&handler_1_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAX_MSB_MULTI,1,DataX,2,100);
 8001088:	2364      	movs	r3, #100	; 0x64
 800108a:	9302      	str	r3, [sp, #8]
 800108c:	2302      	movs	r3, #2
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	2301      	movs	r3, #1
 8001098:	2283      	movs	r2, #131	; 0x83
 800109a:	213c      	movs	r1, #60	; 0x3c
 800109c:	482c      	ldr	r0, [pc, #176]	; (8001150 <HMC5883L_get_X+0xdc>)
 800109e:	f003 faab 	bl	80045f8 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_1_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAY_MSB_MULTI,1,temp,2,100);
 80010a2:	2364      	movs	r3, #100	; 0x64
 80010a4:	9302      	str	r3, [sp, #8]
 80010a6:	2302      	movs	r3, #2
 80010a8:	9301      	str	r3, [sp, #4]
 80010aa:	f107 0308 	add.w	r3, r7, #8
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2301      	movs	r3, #1
 80010b2:	2287      	movs	r2, #135	; 0x87
 80010b4:	213c      	movs	r1, #60	; 0x3c
 80010b6:	4826      	ldr	r0, [pc, #152]	; (8001150 <HMC5883L_get_X+0xdc>)
 80010b8:	f003 fa9e 	bl	80045f8 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_1_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAZ_MSB_MULTI,1,temp,2,100);
 80010bc:	2364      	movs	r3, #100	; 0x64
 80010be:	9302      	str	r3, [sp, #8]
 80010c0:	2302      	movs	r3, #2
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	f107 0308 	add.w	r3, r7, #8
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	2301      	movs	r3, #1
 80010cc:	2285      	movs	r2, #133	; 0x85
 80010ce:	213c      	movs	r1, #60	; 0x3c
 80010d0:	481f      	ldr	r0, [pc, #124]	; (8001150 <HMC5883L_get_X+0xdc>)
 80010d2:	f003 fa91 	bl	80045f8 <HAL_I2C_Mem_Read>
 80010d6:	e026      	b.n	8001126 <HMC5883L_get_X+0xb2>
	}
	else
	{
		HAL_I2C_Mem_Read(&handler_2_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAX_MSB_MULTI,1,DataX,2,100);
 80010d8:	2364      	movs	r3, #100	; 0x64
 80010da:	9302      	str	r3, [sp, #8]
 80010dc:	2302      	movs	r3, #2
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	2283      	movs	r2, #131	; 0x83
 80010ea:	213c      	movs	r1, #60	; 0x3c
 80010ec:	4819      	ldr	r0, [pc, #100]	; (8001154 <HMC5883L_get_X+0xe0>)
 80010ee:	f003 fa83 	bl	80045f8 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_2_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAY_MSB_MULTI,1,temp,2,100);
 80010f2:	2364      	movs	r3, #100	; 0x64
 80010f4:	9302      	str	r3, [sp, #8]
 80010f6:	2302      	movs	r3, #2
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	f107 0308 	add.w	r3, r7, #8
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	2301      	movs	r3, #1
 8001102:	2287      	movs	r2, #135	; 0x87
 8001104:	213c      	movs	r1, #60	; 0x3c
 8001106:	4813      	ldr	r0, [pc, #76]	; (8001154 <HMC5883L_get_X+0xe0>)
 8001108:	f003 fa76 	bl	80045f8 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&handler_2_HMC,HMC5883l_ADDRESS,HMC5883l_ADD_DATAZ_MSB_MULTI,1,temp,2,100);
 800110c:	2364      	movs	r3, #100	; 0x64
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	2302      	movs	r3, #2
 8001112:	9301      	str	r3, [sp, #4]
 8001114:	f107 0308 	add.w	r3, r7, #8
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	2301      	movs	r3, #1
 800111c:	2285      	movs	r2, #133	; 0x85
 800111e:	213c      	movs	r1, #60	; 0x3c
 8001120:	480c      	ldr	r0, [pc, #48]	; (8001154 <HMC5883L_get_X+0xe0>)
 8001122:	f003 fa69 	bl	80045f8 <HAL_I2C_Mem_Read>
	}

	Xaxis = ((DataX[1]<<8) | DataX[0]);
 8001126:	7b7b      	ldrb	r3, [r7, #13]
 8001128:	021b      	lsls	r3, r3, #8
 800112a:	b21a      	sxth	r2, r3
 800112c:	7b3b      	ldrb	r3, [r7, #12]
 800112e:	b21b      	sxth	r3, r3
 8001130:	4313      	orrs	r3, r2
 8001132:	b21b      	sxth	r3, r3
 8001134:	81fb      	strh	r3, [r7, #14]
	return Xaxis / 655;
 8001136:	89fa      	ldrh	r2, [r7, #14]
 8001138:	4b07      	ldr	r3, [pc, #28]	; (8001158 <HMC5883L_get_X+0xe4>)
 800113a:	fba3 1302 	umull	r1, r3, r3, r2
 800113e:	1ad2      	subs	r2, r2, r3
 8001140:	0852      	lsrs	r2, r2, #1
 8001142:	4413      	add	r3, r2
 8001144:	0a5b      	lsrs	r3, r3, #9
 8001146:	b29b      	uxth	r3, r3
}
 8001148:	4618      	mov	r0, r3
 800114a:	3710      	adds	r7, #16
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	200006a4 	.word	0x200006a4
 8001154:	200006f8 	.word	0x200006f8
 8001158:	903847eb 	.word	0x903847eb

0800115c <MPU6050_initialize>:
#include "MPU6050.h"

uint8_t MPU6050_initialize(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b088      	sub	sp, #32
 8001160:	af04      	add	r7, sp, #16
	uint8_t check;

	// Check the device id
	HAL_I2C_Mem_Read(&handler_MPU6050, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 1000);
 8001162:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001166:	9302      	str	r3, [sp, #8]
 8001168:	2301      	movs	r3, #1
 800116a:	9301      	str	r3, [sp, #4]
 800116c:	f107 030f 	add.w	r3, r7, #15
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	2301      	movs	r3, #1
 8001174:	2275      	movs	r2, #117	; 0x75
 8001176:	21d0      	movs	r1, #208	; 0xd0
 8001178:	482c      	ldr	r0, [pc, #176]	; (800122c <MPU6050_initialize+0xd0>)
 800117a:	f003 fa3d 	bl	80045f8 <HAL_I2C_Mem_Read>

	if (check == 104)
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	2b68      	cmp	r3, #104	; 0x68
 8001182:	d14e      	bne.n	8001222 <MPU6050_initialize+0xc6>
	{
		// Set power register to 0
		uint8_t command = 0;
 8001184:	2300      	movs	r3, #0
 8001186:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &command, 1, 1000);
 8001188:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800118c:	9302      	str	r3, [sp, #8]
 800118e:	2301      	movs	r3, #1
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	f107 030e 	add.w	r3, r7, #14
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2301      	movs	r3, #1
 800119a:	226b      	movs	r2, #107	; 0x6b
 800119c:	21d0      	movs	r1, #208	; 0xd0
 800119e:	4823      	ldr	r0, [pc, #140]	; (800122c <MPU6050_initialize+0xd0>)
 80011a0:	f003 f930 	bl	8004404 <HAL_I2C_Mem_Write>

		// Set data rate of 1kHz
		command = 0x07;
 80011a4:	2307      	movs	r3, #7
 80011a6:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &command, 1, 1000);
 80011a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ac:	9302      	str	r3, [sp, #8]
 80011ae:	2301      	movs	r3, #1
 80011b0:	9301      	str	r3, [sp, #4]
 80011b2:	f107 030e 	add.w	r3, r7, #14
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	2301      	movs	r3, #1
 80011ba:	2219      	movs	r2, #25
 80011bc:	21d0      	movs	r1, #208	; 0xd0
 80011be:	481b      	ldr	r0, [pc, #108]	; (800122c <MPU6050_initialize+0xd0>)
 80011c0:	f003 f920 	bl	8004404 <HAL_I2C_Mem_Write>

		// Accelerometer configuration
		command = 0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &command, 1, 1000);
 80011c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011cc:	9302      	str	r3, [sp, #8]
 80011ce:	2301      	movs	r3, #1
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	f107 030e 	add.w	r3, r7, #14
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	2301      	movs	r3, #1
 80011da:	221c      	movs	r2, #28
 80011dc:	21d0      	movs	r1, #208	; 0xd0
 80011de:	4813      	ldr	r0, [pc, #76]	; (800122c <MPU6050_initialize+0xd0>)
 80011e0:	f003 f910 	bl	8004404 <HAL_I2C_Mem_Write>

		// Gyroscope config
		command = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(&handler_MPU6050, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &command, 1, 1000);
 80011e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ec:	9302      	str	r3, [sp, #8]
 80011ee:	2301      	movs	r3, #1
 80011f0:	9301      	str	r3, [sp, #4]
 80011f2:	f107 030e 	add.w	r3, r7, #14
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	2301      	movs	r3, #1
 80011fa:	221b      	movs	r2, #27
 80011fc:	21d0      	movs	r1, #208	; 0xd0
 80011fe:	480b      	ldr	r0, [pc, #44]	; (800122c <MPU6050_initialize+0xd0>)
 8001200:	f003 f900 	bl	8004404 <HAL_I2C_Mem_Write>

		// Read all data from sensor
		uint8_t Rec_Data[14];
		HAL_I2C_Mem_Read(&handler_MPU6050, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, 1000);
 8001204:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001208:	9302      	str	r3, [sp, #8]
 800120a:	230e      	movs	r3, #14
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	463b      	mov	r3, r7
 8001210:	9300      	str	r3, [sp, #0]
 8001212:	2301      	movs	r3, #1
 8001214:	223b      	movs	r2, #59	; 0x3b
 8001216:	21d0      	movs	r1, #208	; 0xd0
 8001218:	4804      	ldr	r0, [pc, #16]	; (800122c <MPU6050_initialize+0xd0>)
 800121a:	f003 f9ed 	bl	80045f8 <HAL_I2C_Mem_Read>

		return 0;
 800121e:	2300      	movs	r3, #0
 8001220:	e000      	b.n	8001224 <MPU6050_initialize+0xc8>
	}
	else
	{
		return 1; // error
 8001222:	2301      	movs	r3, #1
	}
}
 8001224:	4618      	mov	r0, r3
 8001226:	3710      	adds	r7, #16
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	200006a4 	.word	0x200006a4

08001230 <ADC_SetActiveChannel>:
#include "MiscellaneousFunctions.h"


void ADC_SetActiveChannel(ADC_HandleTypeDef *hadc, uint32_t AdcChannel)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
	ADC_ChannelConfTypeDef sConfig = {0};
 800123a:	f107 0308 	add.w	r3, r7, #8
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	60da      	str	r2, [r3, #12]
	sConfig.Channel = AdcChannel;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800124c:	2301      	movs	r3, #1
 800124e:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001250:	2304      	movs	r3, #4
 8001252:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001254:	f107 0308 	add.w	r3, r7, #8
 8001258:	4619      	mov	r1, r3
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f002 fa5e 	bl	800371c <HAL_ADC_ConfigChannel>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <ADC_SetActiveChannel+0x3a>
	{
		Error_Handler();
 8001266:	f001 f99f 	bl	80025a8 <Error_Handler>
	}
}
 800126a:	bf00      	nop
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <Read_Battery_Voltage>:


uint8_t Read_Battery_Voltage()
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
	uint16_t ADC_reading = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	80bb      	strh	r3, [r7, #4]
	uint8_t battery_out = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	71fb      	strb	r3, [r7, #7]
	const uint16_t bat_min = 2172; // minimum battery reading (about 3.5V)
 8001282:	f640 037c 	movw	r3, #2172	; 0x87c
 8001286:	807b      	strh	r3, [r7, #2]

	// Get the ADC reading
	ADC_SetActiveChannel(&handler_batt_adc, CHANNEL_BATT_ADC);
 8001288:	2102      	movs	r1, #2
 800128a:	4815      	ldr	r0, [pc, #84]	; (80012e0 <Read_Battery_Voltage+0x6c>)
 800128c:	f7ff ffd0 	bl	8001230 <ADC_SetActiveChannel>
	HAL_ADC_Start(&handler_batt_adc);
 8001290:	4813      	ldr	r0, [pc, #76]	; (80012e0 <Read_Battery_Voltage+0x6c>)
 8001292:	f002 f8c3 	bl	800341c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&handler_batt_adc, HAL_MAX_DELAY);
 8001296:	f04f 31ff 	mov.w	r1, #4294967295
 800129a:	4811      	ldr	r0, [pc, #68]	; (80012e0 <Read_Battery_Voltage+0x6c>)
 800129c:	f002 f9a5 	bl	80035ea <HAL_ADC_PollForConversion>
	ADC_reading = HAL_ADC_GetValue(&handler_batt_adc);
 80012a0:	480f      	ldr	r0, [pc, #60]	; (80012e0 <Read_Battery_Voltage+0x6c>)
 80012a2:	f002 fa2d 	bl	8003700 <HAL_ADC_GetValue>
 80012a6:	4603      	mov	r3, r0
 80012a8:	80bb      	strh	r3, [r7, #4]

	// Return the battery %
	if (ADC_reading < bat_min)
 80012aa:	88ba      	ldrh	r2, [r7, #4]
 80012ac:	887b      	ldrh	r3, [r7, #2]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d202      	bcs.n	80012b8 <Read_Battery_Voltage+0x44>
	{
		battery_out = 0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	71fb      	strb	r3, [r7, #7]
 80012b6:	e00e      	b.n	80012d6 <Read_Battery_Voltage+0x62>
	}
	else
	{
		battery_out = (ADC_reading - bat_min) / 5;
 80012b8:	88ba      	ldrh	r2, [r7, #4]
 80012ba:	887b      	ldrh	r3, [r7, #2]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	4a09      	ldr	r2, [pc, #36]	; (80012e4 <Read_Battery_Voltage+0x70>)
 80012c0:	fb82 1203 	smull	r1, r2, r2, r3
 80012c4:	1052      	asrs	r2, r2, #1
 80012c6:	17db      	asrs	r3, r3, #31
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	71fb      	strb	r3, [r7, #7]
		if (battery_out > 100) // if the voltage exceeds about 4.15 V (depends on the ADC supply voltage, so it might shift a little)
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	2b64      	cmp	r3, #100	; 0x64
 80012d0:	d901      	bls.n	80012d6 <Read_Battery_Voltage+0x62>
		{
			battery_out = 100;
 80012d2:	2364      	movs	r3, #100	; 0x64
 80012d4:	71fb      	strb	r3, [r7, #7]
		}
	}

	return battery_out;
 80012d6:	79fb      	ldrb	r3, [r7, #7]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	2000065c 	.word	0x2000065c
 80012e4:	66666667 	.word	0x66666667

080012e8 <My_Error_Handler>:


void My_Error_Handler(uint8_t error)
{
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	b095      	sub	sp, #84	; 0x54
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	71fb      	strb	r3, [r7, #7]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f2:	b672      	cpsid	i
}
 80012f4:	bf00      	nop
	__disable_irq();
	while (1)
	{
		char str[50] = "";
 80012f6:	2300      	movs	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	f107 030c 	add.w	r3, r7, #12
 80012fe:	222e      	movs	r2, #46	; 0x2e
 8001300:	2100      	movs	r1, #0
 8001302:	4618      	mov	r0, r3
 8001304:	f008 ff16 	bl	800a134 <memset>
		char str_temp[20] = "";
 8001308:	2300      	movs	r3, #0
 800130a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800130c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
		ST7565_clear(); // clear the display
 800131a:	f000 fb27 	bl	800196c <ST7565_clear>

		if (error == 1)
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d10e      	bne.n	8001342 <My_Error_Handler+0x5a>
		{
			strcpy(str_temp, "MAGNETIC");
 8001324:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001328:	4a2f      	ldr	r2, [pc, #188]	; (80013e8 <My_Error_Handler+0x100>)
 800132a:	ca07      	ldmia	r2, {r0, r1, r2}
 800132c:	c303      	stmia	r3!, {r0, r1}
 800132e:	701a      	strb	r2, [r3, #0]
			strcat(str, str_temp);
 8001330:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001334:	f107 0308 	add.w	r3, r7, #8
 8001338:	4611      	mov	r1, r2
 800133a:	4618      	mov	r0, r3
 800133c:	f009 fb8c 	bl	800aa58 <strcat>
 8001340:	e007      	b.n	8001352 <My_Error_Handler+0x6a>
		}
		else
		{
			strcpy(str_temp, "ACCELEROMETER");
 8001342:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001346:	4a29      	ldr	r2, [pc, #164]	; (80013ec <My_Error_Handler+0x104>)
 8001348:	461c      	mov	r4, r3
 800134a:	4613      	mov	r3, r2
 800134c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800134e:	c407      	stmia	r4!, {r0, r1, r2}
 8001350:	8023      	strh	r3, [r4, #0]
		}

		strcpy(str_temp, " ");
 8001352:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001356:	2220      	movs	r2, #32
 8001358:	801a      	strh	r2, [r3, #0]
		strcat(str, str_temp);
 800135a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800135e:	f107 0308 	add.w	r3, r7, #8
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f009 fb77 	bl	800aa58 <strcat>
		strcpy(str_temp, "SENSOR");
 800136a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800136e:	4a20      	ldr	r2, [pc, #128]	; (80013f0 <My_Error_Handler+0x108>)
 8001370:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001374:	6018      	str	r0, [r3, #0]
 8001376:	3304      	adds	r3, #4
 8001378:	8019      	strh	r1, [r3, #0]
 800137a:	3302      	adds	r3, #2
 800137c:	0c0a      	lsrs	r2, r1, #16
 800137e:	701a      	strb	r2, [r3, #0]
		strcpy(str_temp, " ");
 8001380:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001384:	2220      	movs	r2, #32
 8001386:	801a      	strh	r2, [r3, #0]
		strcat(str, str_temp);
 8001388:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800138c:	f107 0308 	add.w	r3, r7, #8
 8001390:	4611      	mov	r1, r2
 8001392:	4618      	mov	r0, r3
 8001394:	f009 fb60 	bl	800aa58 <strcat>
		strcpy(str_temp, "ERROR");
 8001398:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800139c:	4a15      	ldr	r2, [pc, #84]	; (80013f4 <My_Error_Handler+0x10c>)
 800139e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013a2:	6018      	str	r0, [r3, #0]
 80013a4:	3304      	adds	r3, #4
 80013a6:	8019      	strh	r1, [r3, #0]
		strcat(str, str_temp);
 80013a8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80013ac:	f107 0308 	add.w	r3, r7, #8
 80013b0:	4611      	mov	r1, r2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f009 fb50 	bl	800aa58 <strcat>
		ST7565_drawstring(40, 0, str_temp);
 80013b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80013bc:	461a      	mov	r2, r3
 80013be:	2100      	movs	r1, #0
 80013c0:	2028      	movs	r0, #40	; 0x28
 80013c2:	f000 f8ad 	bl	8001520 <ST7565_drawstring>

		ST7565_display();
 80013c6:	f000 fa53 	bl	8001870 <ST7565_display>

		if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 1)
 80013ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ce:	480a      	ldr	r0, [pc, #40]	; (80013f8 <My_Error_Handler+0x110>)
 80013d0:	f002 fe8a 	bl	80040e8 <HAL_GPIO_ReadPin>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d18d      	bne.n	80012f6 <My_Error_Handler+0xe>
  __ASM volatile ("cpsie i" : : : "memory");
 80013da:	b662      	cpsie	i
}
 80013dc:	bf00      	nop
		{
			__enable_irq();
			break;
		}
	}
}
 80013de:	bf00      	nop
 80013e0:	3754      	adds	r7, #84	; 0x54
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd90      	pop	{r4, r7, pc}
 80013e6:	bf00      	nop
 80013e8:	0800ceb0 	.word	0x0800ceb0
 80013ec:	0800cebc 	.word	0x0800cebc
 80013f0:	0800cecc 	.word	0x0800cecc
 80013f4:	0800ced4 	.word	0x0800ced4
 80013f8:	40020000 	.word	0x40020000

080013fc <ST7565_updateBoundingBox>:
#ifdef enablePartialUpdate
	static uint8_t xUpdateMin, xUpdateMax, yUpdateMin, yUpdateMax;
#endif

static void ST7565_updateBoundingBox(uint8_t xmin, uint8_t ymin, uint8_t xmax, uint8_t ymax)
{
 80013fc:	b490      	push	{r4, r7}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	4604      	mov	r4, r0
 8001404:	4608      	mov	r0, r1
 8001406:	4611      	mov	r1, r2
 8001408:	461a      	mov	r2, r3
 800140a:	4623      	mov	r3, r4
 800140c:	71fb      	strb	r3, [r7, #7]
 800140e:	4603      	mov	r3, r0
 8001410:	71bb      	strb	r3, [r7, #6]
 8001412:	460b      	mov	r3, r1
 8001414:	717b      	strb	r3, [r7, #5]
 8001416:	4613      	mov	r3, r2
 8001418:	713b      	strb	r3, [r7, #4]
	#ifdef enablePartialUpdate
		if (xmin < xUpdateMin) xUpdateMin = xmin;
 800141a:	4b12      	ldr	r3, [pc, #72]	; (8001464 <ST7565_updateBoundingBox+0x68>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	79fa      	ldrb	r2, [r7, #7]
 8001420:	429a      	cmp	r2, r3
 8001422:	d202      	bcs.n	800142a <ST7565_updateBoundingBox+0x2e>
 8001424:	4a0f      	ldr	r2, [pc, #60]	; (8001464 <ST7565_updateBoundingBox+0x68>)
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	7013      	strb	r3, [r2, #0]
		if (xmax > xUpdateMax) xUpdateMax = xmax;
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <ST7565_updateBoundingBox+0x6c>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	797a      	ldrb	r2, [r7, #5]
 8001430:	429a      	cmp	r2, r3
 8001432:	d902      	bls.n	800143a <ST7565_updateBoundingBox+0x3e>
 8001434:	4a0c      	ldr	r2, [pc, #48]	; (8001468 <ST7565_updateBoundingBox+0x6c>)
 8001436:	797b      	ldrb	r3, [r7, #5]
 8001438:	7013      	strb	r3, [r2, #0]
		if (ymin < yUpdateMin) yUpdateMin = ymin;
 800143a:	4b0c      	ldr	r3, [pc, #48]	; (800146c <ST7565_updateBoundingBox+0x70>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	79ba      	ldrb	r2, [r7, #6]
 8001440:	429a      	cmp	r2, r3
 8001442:	d202      	bcs.n	800144a <ST7565_updateBoundingBox+0x4e>
 8001444:	4a09      	ldr	r2, [pc, #36]	; (800146c <ST7565_updateBoundingBox+0x70>)
 8001446:	79bb      	ldrb	r3, [r7, #6]
 8001448:	7013      	strb	r3, [r2, #0]
		if (ymax > yUpdateMax) yUpdateMax = ymax;
 800144a:	4b09      	ldr	r3, [pc, #36]	; (8001470 <ST7565_updateBoundingBox+0x74>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	793a      	ldrb	r2, [r7, #4]
 8001450:	429a      	cmp	r2, r3
 8001452:	d902      	bls.n	800145a <ST7565_updateBoundingBox+0x5e>
 8001454:	4a06      	ldr	r2, [pc, #24]	; (8001470 <ST7565_updateBoundingBox+0x74>)
 8001456:	793b      	ldrb	r3, [r7, #4]
 8001458:	7013      	strb	r3, [r2, #0]
	#endif
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bc90      	pop	{r4, r7}
 8001462:	4770      	bx	lr
 8001464:	20000610 	.word	0x20000610
 8001468:	20000611 	.word	0x20000611
 800146c:	20000612 	.word	0x20000612
 8001470:	20000613 	.word	0x20000613

08001474 <ST7565_drawbitmap>:

void ST7565_drawbitmap(uint8_t x, uint8_t y, const uint8_t* bitmap, uint8_t w, uint8_t h, uint8_t color)
{
 8001474:	b590      	push	{r4, r7, lr}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	603a      	str	r2, [r7, #0]
 800147c:	461a      	mov	r2, r3
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
 8001482:	460b      	mov	r3, r1
 8001484:	71bb      	strb	r3, [r7, #6]
 8001486:	4613      	mov	r3, r2
 8001488:	717b      	strb	r3, [r7, #5]
	uint8_t i, j;
	for (j = 0; j < h; j++)
 800148a:	2300      	movs	r3, #0
 800148c:	73bb      	strb	r3, [r7, #14]
 800148e:	e030      	b.n	80014f2 <ST7565_drawbitmap+0x7e>
	{
		for (i = 0; i < w; i++)
 8001490:	2300      	movs	r3, #0
 8001492:	73fb      	strb	r3, [r7, #15]
 8001494:	e026      	b.n	80014e4 <ST7565_drawbitmap+0x70>
		{
			if (bitmap[i + (j / 8) * w] & (1 << (j % 8)))
 8001496:	7bfa      	ldrb	r2, [r7, #15]
 8001498:	7bbb      	ldrb	r3, [r7, #14]
 800149a:	08db      	lsrs	r3, r3, #3
 800149c:	b2db      	uxtb	r3, r3
 800149e:	4619      	mov	r1, r3
 80014a0:	797b      	ldrb	r3, [r7, #5]
 80014a2:	fb03 f301 	mul.w	r3, r3, r1
 80014a6:	4413      	add	r3, r2
 80014a8:	461a      	mov	r2, r3
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	4413      	add	r3, r2
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	461a      	mov	r2, r3
 80014b2:	7bbb      	ldrb	r3, [r7, #14]
 80014b4:	f003 0307 	and.w	r3, r3, #7
 80014b8:	fa42 f303 	asr.w	r3, r2, r3
 80014bc:	f003 0301 	and.w	r3, r3, #1
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d00c      	beq.n	80014de <ST7565_drawbitmap+0x6a>
			{
				ST7565_my_setpixel(x + i, y + j, color);
 80014c4:	79fa      	ldrb	r2, [r7, #7]
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
 80014c8:	4413      	add	r3, r2
 80014ca:	b2d8      	uxtb	r0, r3
 80014cc:	79ba      	ldrb	r2, [r7, #6]
 80014ce:	7bbb      	ldrb	r3, [r7, #14]
 80014d0:	4413      	add	r3, r2
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80014d8:	4619      	mov	r1, r3
 80014da:	f000 f8c7 	bl	800166c <ST7565_my_setpixel>
		for (i = 0; i < w; i++)
 80014de:	7bfb      	ldrb	r3, [r7, #15]
 80014e0:	3301      	adds	r3, #1
 80014e2:	73fb      	strb	r3, [r7, #15]
 80014e4:	7bfa      	ldrb	r2, [r7, #15]
 80014e6:	797b      	ldrb	r3, [r7, #5]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d3d4      	bcc.n	8001496 <ST7565_drawbitmap+0x22>
	for (j = 0; j < h; j++)
 80014ec:	7bbb      	ldrb	r3, [r7, #14]
 80014ee:	3301      	adds	r3, #1
 80014f0:	73bb      	strb	r3, [r7, #14]
 80014f2:	7bba      	ldrb	r2, [r7, #14]
 80014f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d3c9      	bcc.n	8001490 <ST7565_drawbitmap+0x1c>
			}
		}
	}

	ST7565_updateBoundingBox(x, y, x + w, y + h);
 80014fc:	79fa      	ldrb	r2, [r7, #7]
 80014fe:	797b      	ldrb	r3, [r7, #5]
 8001500:	4413      	add	r3, r2
 8001502:	b2dc      	uxtb	r4, r3
 8001504:	79ba      	ldrb	r2, [r7, #6]
 8001506:	f897 3020 	ldrb.w	r3, [r7, #32]
 800150a:	4413      	add	r3, r2
 800150c:	b2db      	uxtb	r3, r3
 800150e:	79b9      	ldrb	r1, [r7, #6]
 8001510:	79f8      	ldrb	r0, [r7, #7]
 8001512:	4622      	mov	r2, r4
 8001514:	f7ff ff72 	bl	80013fc <ST7565_updateBoundingBox>
}
 8001518:	bf00      	nop
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	bd90      	pop	{r4, r7, pc}

08001520 <ST7565_drawstring>:

	ST7565_updateBoundingBox(x, y, x + w, y + h);
}

void ST7565_drawstring(uint8_t x, uint8_t line, char* c)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	603a      	str	r2, [r7, #0]
 800152a:	71fb      	strb	r3, [r7, #7]
 800152c:	460b      	mov	r3, r1
 800152e:	71bb      	strb	r3, [r7, #6]
	while (c[0] != 0)
 8001530:	e017      	b.n	8001562 <ST7565_drawstring+0x42>
	{
		ST7565_drawchar(x, line, c[0]);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	781a      	ldrb	r2, [r3, #0]
 8001536:	79b9      	ldrb	r1, [r7, #6]
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	4618      	mov	r0, r3
 800153c:	f000 f81a 	bl	8001574 <ST7565_drawchar>
		c++;
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	3301      	adds	r3, #1
 8001544:	603b      	str	r3, [r7, #0]
		x += 6;       // 6 pixels wide
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	3306      	adds	r3, #6
 800154a:	71fb      	strb	r3, [r7, #7]
		if (x + 6 >= LCDWIDTH)
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	2b79      	cmp	r3, #121	; 0x79
 8001550:	d904      	bls.n	800155c <ST7565_drawstring+0x3c>
		{
			x = 0;    // ran out of line
 8001552:	2300      	movs	r3, #0
 8001554:	71fb      	strb	r3, [r7, #7]
			line++;
 8001556:	79bb      	ldrb	r3, [r7, #6]
 8001558:	3301      	adds	r3, #1
 800155a:	71bb      	strb	r3, [r7, #6]
		}

		if (line >= (LCDHEIGHT / 8))
 800155c:	79bb      	ldrb	r3, [r7, #6]
 800155e:	2b07      	cmp	r3, #7
 8001560:	d804      	bhi.n	800156c <ST7565_drawstring+0x4c>
	while (c[0] != 0)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d1e3      	bne.n	8001532 <ST7565_drawstring+0x12>
 800156a:	e000      	b.n	800156e <ST7565_drawstring+0x4e>
			return;  // ran out of space
 800156c:	bf00      	nop
	}
}
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <ST7565_drawchar>:
			return;  // ran out of space
	}
}

void  ST7565_drawchar(uint8_t x, uint8_t line, char c)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
 800157e:	460b      	mov	r3, r1
 8001580:	71bb      	strb	r3, [r7, #6]
 8001582:	4613      	mov	r3, r2
 8001584:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	for (i = 0; i < 5; i++)
 8001586:	2300      	movs	r3, #0
 8001588:	73fb      	strb	r3, [r7, #15]
 800158a:	e013      	b.n	80015b4 <ST7565_drawchar+0x40>
	{
		st7565_buffer[x + (line * 128)] = font[((unsigned char)c * 5) + i];
 800158c:	797a      	ldrb	r2, [r7, #5]
 800158e:	4613      	mov	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	441a      	add	r2, r3
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	441a      	add	r2, r3
 8001598:	79f9      	ldrb	r1, [r7, #7]
 800159a:	79bb      	ldrb	r3, [r7, #6]
 800159c:	01db      	lsls	r3, r3, #7
 800159e:	440b      	add	r3, r1
 80015a0:	4910      	ldr	r1, [pc, #64]	; (80015e4 <ST7565_drawchar+0x70>)
 80015a2:	5c89      	ldrb	r1, [r1, r2]
 80015a4:	4a10      	ldr	r2, [pc, #64]	; (80015e8 <ST7565_drawchar+0x74>)
 80015a6:	54d1      	strb	r1, [r2, r3]
		x++;
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	3301      	adds	r3, #1
 80015ac:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 5; i++)
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	3301      	adds	r3, #1
 80015b2:	73fb      	strb	r3, [r7, #15]
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	2b04      	cmp	r3, #4
 80015b8:	d9e8      	bls.n	800158c <ST7565_drawchar+0x18>
	}

	ST7565_updateBoundingBox(x - 5, line * 8, x - 1, line * 8 + 8);
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	3b05      	subs	r3, #5
 80015be:	b2d8      	uxtb	r0, r3
 80015c0:	79bb      	ldrb	r3, [r7, #6]
 80015c2:	00db      	lsls	r3, r3, #3
 80015c4:	b2d9      	uxtb	r1, r3
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	3b01      	subs	r3, #1
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	79bb      	ldrb	r3, [r7, #6]
 80015ce:	3301      	adds	r3, #1
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	f7ff ff11 	bl	80013fc <ST7565_updateBoundingBox>
}
 80015da:	bf00      	nop
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	0800cfe0 	.word	0x0800cfe0
 80015e8:	20000210 	.word	0x20000210

080015ec <ST7565_fillrect>:
		}
	}
}

void ST7565_fillrect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint8_t color)
{
 80015ec:	b590      	push	{r4, r7, lr}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4604      	mov	r4, r0
 80015f4:	4608      	mov	r0, r1
 80015f6:	4611      	mov	r1, r2
 80015f8:	461a      	mov	r2, r3
 80015fa:	4623      	mov	r3, r4
 80015fc:	71fb      	strb	r3, [r7, #7]
 80015fe:	4603      	mov	r3, r0
 8001600:	71bb      	strb	r3, [r7, #6]
 8001602:	460b      	mov	r3, r1
 8001604:	717b      	strb	r3, [r7, #5]
 8001606:	4613      	mov	r3, r2
 8001608:	713b      	strb	r3, [r7, #4]
	uint8_t i, j;

	for (i = x; i < x + w; i++)
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	73fb      	strb	r3, [r7, #15]
 800160e:	e015      	b.n	800163c <ST7565_fillrect+0x50>
	{
		for (j = y; j < y + h; j++)
 8001610:	79bb      	ldrb	r3, [r7, #6]
 8001612:	73bb      	strb	r3, [r7, #14]
 8001614:	e009      	b.n	800162a <ST7565_fillrect+0x3e>
		{
			ST7565_my_setpixel(i, j, color);
 8001616:	f897 2020 	ldrb.w	r2, [r7, #32]
 800161a:	7bb9      	ldrb	r1, [r7, #14]
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	4618      	mov	r0, r3
 8001620:	f000 f824 	bl	800166c <ST7565_my_setpixel>
		for (j = y; j < y + h; j++)
 8001624:	7bbb      	ldrb	r3, [r7, #14]
 8001626:	3301      	adds	r3, #1
 8001628:	73bb      	strb	r3, [r7, #14]
 800162a:	7bba      	ldrb	r2, [r7, #14]
 800162c:	79b9      	ldrb	r1, [r7, #6]
 800162e:	793b      	ldrb	r3, [r7, #4]
 8001630:	440b      	add	r3, r1
 8001632:	429a      	cmp	r2, r3
 8001634:	dbef      	blt.n	8001616 <ST7565_fillrect+0x2a>
	for (i = x; i < x + w; i++)
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	3301      	adds	r3, #1
 800163a:	73fb      	strb	r3, [r7, #15]
 800163c:	7bfa      	ldrb	r2, [r7, #15]
 800163e:	79f9      	ldrb	r1, [r7, #7]
 8001640:	797b      	ldrb	r3, [r7, #5]
 8001642:	440b      	add	r3, r1
 8001644:	429a      	cmp	r2, r3
 8001646:	dbe3      	blt.n	8001610 <ST7565_fillrect+0x24>
		}
	}

	ST7565_updateBoundingBox(x, y, x + w, y + h);
 8001648:	79fa      	ldrb	r2, [r7, #7]
 800164a:	797b      	ldrb	r3, [r7, #5]
 800164c:	4413      	add	r3, r2
 800164e:	b2dc      	uxtb	r4, r3
 8001650:	79ba      	ldrb	r2, [r7, #6]
 8001652:	793b      	ldrb	r3, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	b2db      	uxtb	r3, r3
 8001658:	79b9      	ldrb	r1, [r7, #6]
 800165a:	79f8      	ldrb	r0, [r7, #7]
 800165c:	4622      	mov	r2, r4
 800165e:	f7ff fecd 	bl	80013fc <ST7565_updateBoundingBox>
}
 8001662:	bf00      	nop
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	bd90      	pop	{r4, r7, pc}
	...

0800166c <ST7565_my_setpixel>:
		}
	}
}

void ST7565_my_setpixel(uint8_t x, uint8_t y, uint8_t color)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
 8001676:	460b      	mov	r3, r1
 8001678:	71bb      	strb	r3, [r7, #6]
 800167a:	4613      	mov	r3, r2
 800167c:	717b      	strb	r3, [r7, #5]
	if ((x >= LCDWIDTH) || (y >= LCDHEIGHT))
 800167e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001682:	2b00      	cmp	r3, #0
 8001684:	db3f      	blt.n	8001706 <ST7565_my_setpixel+0x9a>
 8001686:	79bb      	ldrb	r3, [r7, #6]
 8001688:	2b3f      	cmp	r3, #63	; 0x3f
 800168a:	d83c      	bhi.n	8001706 <ST7565_my_setpixel+0x9a>
		return;

	if (color)
 800168c:	797b      	ldrb	r3, [r7, #5]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d01b      	beq.n	80016ca <ST7565_my_setpixel+0x5e>
		st7565_buffer[x + (y / 8) * 128] |= (1 << (7 - (y % 8)));
 8001692:	79fa      	ldrb	r2, [r7, #7]
 8001694:	79bb      	ldrb	r3, [r7, #6]
 8001696:	08db      	lsrs	r3, r3, #3
 8001698:	b2d8      	uxtb	r0, r3
 800169a:	4603      	mov	r3, r0
 800169c:	01db      	lsls	r3, r3, #7
 800169e:	4413      	add	r3, r2
 80016a0:	4a1c      	ldr	r2, [pc, #112]	; (8001714 <ST7565_my_setpixel+0xa8>)
 80016a2:	5cd3      	ldrb	r3, [r2, r3]
 80016a4:	b25a      	sxtb	r2, r3
 80016a6:	79bb      	ldrb	r3, [r7, #6]
 80016a8:	43db      	mvns	r3, r3
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	2101      	movs	r1, #1
 80016b0:	fa01 f303 	lsl.w	r3, r1, r3
 80016b4:	b25b      	sxtb	r3, r3
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b259      	sxtb	r1, r3
 80016ba:	79fa      	ldrb	r2, [r7, #7]
 80016bc:	4603      	mov	r3, r0
 80016be:	01db      	lsls	r3, r3, #7
 80016c0:	4413      	add	r3, r2
 80016c2:	b2c9      	uxtb	r1, r1
 80016c4:	4a13      	ldr	r2, [pc, #76]	; (8001714 <ST7565_my_setpixel+0xa8>)
 80016c6:	54d1      	strb	r1, [r2, r3]
 80016c8:	e01e      	b.n	8001708 <ST7565_my_setpixel+0x9c>
	else
		st7565_buffer[x + (y / 8) * 128] &= ~(1 << (7 - (y % 8)));
 80016ca:	79fa      	ldrb	r2, [r7, #7]
 80016cc:	79bb      	ldrb	r3, [r7, #6]
 80016ce:	08db      	lsrs	r3, r3, #3
 80016d0:	b2d8      	uxtb	r0, r3
 80016d2:	4603      	mov	r3, r0
 80016d4:	01db      	lsls	r3, r3, #7
 80016d6:	4413      	add	r3, r2
 80016d8:	4a0e      	ldr	r2, [pc, #56]	; (8001714 <ST7565_my_setpixel+0xa8>)
 80016da:	5cd3      	ldrb	r3, [r2, r3]
 80016dc:	b25a      	sxtb	r2, r3
 80016de:	79bb      	ldrb	r3, [r7, #6]
 80016e0:	43db      	mvns	r3, r3
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	2101      	movs	r1, #1
 80016e8:	fa01 f303 	lsl.w	r3, r1, r3
 80016ec:	b25b      	sxtb	r3, r3
 80016ee:	43db      	mvns	r3, r3
 80016f0:	b25b      	sxtb	r3, r3
 80016f2:	4013      	ands	r3, r2
 80016f4:	b259      	sxtb	r1, r3
 80016f6:	79fa      	ldrb	r2, [r7, #7]
 80016f8:	4603      	mov	r3, r0
 80016fa:	01db      	lsls	r3, r3, #7
 80016fc:	4413      	add	r3, r2
 80016fe:	b2c9      	uxtb	r1, r1
 8001700:	4a04      	ldr	r2, [pc, #16]	; (8001714 <ST7565_my_setpixel+0xa8>)
 8001702:	54d1      	strb	r1, [r2, r3]
 8001704:	e000      	b.n	8001708 <ST7565_my_setpixel+0x9c>
		return;
 8001706:	bf00      	nop
}
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	20000210 	.word	0x20000210

08001718 <ST7565_begin>:

	return (st7565_buffer[x + (y / 8) * 128] >> (7 - (y % 8))) & 0x1;
}

void ST7565_begin(uint8_t contrast)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	71fb      	strb	r3, [r7, #7]
	ST7565_st7565_init();
 8001722:	f000 f80f 	bl	8001744 <ST7565_st7565_init>
	ST7565_st7565_command(CMD_DISPLAY_ON);
 8001726:	20af      	movs	r0, #175	; 0xaf
 8001728:	f000 f866 	bl	80017f8 <ST7565_st7565_command>
	ST7565_st7565_command(CMD_SET_ALLPTS_NORMAL);
 800172c:	20a4      	movs	r0, #164	; 0xa4
 800172e:	f000 f863 	bl	80017f8 <ST7565_st7565_command>
	ST7565_st7565_set_brightness(contrast);
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	4618      	mov	r0, r3
 8001736:	f000 f887 	bl	8001848 <ST7565_st7565_set_brightness>
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <ST7565_st7565_init>:

void ST7565_st7565_init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	// Toggle RST low to reset; CS low so it'll listen to us
	HAL_GPIO_WritePin(CS_port, CS_pin, GPIO_PIN_RESET);
 8001748:	2200      	movs	r2, #0
 800174a:	2140      	movs	r1, #64	; 0x40
 800174c:	481c      	ldr	r0, [pc, #112]	; (80017c0 <ST7565_st7565_init+0x7c>)
 800174e:	f002 fce3 	bl	8004118 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RST_port, RST_pin, GPIO_PIN_RESET);
 8001752:	2200      	movs	r2, #0
 8001754:	2108      	movs	r1, #8
 8001756:	481a      	ldr	r0, [pc, #104]	; (80017c0 <ST7565_st7565_init+0x7c>)
 8001758:	f002 fcde 	bl	8004118 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800175c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001760:	f001 fdf4 	bl	800334c <HAL_Delay>
	HAL_GPIO_WritePin(RST_port, RST_pin, GPIO_PIN_SET);
 8001764:	2201      	movs	r2, #1
 8001766:	2108      	movs	r1, #8
 8001768:	4815      	ldr	r0, [pc, #84]	; (80017c0 <ST7565_st7565_init+0x7c>)
 800176a:	f002 fcd5 	bl	8004118 <HAL_GPIO_WritePin>

	// LCD bias select
	ST7565_st7565_command(CMD_SET_BIAS_7);
 800176e:	20a3      	movs	r0, #163	; 0xa3
 8001770:	f000 f842 	bl	80017f8 <ST7565_st7565_command>
	// ADC select
	ST7565_st7565_command(CMD_SET_ADC_NORMAL);
 8001774:	20a0      	movs	r0, #160	; 0xa0
 8001776:	f000 f83f 	bl	80017f8 <ST7565_st7565_command>
	// SHL select
	ST7565_st7565_command(CMD_SET_COM_NORMAL);
 800177a:	20c0      	movs	r0, #192	; 0xc0
 800177c:	f000 f83c 	bl	80017f8 <ST7565_st7565_command>
	// Initial display line
	ST7565_st7565_command(CMD_SET_DISP_START_LINE);
 8001780:	2040      	movs	r0, #64	; 0x40
 8001782:	f000 f839 	bl	80017f8 <ST7565_st7565_command>

	// Turn on voltage converter (VC=1, VR=0, VF=0)
	ST7565_st7565_command(CMD_SET_POWER_CONTROL | 0x4);
 8001786:	202c      	movs	r0, #44	; 0x2c
 8001788:	f000 f836 	bl	80017f8 <ST7565_st7565_command>
	HAL_Delay(50);
 800178c:	2032      	movs	r0, #50	; 0x32
 800178e:	f001 fddd 	bl	800334c <HAL_Delay>

	// Turn on voltage regulator (VC=1, VR=1, VF=0)
	ST7565_st7565_command(CMD_SET_POWER_CONTROL | 0x6);
 8001792:	202e      	movs	r0, #46	; 0x2e
 8001794:	f000 f830 	bl	80017f8 <ST7565_st7565_command>
	HAL_Delay(50);
 8001798:	2032      	movs	r0, #50	; 0x32
 800179a:	f001 fdd7 	bl	800334c <HAL_Delay>

	// Turn on voltage follower (VC=1, VR=1, VF=1)
	ST7565_st7565_command(CMD_SET_POWER_CONTROL | 0x7);
 800179e:	202f      	movs	r0, #47	; 0x2f
 80017a0:	f000 f82a 	bl	80017f8 <ST7565_st7565_command>
	HAL_Delay(10);
 80017a4:	200a      	movs	r0, #10
 80017a6:	f001 fdd1 	bl	800334c <HAL_Delay>

	// Set lcd operating voltage (regulator resistor, ref voltage resistor)
	ST7565_st7565_command(CMD_SET_RESISTOR_RATIO | 0x6);
 80017aa:	2026      	movs	r0, #38	; 0x26
 80017ac:	f000 f824 	bl	80017f8 <ST7565_st7565_command>

	// Set up a bounding box for screen updates
	ST7565_updateBoundingBox(0, 0, LCDWIDTH - 1, LCDHEIGHT - 1);
 80017b0:	233f      	movs	r3, #63	; 0x3f
 80017b2:	227f      	movs	r2, #127	; 0x7f
 80017b4:	2100      	movs	r1, #0
 80017b6:	2000      	movs	r0, #0
 80017b8:	f7ff fe20 	bl	80013fc <ST7565_updateBoundingBox>
}
 80017bc:	bf00      	nop
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40020000 	.word	0x40020000

080017c4 <ST7565_spiwrite>:

inline void ST7565_spiwrite(uint8_t c)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&handler_1, (uint8_t *)&c, sizeof(uint8_t), 1000);
 80017ce:	1df9      	adds	r1, r7, #7
 80017d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017d4:	2201      	movs	r2, #1
 80017d6:	4807      	ldr	r0, [pc, #28]	; (80017f4 <ST7565_spiwrite+0x30>)
 80017d8:	f004 fd6d 	bl	80062b6 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&handler_1) != HAL_SPI_STATE_READY); // Wait for the transmission to end
 80017dc:	bf00      	nop
 80017de:	4805      	ldr	r0, [pc, #20]	; (80017f4 <ST7565_spiwrite+0x30>)
 80017e0:	f005 f847 	bl	8006872 <HAL_SPI_GetState>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d1f9      	bne.n	80017de <ST7565_spiwrite+0x1a>
}
 80017ea:	bf00      	nop
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	2000074c 	.word	0x2000074c

080017f8 <ST7565_st7565_command>:

void ST7565_st7565_command(uint8_t c)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_port, RS_pin, GPIO_PIN_RESET);
 8001802:	2200      	movs	r2, #0
 8001804:	2110      	movs	r1, #16
 8001806:	4805      	ldr	r0, [pc, #20]	; (800181c <ST7565_st7565_command+0x24>)
 8001808:	f002 fc86 	bl	8004118 <HAL_GPIO_WritePin>
	ST7565_spiwrite(c);
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff ffd8 	bl	80017c4 <ST7565_spiwrite>
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40020000 	.word	0x40020000

08001820 <ST7565_st7565_data>:

void ST7565_st7565_data(uint8_t c)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_port, RS_pin, GPIO_PIN_SET);
 800182a:	2201      	movs	r2, #1
 800182c:	2110      	movs	r1, #16
 800182e:	4805      	ldr	r0, [pc, #20]	; (8001844 <ST7565_st7565_data+0x24>)
 8001830:	f002 fc72 	bl	8004118 <HAL_GPIO_WritePin>
	ST7565_spiwrite(c);
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff ffc4 	bl	80017c4 <ST7565_spiwrite>
}
 800183c:	bf00      	nop
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40020000 	.word	0x40020000

08001848 <ST7565_st7565_set_brightness>:

void ST7565_st7565_set_brightness(uint8_t val)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
	ST7565_st7565_command(CMD_SET_VOLUME_FIRST);
 8001852:	2081      	movs	r0, #129	; 0x81
 8001854:	f7ff ffd0 	bl	80017f8 <ST7565_st7565_command>
	ST7565_st7565_command(CMD_SET_VOLUME_SECOND | (val & 0x3f));
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800185e:	b2db      	uxtb	r3, r3
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ffc9 	bl	80017f8 <ST7565_st7565_command>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <ST7565_display>:

void ST7565_display(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
	uint8_t col, maxcol, p;

	for (p = 0; p < 8; p++)
 8001876:	2300      	movs	r3, #0
 8001878:	71bb      	strb	r3, [r7, #6]
 800187a:	e055      	b.n	8001928 <ST7565_display+0xb8>
	{
		#ifdef enablePartialUpdate
			// check if this page is part of update
			if (yUpdateMin >= ((p + 1) * 8))
 800187c:	4b35      	ldr	r3, [pc, #212]	; (8001954 <ST7565_display+0xe4>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	461a      	mov	r2, r3
 8001882:	79bb      	ldrb	r3, [r7, #6]
 8001884:	3301      	adds	r3, #1
 8001886:	00db      	lsls	r3, r3, #3
 8001888:	429a      	cmp	r2, r3
 800188a:	da49      	bge.n	8001920 <ST7565_display+0xb0>
			{
				continue;   // nope, skip it!
			}
				if (yUpdateMax < p * 8)
 800188c:	4b32      	ldr	r3, [pc, #200]	; (8001958 <ST7565_display+0xe8>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	461a      	mov	r2, r3
 8001892:	79bb      	ldrb	r3, [r7, #6]
 8001894:	00db      	lsls	r3, r3, #3
 8001896:	429a      	cmp	r2, r3
 8001898:	db4a      	blt.n	8001930 <ST7565_display+0xc0>
				{
					break;
				}
		#endif

		HAL_Delay(1);
 800189a:	2001      	movs	r0, #1
 800189c:	f001 fd56 	bl	800334c <HAL_Delay>
		ST7565_st7565_command(CMD_SET_PAGE | pagemap[p]);
 80018a0:	79bb      	ldrb	r3, [r7, #6]
 80018a2:	4a2e      	ldr	r2, [pc, #184]	; (800195c <ST7565_display+0xec>)
 80018a4:	5cd3      	ldrb	r3, [r2, r3]
 80018a6:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff ffa3 	bl	80017f8 <ST7565_st7565_command>
		HAL_Delay(1);
 80018b2:	2001      	movs	r0, #1
 80018b4:	f001 fd4a 	bl	800334c <HAL_Delay>

		#ifdef enablePartialUpdate
			col = xUpdateMin;
 80018b8:	4b29      	ldr	r3, [pc, #164]	; (8001960 <ST7565_display+0xf0>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	71fb      	strb	r3, [r7, #7]
			maxcol = xUpdateMax;
 80018be:	4b29      	ldr	r3, [pc, #164]	; (8001964 <ST7565_display+0xf4>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	717b      	strb	r3, [r7, #5]
			// Start at the beginning of the row
			col = 0;
			maxcol = LCDWIDTH;
		#endif

		ST7565_st7565_command(CMD_SET_COLUMN_LOWER | ((col + ST7565_STARTBYTES) & 0xf));
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff93 	bl	80017f8 <ST7565_st7565_command>
		HAL_Delay(1);
 80018d2:	2001      	movs	r0, #1
 80018d4:	f001 fd3a 	bl	800334c <HAL_Delay>
		ST7565_st7565_command(CMD_SET_COLUMN_UPPER | (((col + ST7565_STARTBYTES) >> 4) & 0x0F));
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	091b      	lsrs	r3, r3, #4
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	f043 0310 	orr.w	r3, r3, #16
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff ff87 	bl	80017f8 <ST7565_st7565_command>
		HAL_Delay(1);
 80018ea:	2001      	movs	r0, #1
 80018ec:	f001 fd2e 	bl	800334c <HAL_Delay>
		ST7565_st7565_command(CMD_RMW);
 80018f0:	20e0      	movs	r0, #224	; 0xe0
 80018f2:	f7ff ff81 	bl	80017f8 <ST7565_st7565_command>
		HAL_Delay(1);
 80018f6:	2001      	movs	r0, #1
 80018f8:	f001 fd28 	bl	800334c <HAL_Delay>

		for (; col < maxcol; col++)
 80018fc:	e00b      	b.n	8001916 <ST7565_display+0xa6>
		{
			ST7565_st7565_data(st7565_buffer[(128 * p) + col]);
 80018fe:	79bb      	ldrb	r3, [r7, #6]
 8001900:	01da      	lsls	r2, r3, #7
 8001902:	79fb      	ldrb	r3, [r7, #7]
 8001904:	4413      	add	r3, r2
 8001906:	4a18      	ldr	r2, [pc, #96]	; (8001968 <ST7565_display+0xf8>)
 8001908:	5cd3      	ldrb	r3, [r2, r3]
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff ff88 	bl	8001820 <ST7565_st7565_data>
		for (; col < maxcol; col++)
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	3301      	adds	r3, #1
 8001914:	71fb      	strb	r3, [r7, #7]
 8001916:	79fa      	ldrb	r2, [r7, #7]
 8001918:	797b      	ldrb	r3, [r7, #5]
 800191a:	429a      	cmp	r2, r3
 800191c:	d3ef      	bcc.n	80018fe <ST7565_display+0x8e>
 800191e:	e000      	b.n	8001922 <ST7565_display+0xb2>
				continue;   // nope, skip it!
 8001920:	bf00      	nop
	for (p = 0; p < 8; p++)
 8001922:	79bb      	ldrb	r3, [r7, #6]
 8001924:	3301      	adds	r3, #1
 8001926:	71bb      	strb	r3, [r7, #6]
 8001928:	79bb      	ldrb	r3, [r7, #6]
 800192a:	2b07      	cmp	r3, #7
 800192c:	d9a6      	bls.n	800187c <ST7565_display+0xc>
 800192e:	e000      	b.n	8001932 <ST7565_display+0xc2>
					break;
 8001930:	bf00      	nop
		}
	}

	#ifdef enablePartialUpdate
		xUpdateMin = LCDWIDTH;  // -1;
 8001932:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <ST7565_display+0xf0>)
 8001934:	2280      	movs	r2, #128	; 0x80
 8001936:	701a      	strb	r2, [r3, #0]
		xUpdateMax = 0;
 8001938:	4b0a      	ldr	r3, [pc, #40]	; (8001964 <ST7565_display+0xf4>)
 800193a:	2200      	movs	r2, #0
 800193c:	701a      	strb	r2, [r3, #0]
		yUpdateMin = LCDHEIGHT; // -1;
 800193e:	4b05      	ldr	r3, [pc, #20]	; (8001954 <ST7565_display+0xe4>)
 8001940:	2240      	movs	r2, #64	; 0x40
 8001942:	701a      	strb	r2, [r3, #0]
		yUpdateMax = 0;
 8001944:	4b04      	ldr	r3, [pc, #16]	; (8001958 <ST7565_display+0xe8>)
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
	#endif
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000612 	.word	0x20000612
 8001958:	20000613 	.word	0x20000613
 800195c:	0800cfd8 	.word	0x0800cfd8
 8001960:	20000610 	.word	0x20000610
 8001964:	20000611 	.word	0x20000611
 8001968:	20000210 	.word	0x20000210

0800196c <ST7565_clear>:

void ST7565_clear(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	memset(st7565_buffer, 0, 1024);
 8001970:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001974:	2100      	movs	r1, #0
 8001976:	4805      	ldr	r0, [pc, #20]	; (800198c <ST7565_clear+0x20>)
 8001978:	f008 fbdc 	bl	800a134 <memset>
	ST7565_updateBoundingBox(0, 0, LCDWIDTH, LCDHEIGHT);
 800197c:	2340      	movs	r3, #64	; 0x40
 800197e:	2280      	movs	r2, #128	; 0x80
 8001980:	2100      	movs	r1, #0
 8001982:	2000      	movs	r0, #0
 8001984:	f7ff fd3a 	bl	80013fc <ST7565_updateBoundingBox>
	//ST7565_updateBoundingBox(0, 0, LCDWIDTH - 1, LCDHEIGHT - 1);
}
 8001988:	bf00      	nop
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000210 	.word	0x20000210

08001990 <ST7565_get_big_font_bmp>:
		}
	}
}

void ST7565_get_big_font_bmp(uint8_t number, uint8_t* buffer)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
	for(int i = 0; i < 22; i++)
 800199c:	2300      	movs	r3, #0
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	e00e      	b.n	80019c0 <ST7565_get_big_font_bmp+0x30>
	{
		buffer[i] = font12x16[i + number * 22];
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	2216      	movs	r2, #22
 80019a6:	fb02 f203 	mul.w	r2, r2, r3
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	441a      	add	r2, r3
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6839      	ldr	r1, [r7, #0]
 80019b2:	440b      	add	r3, r1
 80019b4:	4907      	ldr	r1, [pc, #28]	; (80019d4 <ST7565_get_big_font_bmp+0x44>)
 80019b6:	5c8a      	ldrb	r2, [r1, r2]
 80019b8:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 22; i++)
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	3301      	adds	r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2b15      	cmp	r3, #21
 80019c4:	dded      	ble.n	80019a2 <ST7565_get_big_font_bmp+0x12>
	}
}
 80019c6:	bf00      	nop
 80019c8:	bf00      	nop
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	0800d4dc 	.word	0x0800d4dc

080019d8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019de:	463b      	mov	r3, r7
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019ea:	4b21      	ldr	r3, [pc, #132]	; (8001a70 <MX_ADC1_Init+0x98>)
 80019ec:	4a21      	ldr	r2, [pc, #132]	; (8001a74 <MX_ADC1_Init+0x9c>)
 80019ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80019f0:	4b1f      	ldr	r3, [pc, #124]	; (8001a70 <MX_ADC1_Init+0x98>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019f6:	4b1e      	ldr	r3, [pc, #120]	; (8001a70 <MX_ADC1_Init+0x98>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80019fc:	4b1c      	ldr	r3, [pc, #112]	; (8001a70 <MX_ADC1_Init+0x98>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a02:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a08:	4b19      	ldr	r3, [pc, #100]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a10:	4b17      	ldr	r3, [pc, #92]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a16:	4b16      	ldr	r3, [pc, #88]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a18:	4a17      	ldr	r2, [pc, #92]	; (8001a78 <MX_ADC1_Init+0xa0>)
 8001a1a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a1c:	4b14      	ldr	r3, [pc, #80]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001a22:	4b13      	ldr	r3, [pc, #76]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a24:	2201      	movs	r2, #1
 8001a26:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a28:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a30:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a36:	480e      	ldr	r0, [pc, #56]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a38:	f001 fcac 	bl	8003394 <HAL_ADC_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a42:	f000 fdb1 	bl	80025a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a52:	463b      	mov	r3, r7
 8001a54:	4619      	mov	r1, r3
 8001a56:	4806      	ldr	r0, [pc, #24]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a58:	f001 fe60 	bl	800371c <HAL_ADC_ConfigChannel>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001a62:	f000 fda1 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a66:	bf00      	nop
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	2000065c 	.word	0x2000065c
 8001a74:	40012000 	.word	0x40012000
 8001a78:	0f000001 	.word	0x0f000001

08001a7c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08a      	sub	sp, #40	; 0x28
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a17      	ldr	r2, [pc, #92]	; (8001af8 <HAL_ADC_MspInit+0x7c>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d127      	bne.n	8001aee <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	613b      	str	r3, [r7, #16]
 8001aa2:	4b16      	ldr	r3, [pc, #88]	; (8001afc <HAL_ADC_MspInit+0x80>)
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	4a15      	ldr	r2, [pc, #84]	; (8001afc <HAL_ADC_MspInit+0x80>)
 8001aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aac:	6453      	str	r3, [r2, #68]	; 0x44
 8001aae:	4b13      	ldr	r3, [pc, #76]	; (8001afc <HAL_ADC_MspInit+0x80>)
 8001ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	4b0f      	ldr	r3, [pc, #60]	; (8001afc <HAL_ADC_MspInit+0x80>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	4a0e      	ldr	r2, [pc, #56]	; (8001afc <HAL_ADC_MspInit+0x80>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aca:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <HAL_ADC_MspInit+0x80>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = BrakeADC1_Pin|BrakeADC2_Pin|BatteryADC_Pin;
 8001ad6:	2307      	movs	r3, #7
 8001ad8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ada:	2303      	movs	r3, #3
 8001adc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae2:	f107 0314 	add.w	r3, r7, #20
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4805      	ldr	r0, [pc, #20]	; (8001b00 <HAL_ADC_MspInit+0x84>)
 8001aea:	f002 f979 	bl	8003de0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001aee:	bf00      	nop
 8001af0:	3728      	adds	r7, #40	; 0x28
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40012000 	.word	0x40012000
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40020000 	.word	0x40020000

08001b04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	; 0x28
 8001b08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
 8001b18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	4b48      	ldr	r3, [pc, #288]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a47      	ldr	r2, [pc, #284]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b24:	f043 0304 	orr.w	r3, r3, #4
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b45      	ldr	r3, [pc, #276]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0304 	and.w	r3, r3, #4
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	4b41      	ldr	r3, [pc, #260]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a40      	ldr	r2, [pc, #256]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b3e      	ldr	r3, [pc, #248]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	4b3a      	ldr	r3, [pc, #232]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5a:	4a39      	ldr	r2, [pc, #228]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	6313      	str	r3, [r2, #48]	; 0x30
 8001b62:	4b37      	ldr	r3, [pc, #220]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	4b33      	ldr	r3, [pc, #204]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	4a32      	ldr	r2, [pc, #200]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b78:	f043 0302 	orr.w	r3, r3, #2
 8001b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7e:	4b30      	ldr	r3, [pc, #192]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DisplayRSE_Pin|DisplayRS_Pin|DisplayCS_Pin, GPIO_PIN_RESET);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2158      	movs	r1, #88	; 0x58
 8001b8e:	482d      	ldr	r0, [pc, #180]	; (8001c44 <MX_GPIO_Init+0x140>)
 8001b90:	f002 fac2 	bl	8004118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SDCS_GPIO_Port, SDCS_Pin, GPIO_PIN_RESET);
 8001b94:	2200      	movs	r2, #0
 8001b96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b9a:	482b      	ldr	r0, [pc, #172]	; (8001c48 <MX_GPIO_Init+0x144>)
 8001b9c:	f002 fabc 	bl	8004118 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DisplayRSE_Pin|DisplayRS_Pin|DisplayCS_Pin;
 8001ba0:	2358      	movs	r3, #88	; 0x58
 8001ba2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bac:	2300      	movs	r3, #0
 8001bae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4823      	ldr	r0, [pc, #140]	; (8001c44 <MX_GPIO_Init+0x140>)
 8001bb8:	f002 f912 	bl	8003de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDCS_Pin;
 8001bbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SDCS_GPIO_Port, &GPIO_InitStruct);
 8001bce:	f107 0314 	add.w	r3, r7, #20
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	481c      	ldr	r0, [pc, #112]	; (8001c48 <MX_GPIO_Init+0x144>)
 8001bd6:	f002 f903 	bl	8003de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8001bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001be0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001be4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be6:	2300      	movs	r3, #0
 8001be8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001bea:	f107 0314 	add.w	r3, r7, #20
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4814      	ldr	r0, [pc, #80]	; (8001c44 <MX_GPIO_Init+0x140>)
 8001bf2:	f002 f8f5 	bl	8003de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SW2_Pin|SW3_Pin;
 8001bf6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001bfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	4619      	mov	r1, r3
 8001c0a:	480e      	ldr	r0, [pc, #56]	; (8001c44 <MX_GPIO_Init+0x140>)
 8001c0c:	f002 f8e8 	bl	8003de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DRDY1_Pin|DRDY2_Pin|MPU6050INT_Pin;
 8001c10:	23e0      	movs	r3, #224	; 0xe0
 8001c12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c1c:	f107 0314 	add.w	r3, r7, #20
 8001c20:	4619      	mov	r1, r3
 8001c22:	4809      	ldr	r0, [pc, #36]	; (8001c48 <MX_GPIO_Init+0x144>)
 8001c24:	f002 f8dc 	bl	8003de0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	2028      	movs	r0, #40	; 0x28
 8001c2e:	f002 f892 	bl	8003d56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c32:	2028      	movs	r0, #40	; 0x28
 8001c34:	f002 f8ab 	bl	8003d8e <HAL_NVIC_EnableIRQ>

}
 8001c38:	bf00      	nop
 8001c3a:	3728      	adds	r7, #40	; 0x28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40020000 	.word	0x40020000
 8001c48:	40020400 	.word	0x40020400

08001c4c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c50:	4b12      	ldr	r3, [pc, #72]	; (8001c9c <MX_I2C1_Init+0x50>)
 8001c52:	4a13      	ldr	r2, [pc, #76]	; (8001ca0 <MX_I2C1_Init+0x54>)
 8001c54:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c56:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <MX_I2C1_Init+0x50>)
 8001c58:	4a12      	ldr	r2, [pc, #72]	; (8001ca4 <MX_I2C1_Init+0x58>)
 8001c5a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c5c:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <MX_I2C1_Init+0x50>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c62:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <MX_I2C1_Init+0x50>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c68:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <MX_I2C1_Init+0x50>)
 8001c6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c6e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c70:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <MX_I2C1_Init+0x50>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c76:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <MX_I2C1_Init+0x50>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c7c:	4b07      	ldr	r3, [pc, #28]	; (8001c9c <MX_I2C1_Init+0x50>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c82:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <MX_I2C1_Init+0x50>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c88:	4804      	ldr	r0, [pc, #16]	; (8001c9c <MX_I2C1_Init+0x50>)
 8001c8a:	f002 fa77 	bl	800417c <HAL_I2C_Init>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c94:	f000 fc88 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c98:	bf00      	nop
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	200006a4 	.word	0x200006a4
 8001ca0:	40005400 	.word	0x40005400
 8001ca4:	000186a0 	.word	0x000186a0

08001ca8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <MX_I2C2_Init+0x50>)
 8001cae:	4a13      	ldr	r2, [pc, #76]	; (8001cfc <MX_I2C2_Init+0x54>)
 8001cb0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001cb2:	4b11      	ldr	r3, [pc, #68]	; (8001cf8 <MX_I2C2_Init+0x50>)
 8001cb4:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <MX_I2C2_Init+0x58>)
 8001cb6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <MX_I2C2_Init+0x50>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001cbe:	4b0e      	ldr	r3, [pc, #56]	; (8001cf8 <MX_I2C2_Init+0x50>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <MX_I2C2_Init+0x50>)
 8001cc6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cca:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ccc:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <MX_I2C2_Init+0x50>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001cd2:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <MX_I2C2_Init+0x50>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cd8:	4b07      	ldr	r3, [pc, #28]	; (8001cf8 <MX_I2C2_Init+0x50>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cde:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <MX_I2C2_Init+0x50>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001ce4:	4804      	ldr	r0, [pc, #16]	; (8001cf8 <MX_I2C2_Init+0x50>)
 8001ce6:	f002 fa49 	bl	800417c <HAL_I2C_Init>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001cf0:	f000 fc5a 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001cf4:	bf00      	nop
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	200006f8 	.word	0x200006f8
 8001cfc:	40005800 	.word	0x40005800
 8001d00:	000186a0 	.word	0x000186a0

08001d04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08c      	sub	sp, #48	; 0x30
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 031c 	add.w	r3, r7, #28
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a3b      	ldr	r2, [pc, #236]	; (8001e10 <HAL_I2C_MspInit+0x10c>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d12d      	bne.n	8001d82 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	61bb      	str	r3, [r7, #24]
 8001d2a:	4b3a      	ldr	r3, [pc, #232]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a39      	ldr	r2, [pc, #228]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001d30:	f043 0302 	orr.w	r3, r3, #2
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b37      	ldr	r3, [pc, #220]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	61bb      	str	r3, [r7, #24]
 8001d40:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d42:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d48:	2312      	movs	r3, #18
 8001d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d50:	2303      	movs	r3, #3
 8001d52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d54:	2304      	movs	r3, #4
 8001d56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 031c 	add.w	r3, r7, #28
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	482e      	ldr	r0, [pc, #184]	; (8001e18 <HAL_I2C_MspInit+0x114>)
 8001d60:	f002 f83e 	bl	8003de0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
 8001d68:	4b2a      	ldr	r3, [pc, #168]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6c:	4a29      	ldr	r2, [pc, #164]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001d6e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d72:	6413      	str	r3, [r2, #64]	; 0x40
 8001d74:	4b27      	ldr	r3, [pc, #156]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001d80:	e041      	b.n	8001e06 <HAL_I2C_MspInit+0x102>
  else if(i2cHandle->Instance==I2C2)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a25      	ldr	r2, [pc, #148]	; (8001e1c <HAL_I2C_MspInit+0x118>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d13c      	bne.n	8001e06 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	4b20      	ldr	r3, [pc, #128]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d94:	4a1f      	ldr	r2, [pc, #124]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001d96:	f043 0302 	orr.w	r3, r3, #2
 8001d9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9c:	4b1d      	ldr	r3, [pc, #116]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da0:	f003 0302 	and.w	r3, r3, #2
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001da8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dae:	2312      	movs	r3, #18
 8001db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001db2:	2301      	movs	r3, #1
 8001db4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db6:	2303      	movs	r3, #3
 8001db8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001dba:	2304      	movs	r3, #4
 8001dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dbe:	f107 031c 	add.w	r3, r7, #28
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4814      	ldr	r0, [pc, #80]	; (8001e18 <HAL_I2C_MspInit+0x114>)
 8001dc6:	f002 f80b 	bl	8003de0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001dca:	2308      	movs	r3, #8
 8001dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dce:	2312      	movs	r3, #18
 8001dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001dda:	2309      	movs	r3, #9
 8001ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dde:	f107 031c 	add.w	r3, r7, #28
 8001de2:	4619      	mov	r1, r3
 8001de4:	480c      	ldr	r0, [pc, #48]	; (8001e18 <HAL_I2C_MspInit+0x114>)
 8001de6:	f001 fffb 	bl	8003de0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	60fb      	str	r3, [r7, #12]
 8001dee:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	4a08      	ldr	r2, [pc, #32]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001df4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <HAL_I2C_MspInit+0x110>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
}
 8001e06:	bf00      	nop
 8001e08:	3730      	adds	r7, #48	; 0x30
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40005400 	.word	0x40005400
 8001e14:	40023800 	.word	0x40023800
 8001e18:	40020400 	.word	0x40020400
 8001e1c:	40005800 	.word	0x40005800

08001e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b092      	sub	sp, #72	; 0x48
 8001e24:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e26:	f001 fa1f 	bl	8003268 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e2a:	f000 f9e7 	bl	80021fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e2e:	f7ff fe69 	bl	8001b04 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001e32:	f7ff fdd1 	bl	80019d8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001e36:	f7ff ff09 	bl	8001c4c <MX_I2C1_Init>
  MX_I2C2_Init();
 8001e3a:	f7ff ff35 	bl	8001ca8 <MX_I2C2_Init>
  MX_RTC_Init();
 8001e3e:	f000 fbb9 	bl	80025b4 <MX_RTC_Init>
  MX_SPI1_Init();
 8001e42:	f000 fed3 	bl	8002bec <MX_SPI1_Init>
  MX_SPI2_Init();
 8001e46:	f000 ff09 	bl	8002c5c <MX_SPI2_Init>
  MX_TIM4_Init();
 8001e4a:	f001 f901 	bl	8003050 <MX_TIM4_Init>
  MX_FATFS_Init();
 8001e4e:	f005 fa2f 	bl	80072b0 <MX_FATFS_Init>
  MX_TIM5_Init();
 8001e52:	f001 f94b 	bl	80030ec <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8001e56:	201e      	movs	r0, #30
 8001e58:	f001 ffa7 	bl	8003daa <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(TIM5_IRQn);
 8001e5c:	2032      	movs	r0, #50	; 0x32
 8001e5e:	f001 ffa4 	bl	8003daa <HAL_NVIC_DisableIRQ>

  ST7565_begin(0x7); // Initialize display
 8001e62:	2007      	movs	r0, #7
 8001e64:	f7ff fc58 	bl	8001718 <ST7565_begin>
  ST7565_clear(); // Clear the display
 8001e68:	f7ff fd80 	bl	800196c <ST7565_clear>


  uint8_t MPU_check = MPU6050_initialize(); // Initialize MPU6050
 8001e6c:	f7ff f976 	bl	800115c <MPU6050_initialize>
 8001e70:	4603      	mov	r3, r0
 8001e72:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (MPU_check == 1)
 8001e76:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d102      	bne.n	8001e84 <main+0x64>
  {
	  My_Error_Handler(MPU_Error);
 8001e7e:	2001      	movs	r0, #1
 8001e80:	f7ff fa32 	bl	80012e8 <My_Error_Handler>
  }

  uint8_t HMC_check = HMC5883L_initialize(); // Initialize magnetometers
 8001e84:	f7ff f87a 	bl	8000f7c <HMC5883L_initialize>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

  if (HMC_check == 1)
 8001e8e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d102      	bne.n	8001e9c <main+0x7c>
  {
	  My_Error_Handler(HMC_Error);
 8001e96:	2002      	movs	r0, #2
 8001e98:	f7ff fa26 	bl	80012e8 <My_Error_Handler>
  }

  HAL_TIM_Base_Start_IT(&htim4);
 8001e9c:	48c2      	ldr	r0, [pc, #776]	; (80021a8 <main+0x388>)
 8001e9e:	f004 fe11 	bl	8006ac4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 8001ea2:	48c2      	ldr	r0, [pc, #776]	; (80021ac <main+0x38c>)
 8001ea4:	f004 fe0e 	bl	8006ac4 <HAL_TIM_Base_Start_IT>

  //SD CARD
  HAL_Delay(2000);
 8001ea8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001eac:	f001 fa4e 	bl	800334c <HAL_Delay>

  f_mount(&FatFs, "", 1); // open file system
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	49bf      	ldr	r1, [pc, #764]	; (80021b0 <main+0x390>)
 8001eb4:	48bf      	ldr	r0, [pc, #764]	; (80021b4 <main+0x394>)
 8001eb6:	f007 fc87 	bl	80097c8 <f_mount>
  f_open(&fil, "results.txt", FA_WRITE | FA_OPEN_EXISTING | FA_OPEN_ALWAYS | FA_OPEN_APPEND); // open for write and append only
 8001eba:	2232      	movs	r2, #50	; 0x32
 8001ebc:	49be      	ldr	r1, [pc, #760]	; (80021b8 <main+0x398>)
 8001ebe:	48bf      	ldr	r0, [pc, #764]	; (80021bc <main+0x39c>)
 8001ec0:	f007 fcc8 	bl	8009854 <f_open>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ec4:	201e      	movs	r0, #30
 8001ec6:	f001 ff62 	bl	8003d8e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001eca:	2032      	movs	r0, #50	; 0x32
 8001ecc:	f001 ff5f 	bl	8003d8e <HAL_NVIC_EnableIRQ>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (button_pressed == 1)
 8001ed0:	4bbb      	ldr	r3, [pc, #748]	; (80021c0 <main+0x3a0>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d115      	bne.n	8001f04 <main+0xe4>
	  {
		  // Disable button interrupt so that it does not interfere with our menu
		  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8001ed8:	2028      	movs	r0, #40	; 0x28
 8001eda:	f001 ff66 	bl	8003daa <HAL_NVIC_DisableIRQ>

		  // Save the file
		  f_close(&fil);
 8001ede:	48b7      	ldr	r0, [pc, #732]	; (80021bc <main+0x39c>)
 8001ee0:	f008 f869 	bl	8009fb6 <f_close>

		  // Go into the menu display function in file setup_menu.c
		  enterMenu();
 8001ee4:	f000 fbec 	bl	80026c0 <enterMenu>

		  HAL_Delay(200);
 8001ee8:	20c8      	movs	r0, #200	; 0xc8
 8001eea:	f001 fa2f 	bl	800334c <HAL_Delay>
		  __HAL_GPIO_EXTI_CLEAR_IT(SW1_Pin); // clear interrupts
 8001eee:	4bb5      	ldr	r3, [pc, #724]	; (80021c4 <main+0x3a4>)
 8001ef0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ef4:	615a      	str	r2, [r3, #20]
		  button_pressed = 0;
 8001ef6:	4bb2      	ldr	r3, [pc, #712]	; (80021c0 <main+0x3a0>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	701a      	strb	r2, [r3, #0]

		  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001efc:	2028      	movs	r0, #40	; 0x28
 8001efe:	f001 ff46 	bl	8003d8e <HAL_NVIC_EnableIRQ>
 8001f02:	e7e5      	b.n	8001ed0 <main+0xb0>
	  }
	  else
	  {
	  	  //HAL_Delay(100);
		  ST7565_clear(); // clear the display
 8001f04:	f7ff fd32 	bl	800196c <ST7565_clear>

		  char str[10] = "";
 8001f08:	2300      	movs	r3, #0
 8001f0a:	633b      	str	r3, [r7, #48]	; 0x30
 8001f0c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	809a      	strh	r2, [r3, #4]
		  char str_temp[20] = "";
 8001f16:	2300      	movs	r3, #0
 8001f18:	61fb      	str	r3, [r7, #28]
 8001f1a:	f107 0320 	add.w	r3, r7, #32
 8001f1e:	2200      	movs	r2, #0
 8001f20:	601a      	str	r2, [r3, #0]
 8001f22:	605a      	str	r2, [r3, #4]
 8001f24:	609a      	str	r2, [r3, #8]
 8001f26:	60da      	str	r2, [r3, #12]

		  // Brake lever bar graph
		  Brake_left = (uint16_t)(Brake_left / 2.3);
 8001f28:	4ba7      	ldr	r3, [pc, #668]	; (80021c8 <main+0x3a8>)
 8001f2a:	881b      	ldrh	r3, [r3, #0]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7fe fb01 	bl	8000534 <__aeabi_i2d>
 8001f32:	a39b      	add	r3, pc, #620	; (adr r3, 80021a0 <main+0x380>)
 8001f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f38:	f7fe fc90 	bl	800085c <__aeabi_ddiv>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4610      	mov	r0, r2
 8001f42:	4619      	mov	r1, r3
 8001f44:	f7fe fe38 	bl	8000bb8 <__aeabi_d2uiz>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	4b9e      	ldr	r3, [pc, #632]	; (80021c8 <main+0x3a8>)
 8001f4e:	801a      	strh	r2, [r3, #0]
		  Brake_right = (uint16_t)(Brake_right / 2.3);
 8001f50:	4b9e      	ldr	r3, [pc, #632]	; (80021cc <main+0x3ac>)
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7fe faed 	bl	8000534 <__aeabi_i2d>
 8001f5a:	a391      	add	r3, pc, #580	; (adr r3, 80021a0 <main+0x380>)
 8001f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f60:	f7fe fc7c 	bl	800085c <__aeabi_ddiv>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	4610      	mov	r0, r2
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	f7fe fe24 	bl	8000bb8 <__aeabi_d2uiz>
 8001f70:	4603      	mov	r3, r0
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	4b95      	ldr	r3, [pc, #596]	; (80021cc <main+0x3ac>)
 8001f76:	801a      	strh	r2, [r3, #0]
		  ST7565_fillrect(0, 0, Brake_left, 10, BLACK);
 8001f78:	4b93      	ldr	r3, [pc, #588]	; (80021c8 <main+0x3a8>)
 8001f7a:	881b      	ldrh	r3, [r3, #0]
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	2301      	movs	r3, #1
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	230a      	movs	r3, #10
 8001f84:	2100      	movs	r1, #0
 8001f86:	2000      	movs	r0, #0
 8001f88:	f7ff fb30 	bl	80015ec <ST7565_fillrect>
		  ST7565_fillrect((128-Brake_right), 0, Brake_right, 10, BLACK);
 8001f8c:	4b8f      	ldr	r3, [pc, #572]	; (80021cc <main+0x3ac>)
 8001f8e:	881b      	ldrh	r3, [r3, #0]
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8001f96:	1a9b      	subs	r3, r3, r2
 8001f98:	b2d8      	uxtb	r0, r3
 8001f9a:	4b8c      	ldr	r3, [pc, #560]	; (80021cc <main+0x3ac>)
 8001f9c:	881b      	ldrh	r3, [r3, #0]
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	230a      	movs	r3, #10
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	f7ff fb20 	bl	80015ec <ST7565_fillrect>
		  ST7565_drawstring(50, 0, "BRAKE");
 8001fac:	4a88      	ldr	r2, [pc, #544]	; (80021d0 <main+0x3b0>)
 8001fae:	2100      	movs	r1, #0
 8001fb0:	2032      	movs	r0, #50	; 0x32
 8001fb2:	f7ff fab5 	bl	8001520 <ST7565_drawstring>

		  // Suspension percent
		  ST7565_drawstring(48, 2, "TRAVEL");
 8001fb6:	4a87      	ldr	r2, [pc, #540]	; (80021d4 <main+0x3b4>)
 8001fb8:	2102      	movs	r1, #2
 8001fba:	2030      	movs	r0, #48	; 0x30
 8001fbc:	f7ff fab0 	bl	8001520 <ST7565_drawstring>
		  uint8_t suspension_front_1 = HMC_x_axis_front % 10;
 8001fc0:	4b85      	ldr	r3, [pc, #532]	; (80021d8 <main+0x3b8>)
 8001fc2:	881a      	ldrh	r2, [r3, #0]
 8001fc4:	4b85      	ldr	r3, [pc, #532]	; (80021dc <main+0x3bc>)
 8001fc6:	fba3 1302 	umull	r1, r3, r3, r2
 8001fca:	08d9      	lsrs	r1, r3, #3
 8001fcc:	460b      	mov	r3, r1
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
		  uint8_t suspension_front_10 = HMC_x_axis_front / 10;
 8001fdc:	4b7e      	ldr	r3, [pc, #504]	; (80021d8 <main+0x3b8>)
 8001fde:	881b      	ldrh	r3, [r3, #0]
 8001fe0:	4a7e      	ldr	r2, [pc, #504]	; (80021dc <main+0x3bc>)
 8001fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe6:	08db      	lsrs	r3, r3, #3
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
		  uint8_t suspension_rear_1 = HMC_x_axis_rear % 10;
 8001fee:	4b7c      	ldr	r3, [pc, #496]	; (80021e0 <main+0x3c0>)
 8001ff0:	881a      	ldrh	r2, [r3, #0]
 8001ff2:	4b7a      	ldr	r3, [pc, #488]	; (80021dc <main+0x3bc>)
 8001ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8001ff8:	08d9      	lsrs	r1, r3, #3
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	440b      	add	r3, r1
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	b29b      	uxth	r3, r3
 8002006:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		  uint8_t suspension_rear_10 = HMC_x_axis_rear / 10;
 800200a:	4b75      	ldr	r3, [pc, #468]	; (80021e0 <main+0x3c0>)
 800200c:	881b      	ldrh	r3, [r3, #0]
 800200e:	4a73      	ldr	r2, [pc, #460]	; (80021dc <main+0x3bc>)
 8002010:	fba2 2303 	umull	r2, r3, r2, r3
 8002014:	08db      	lsrs	r3, r3, #3
 8002016:	b29b      	uxth	r3, r3
 8002018:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
		  uint8_t buffer[22];

		  ST7565_get_big_font_bmp(suspension_front_10, buffer);
 800201c:	1d3a      	adds	r2, r7, #4
 800201e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002022:	4611      	mov	r1, r2
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff fcb3 	bl	8001990 <ST7565_get_big_font_bmp>
		  ST7565_drawbitmap(10, 15, buffer, 11, 16, BLACK);
 800202a:	1d3a      	adds	r2, r7, #4
 800202c:	2301      	movs	r3, #1
 800202e:	9301      	str	r3, [sp, #4]
 8002030:	2310      	movs	r3, #16
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	230b      	movs	r3, #11
 8002036:	210f      	movs	r1, #15
 8002038:	200a      	movs	r0, #10
 800203a:	f7ff fa1b 	bl	8001474 <ST7565_drawbitmap>
		  ST7565_get_big_font_bmp(suspension_front_1, buffer);
 800203e:	1d3a      	adds	r2, r7, #4
 8002040:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8002044:	4611      	mov	r1, r2
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fca2 	bl	8001990 <ST7565_get_big_font_bmp>
		  ST7565_drawbitmap(25, 15, buffer, 11, 16, BLACK);
 800204c:	1d3a      	adds	r2, r7, #4
 800204e:	2301      	movs	r3, #1
 8002050:	9301      	str	r3, [sp, #4]
 8002052:	2310      	movs	r3, #16
 8002054:	9300      	str	r3, [sp, #0]
 8002056:	230b      	movs	r3, #11
 8002058:	210f      	movs	r1, #15
 800205a:	2019      	movs	r0, #25
 800205c:	f7ff fa0a 	bl	8001474 <ST7565_drawbitmap>

		  ST7565_get_big_font_bmp(suspension_rear_10, buffer);
 8002060:	1d3a      	adds	r2, r7, #4
 8002062:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002066:	4611      	mov	r1, r2
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff fc91 	bl	8001990 <ST7565_get_big_font_bmp>
		  ST7565_drawbitmap(90, 15, buffer, 11, 16, BLACK);
 800206e:	1d3a      	adds	r2, r7, #4
 8002070:	2301      	movs	r3, #1
 8002072:	9301      	str	r3, [sp, #4]
 8002074:	2310      	movs	r3, #16
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	230b      	movs	r3, #11
 800207a:	210f      	movs	r1, #15
 800207c:	205a      	movs	r0, #90	; 0x5a
 800207e:	f7ff f9f9 	bl	8001474 <ST7565_drawbitmap>
		  ST7565_get_big_font_bmp(suspension_rear_1, buffer);
 8002082:	1d3a      	adds	r2, r7, #4
 8002084:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002088:	4611      	mov	r1, r2
 800208a:	4618      	mov	r0, r3
 800208c:	f7ff fc80 	bl	8001990 <ST7565_get_big_font_bmp>
		  ST7565_drawbitmap(105, 15, buffer, 11, 16, BLACK);
 8002090:	1d3a      	adds	r2, r7, #4
 8002092:	2301      	movs	r3, #1
 8002094:	9301      	str	r3, [sp, #4]
 8002096:	2310      	movs	r3, #16
 8002098:	9300      	str	r3, [sp, #0]
 800209a:	230b      	movs	r3, #11
 800209c:	210f      	movs	r1, #15
 800209e:	2069      	movs	r0, #105	; 0x69
 80020a0:	f7ff f9e8 	bl	8001474 <ST7565_drawbitmap>
		  //HMC_x_axis_rear = (uint16_t)(HMC_x_axis_rear / 2.3);
		  //ST7565_fillrect(0, 35, HMC_x_axis_front, 10, BLACK);
		  //ST7565_fillrect((128-HMC_x_axis_rear), 35, HMC_x_axis_rear, 10, BLACK);

		  // Current time
		  ST7565_drawstring(10, 6, "TIME");
 80020a4:	4a4f      	ldr	r2, [pc, #316]	; (80021e4 <main+0x3c4>)
 80020a6:	2106      	movs	r1, #6
 80020a8:	200a      	movs	r0, #10
 80020aa:	f7ff fa39 	bl	8001520 <ST7565_drawstring>
		  sprintf(str, "%02u", time.Hours);
 80020ae:	4b4e      	ldr	r3, [pc, #312]	; (80021e8 <main+0x3c8>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	461a      	mov	r2, r3
 80020b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020b8:	494c      	ldr	r1, [pc, #304]	; (80021ec <main+0x3cc>)
 80020ba:	4618      	mov	r0, r3
 80020bc:	f008 fcac 	bl	800aa18 <siprintf>
		  strcat(str_temp, str);
 80020c0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80020c4:	f107 031c 	add.w	r3, r7, #28
 80020c8:	4611      	mov	r1, r2
 80020ca:	4618      	mov	r0, r3
 80020cc:	f008 fcc4 	bl	800aa58 <strcat>
		  strcpy(str, ":");
 80020d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020d4:	223a      	movs	r2, #58	; 0x3a
 80020d6:	801a      	strh	r2, [r3, #0]
		  strcat(str_temp, str);
 80020d8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80020dc:	f107 031c 	add.w	r3, r7, #28
 80020e0:	4611      	mov	r1, r2
 80020e2:	4618      	mov	r0, r3
 80020e4:	f008 fcb8 	bl	800aa58 <strcat>
		  sprintf(str, "%02u", time.Minutes);
 80020e8:	4b3f      	ldr	r3, [pc, #252]	; (80021e8 <main+0x3c8>)
 80020ea:	785b      	ldrb	r3, [r3, #1]
 80020ec:	461a      	mov	r2, r3
 80020ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020f2:	493e      	ldr	r1, [pc, #248]	; (80021ec <main+0x3cc>)
 80020f4:	4618      	mov	r0, r3
 80020f6:	f008 fc8f 	bl	800aa18 <siprintf>
		  strcat(str_temp, str);
 80020fa:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80020fe:	f107 031c 	add.w	r3, r7, #28
 8002102:	4611      	mov	r1, r2
 8002104:	4618      	mov	r0, r3
 8002106:	f008 fca7 	bl	800aa58 <strcat>
		  strcpy(str, ":");
 800210a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800210e:	223a      	movs	r2, #58	; 0x3a
 8002110:	801a      	strh	r2, [r3, #0]
		  strcat(str_temp, str);
 8002112:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002116:	f107 031c 	add.w	r3, r7, #28
 800211a:	4611      	mov	r1, r2
 800211c:	4618      	mov	r0, r3
 800211e:	f008 fc9b 	bl	800aa58 <strcat>
		  sprintf(str, "%02u", time.Seconds);
 8002122:	4b31      	ldr	r3, [pc, #196]	; (80021e8 <main+0x3c8>)
 8002124:	789b      	ldrb	r3, [r3, #2]
 8002126:	461a      	mov	r2, r3
 8002128:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800212c:	492f      	ldr	r1, [pc, #188]	; (80021ec <main+0x3cc>)
 800212e:	4618      	mov	r0, r3
 8002130:	f008 fc72 	bl	800aa18 <siprintf>
		  strcat(str_temp, str);
 8002134:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002138:	f107 031c 	add.w	r3, r7, #28
 800213c:	4611      	mov	r1, r2
 800213e:	4618      	mov	r0, r3
 8002140:	f008 fc8a 	bl	800aa58 <strcat>
		  ST7565_drawstring(0, 7, str_temp);
 8002144:	f107 031c 	add.w	r3, r7, #28
 8002148:	461a      	mov	r2, r3
 800214a:	2107      	movs	r1, #7
 800214c:	2000      	movs	r0, #0
 800214e:	f7ff f9e7 	bl	8001520 <ST7565_drawstring>

		  // Battery %
		  ST7565_drawstring(95, 6, "BATT");
 8002152:	4a27      	ldr	r2, [pc, #156]	; (80021f0 <main+0x3d0>)
 8002154:	2106      	movs	r1, #6
 8002156:	205f      	movs	r0, #95	; 0x5f
 8002158:	f7ff f9e2 	bl	8001520 <ST7565_drawstring>
		  sprintf(str, "%u", battery_voltage);
 800215c:	4b25      	ldr	r3, [pc, #148]	; (80021f4 <main+0x3d4>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	461a      	mov	r2, r3
 8002162:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002166:	4924      	ldr	r1, [pc, #144]	; (80021f8 <main+0x3d8>)
 8002168:	4618      	mov	r0, r3
 800216a:	f008 fc55 	bl	800aa18 <siprintf>
		  strcpy(str_temp, "%");
 800216e:	f107 031c 	add.w	r3, r7, #28
 8002172:	2225      	movs	r2, #37	; 0x25
 8002174:	801a      	strh	r2, [r3, #0]
		  strcat(str, str_temp);
 8002176:	f107 021c 	add.w	r2, r7, #28
 800217a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800217e:	4611      	mov	r1, r2
 8002180:	4618      	mov	r0, r3
 8002182:	f008 fc69 	bl	800aa58 <strcat>
		  ST7565_drawstring(105, 7, str);
 8002186:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800218a:	461a      	mov	r2, r3
 800218c:	2107      	movs	r1, #7
 800218e:	2069      	movs	r0, #105	; 0x69
 8002190:	f7ff f9c6 	bl	8001520 <ST7565_drawstring>

		  // Send data to display
		  ST7565_display();
 8002194:	f7ff fb6c 	bl	8001870 <ST7565_display>
	  if (button_pressed == 1)
 8002198:	e69a      	b.n	8001ed0 <main+0xb0>
 800219a:	bf00      	nop
 800219c:	f3af 8000 	nop.w
 80021a0:	66666666 	.word	0x66666666
 80021a4:	40026666 	.word	0x40026666
 80021a8:	20000cc8 	.word	0x20000cc8
 80021ac:	20000d10 	.word	0x20000d10
 80021b0:	0800cedc 	.word	0x0800cedc
 80021b4:	200007ac 	.word	0x200007ac
 80021b8:	0800cee0 	.word	0x0800cee0
 80021bc:	20000a20 	.word	0x20000a20
 80021c0:	20000614 	.word	0x20000614
 80021c4:	40013c00 	.word	0x40013c00
 80021c8:	200009de 	.word	0x200009de
 80021cc:	200007a8 	.word	0x200007a8
 80021d0:	0800ceec 	.word	0x0800ceec
 80021d4:	0800cef4 	.word	0x0800cef4
 80021d8:	200009e0 	.word	0x200009e0
 80021dc:	cccccccd 	.word	0xcccccccd
 80021e0:	200009dc 	.word	0x200009dc
 80021e4:	0800cefc 	.word	0x0800cefc
 80021e8:	20000a04 	.word	0x20000a04
 80021ec:	0800cf04 	.word	0x0800cf04
 80021f0:	0800cf0c 	.word	0x0800cf0c
 80021f4:	200007aa 	.word	0x200007aa
 80021f8:	0800cf14 	.word	0x0800cf14

080021fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b094      	sub	sp, #80	; 0x50
 8002200:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002202:	f107 0320 	add.w	r3, r7, #32
 8002206:	2230      	movs	r2, #48	; 0x30
 8002208:	2100      	movs	r1, #0
 800220a:	4618      	mov	r0, r3
 800220c:	f007 ff92 	bl	800a134 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002210:	f107 030c 	add.w	r3, r7, #12
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002220:	2300      	movs	r3, #0
 8002222:	60bb      	str	r3, [r7, #8]
 8002224:	4b24      	ldr	r3, [pc, #144]	; (80022b8 <SystemClock_Config+0xbc>)
 8002226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002228:	4a23      	ldr	r2, [pc, #140]	; (80022b8 <SystemClock_Config+0xbc>)
 800222a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800222e:	6413      	str	r3, [r2, #64]	; 0x40
 8002230:	4b21      	ldr	r3, [pc, #132]	; (80022b8 <SystemClock_Config+0xbc>)
 8002232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002234:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800223c:	2300      	movs	r3, #0
 800223e:	607b      	str	r3, [r7, #4]
 8002240:	4b1e      	ldr	r3, [pc, #120]	; (80022bc <SystemClock_Config+0xc0>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002248:	4a1c      	ldr	r2, [pc, #112]	; (80022bc <SystemClock_Config+0xc0>)
 800224a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800224e:	6013      	str	r3, [r2, #0]
 8002250:	4b1a      	ldr	r3, [pc, #104]	; (80022bc <SystemClock_Config+0xc0>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002258:	607b      	str	r3, [r7, #4]
 800225a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800225c:	2306      	movs	r3, #6
 800225e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002260:	2301      	movs	r3, #1
 8002262:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002264:	2301      	movs	r3, #1
 8002266:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002268:	2310      	movs	r3, #16
 800226a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800226c:	2300      	movs	r3, #0
 800226e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002270:	f107 0320 	add.w	r3, r7, #32
 8002274:	4618      	mov	r0, r3
 8002276:	f002 ff41 	bl	80050fc <HAL_RCC_OscConfig>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002280:	f000 f992 	bl	80025a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002284:	230f      	movs	r3, #15
 8002286:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002288:	2300      	movs	r3, #0
 800228a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800228c:	2300      	movs	r3, #0
 800228e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002290:	2300      	movs	r3, #0
 8002292:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002294:	2300      	movs	r3, #0
 8002296:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002298:	f107 030c 	add.w	r3, r7, #12
 800229c:	2100      	movs	r1, #0
 800229e:	4618      	mov	r0, r3
 80022a0:	f003 f9a4 	bl	80055ec <HAL_RCC_ClockConfig>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80022aa:	f000 f97d 	bl	80025a8 <Error_Handler>
  }
}
 80022ae:	bf00      	nop
 80022b0:	3750      	adds	r7, #80	; 0x50
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40007000 	.word	0x40007000

080022c0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */

// Timer interrupt
// On every timer interrupt read the current sensor states and write to SD card
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08e      	sub	sp, #56	; 0x38
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback
  if (htim == &htim4)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a9d      	ldr	r2, [pc, #628]	; (8002540 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	f040 8127 	bne.w	8002520 <HAL_TIM_PeriodElapsedCallback+0x260>
  {
	  // Read magnetometer data
	  HMC_x_axis_front = HMC5883L_get_X(1);
 80022d2:	2001      	movs	r0, #1
 80022d4:	f7fe fece 	bl	8001074 <HMC5883L_get_X>
 80022d8:	4603      	mov	r3, r0
 80022da:	461a      	mov	r2, r3
 80022dc:	4b99      	ldr	r3, [pc, #612]	; (8002544 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80022de:	801a      	strh	r2, [r3, #0]
	  HMC_x_axis_rear = HMC5883L_get_X(0);
 80022e0:	2000      	movs	r0, #0
 80022e2:	f7fe fec7 	bl	8001074 <HMC5883L_get_X>
 80022e6:	4603      	mov	r3, r0
 80022e8:	461a      	mov	r2, r3
 80022ea:	4b97      	ldr	r3, [pc, #604]	; (8002548 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80022ec:	801a      	strh	r2, [r3, #0]

	  // Read brake sensor ADC
	  Brake_left = Brake_Sensor_Read(SENSOR_LEFT);
 80022ee:	2000      	movs	r0, #0
 80022f0:	f7fe fdfe 	bl	8000ef0 <Brake_Sensor_Read>
 80022f4:	4603      	mov	r3, r0
 80022f6:	461a      	mov	r2, r3
 80022f8:	4b94      	ldr	r3, [pc, #592]	; (800254c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80022fa:	801a      	strh	r2, [r3, #0]
	  Brake_right = Brake_Sensor_Read(SENSOR_RIGHT);
 80022fc:	2001      	movs	r0, #1
 80022fe:	f7fe fdf7 	bl	8000ef0 <Brake_Sensor_Read>
 8002302:	4603      	mov	r3, r0
 8002304:	461a      	mov	r2, r3
 8002306:	4b92      	ldr	r3, [pc, #584]	; (8002550 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8002308:	801a      	strh	r2, [r3, #0]

	  // Read battery voltage
	  battery_voltage = Read_Battery_Voltage();
 800230a:	f7fe ffb3 	bl	8001274 <Read_Battery_Voltage>
 800230e:	4603      	mov	r3, r0
 8002310:	461a      	mov	r2, r3
 8002312:	4b90      	ldr	r3, [pc, #576]	; (8002554 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002314:	701a      	strb	r2, [r3, #0]
	  // Read accelerometer and gyroscpe
	  //float accel_x = MPU6050_accel_read(Xaxis);
	  //float gyro_x = MPU6050_gyro_read(Zaxis);

	  // Get current time
	  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8002316:	2200      	movs	r2, #0
 8002318:	498f      	ldr	r1, [pc, #572]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800231a:	4890      	ldr	r0, [pc, #576]	; (800255c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800231c:	f003 fd5e 	bl	8005ddc <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8002320:	2200      	movs	r2, #0
 8002322:	498f      	ldr	r1, [pc, #572]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002324:	488d      	ldr	r0, [pc, #564]	; (800255c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002326:	f003 fe5e 	bl	8005fe6 <HAL_RTC_GetDate>


	  // WRITE TO SD CARD

	  // Copy all sensor data to string
	  char str_temp[20] = "";
 800232a:	2300      	movs	r3, #0
 800232c:	627b      	str	r3, [r7, #36]	; 0x24
 800232e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]
 8002336:	605a      	str	r2, [r3, #4]
 8002338:	609a      	str	r2, [r3, #8]
 800233a:	60da      	str	r2, [r3, #12]
	  char str[20] = "";
 800233c:	2300      	movs	r3, #0
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	f107 0314 	add.w	r3, r7, #20
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
	  memset(str, '\0', sizeof(str));
 800234e:	f107 0310 	add.w	r3, r7, #16
 8002352:	2214      	movs	r2, #20
 8002354:	2100      	movs	r1, #0
 8002356:	4618      	mov	r0, r3
 8002358:	f007 feec 	bl	800a134 <memset>
	  memset(str_temp, '\0', sizeof(str_temp));
 800235c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002360:	2214      	movs	r2, #20
 8002362:	2100      	movs	r1, #0
 8002364:	4618      	mov	r0, r3
 8002366:	f007 fee5 	bl	800a134 <memset>

	  // time
	  sprintf(str_temp, "%02u", time.Hours);
 800236a:	4b7b      	ldr	r3, [pc, #492]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	461a      	mov	r2, r3
 8002370:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002374:	497b      	ldr	r1, [pc, #492]	; (8002564 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002376:	4618      	mov	r0, r3
 8002378:	f008 fb4e 	bl	800aa18 <siprintf>
	  strcat(str, str_temp);
 800237c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002380:	f107 0310 	add.w	r3, r7, #16
 8002384:	4611      	mov	r1, r2
 8002386:	4618      	mov	r0, r3
 8002388:	f008 fb66 	bl	800aa58 <strcat>
	  sprintf(str_temp, "%02u", time.Minutes);
 800238c:	4b72      	ldr	r3, [pc, #456]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800238e:	785b      	ldrb	r3, [r3, #1]
 8002390:	461a      	mov	r2, r3
 8002392:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002396:	4973      	ldr	r1, [pc, #460]	; (8002564 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002398:	4618      	mov	r0, r3
 800239a:	f008 fb3d 	bl	800aa18 <siprintf>
	  strcat(str, str_temp);
 800239e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80023a2:	f107 0310 	add.w	r3, r7, #16
 80023a6:	4611      	mov	r1, r2
 80023a8:	4618      	mov	r0, r3
 80023aa:	f008 fb55 	bl	800aa58 <strcat>
	  sprintf(str_temp, "%02u", time.Seconds);
 80023ae:	4b6a      	ldr	r3, [pc, #424]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80023b0:	789b      	ldrb	r3, [r3, #2]
 80023b2:	461a      	mov	r2, r3
 80023b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023b8:	496a      	ldr	r1, [pc, #424]	; (8002564 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80023ba:	4618      	mov	r0, r3
 80023bc:	f008 fb2c 	bl	800aa18 <siprintf>
	  strcat(str, str_temp);
 80023c0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80023c4:	f107 0310 	add.w	r3, r7, #16
 80023c8:	4611      	mov	r1, r2
 80023ca:	4618      	mov	r0, r3
 80023cc:	f008 fb44 	bl	800aa58 <strcat>
	  strcat(str, ";");
 80023d0:	f107 0310 	add.w	r3, r7, #16
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fd ff03 	bl	80001e0 <strlen>
 80023da:	4603      	mov	r3, r0
 80023dc:	461a      	mov	r2, r3
 80023de:	f107 0310 	add.w	r3, r7, #16
 80023e2:	4413      	add	r3, r2
 80023e4:	4960      	ldr	r1, [pc, #384]	; (8002568 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80023e6:	461a      	mov	r2, r3
 80023e8:	460b      	mov	r3, r1
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	8013      	strh	r3, [r2, #0]

	  // suspension
	  sprintf(str_temp, "%02u", HMC_x_axis_front);
 80023ee:	4b55      	ldr	r3, [pc, #340]	; (8002544 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80023f0:	881b      	ldrh	r3, [r3, #0]
 80023f2:	461a      	mov	r2, r3
 80023f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023f8:	495a      	ldr	r1, [pc, #360]	; (8002564 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80023fa:	4618      	mov	r0, r3
 80023fc:	f008 fb0c 	bl	800aa18 <siprintf>
	  strcat(str, str_temp);
 8002400:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002404:	f107 0310 	add.w	r3, r7, #16
 8002408:	4611      	mov	r1, r2
 800240a:	4618      	mov	r0, r3
 800240c:	f008 fb24 	bl	800aa58 <strcat>
	  strcat(str, ";");
 8002410:	f107 0310 	add.w	r3, r7, #16
 8002414:	4618      	mov	r0, r3
 8002416:	f7fd fee3 	bl	80001e0 <strlen>
 800241a:	4603      	mov	r3, r0
 800241c:	461a      	mov	r2, r3
 800241e:	f107 0310 	add.w	r3, r7, #16
 8002422:	4413      	add	r3, r2
 8002424:	4950      	ldr	r1, [pc, #320]	; (8002568 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002426:	461a      	mov	r2, r3
 8002428:	460b      	mov	r3, r1
 800242a:	881b      	ldrh	r3, [r3, #0]
 800242c:	8013      	strh	r3, [r2, #0]
	  sprintf(str_temp, "%02u", HMC_x_axis_rear);
 800242e:	4b46      	ldr	r3, [pc, #280]	; (8002548 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	461a      	mov	r2, r3
 8002434:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002438:	494a      	ldr	r1, [pc, #296]	; (8002564 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800243a:	4618      	mov	r0, r3
 800243c:	f008 faec 	bl	800aa18 <siprintf>
	  strcat(str, str_temp);
 8002440:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002444:	f107 0310 	add.w	r3, r7, #16
 8002448:	4611      	mov	r1, r2
 800244a:	4618      	mov	r0, r3
 800244c:	f008 fb04 	bl	800aa58 <strcat>
	  strcat(str, ";");
 8002450:	f107 0310 	add.w	r3, r7, #16
 8002454:	4618      	mov	r0, r3
 8002456:	f7fd fec3 	bl	80001e0 <strlen>
 800245a:	4603      	mov	r3, r0
 800245c:	461a      	mov	r2, r3
 800245e:	f107 0310 	add.w	r3, r7, #16
 8002462:	4413      	add	r3, r2
 8002464:	4940      	ldr	r1, [pc, #256]	; (8002568 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002466:	461a      	mov	r2, r3
 8002468:	460b      	mov	r3, r1
 800246a:	881b      	ldrh	r3, [r3, #0]
 800246c:	8013      	strh	r3, [r2, #0]

	  // brakes
	  sprintf(str_temp, "%02u", Brake_left);
 800246e:	4b37      	ldr	r3, [pc, #220]	; (800254c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	461a      	mov	r2, r3
 8002474:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002478:	493a      	ldr	r1, [pc, #232]	; (8002564 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800247a:	4618      	mov	r0, r3
 800247c:	f008 facc 	bl	800aa18 <siprintf>
	  strcat(str, str_temp);
 8002480:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002484:	f107 0310 	add.w	r3, r7, #16
 8002488:	4611      	mov	r1, r2
 800248a:	4618      	mov	r0, r3
 800248c:	f008 fae4 	bl	800aa58 <strcat>
	  strcat(str, ";");
 8002490:	f107 0310 	add.w	r3, r7, #16
 8002494:	4618      	mov	r0, r3
 8002496:	f7fd fea3 	bl	80001e0 <strlen>
 800249a:	4603      	mov	r3, r0
 800249c:	461a      	mov	r2, r3
 800249e:	f107 0310 	add.w	r3, r7, #16
 80024a2:	4413      	add	r3, r2
 80024a4:	4930      	ldr	r1, [pc, #192]	; (8002568 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80024a6:	461a      	mov	r2, r3
 80024a8:	460b      	mov	r3, r1
 80024aa:	881b      	ldrh	r3, [r3, #0]
 80024ac:	8013      	strh	r3, [r2, #0]
	  sprintf(str_temp, "%02u", Brake_right);
 80024ae:	4b28      	ldr	r3, [pc, #160]	; (8002550 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80024b0:	881b      	ldrh	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024b8:	492a      	ldr	r1, [pc, #168]	; (8002564 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80024ba:	4618      	mov	r0, r3
 80024bc:	f008 faac 	bl	800aa18 <siprintf>
	  strcat(str, str_temp);
 80024c0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80024c4:	f107 0310 	add.w	r3, r7, #16
 80024c8:	4611      	mov	r1, r2
 80024ca:	4618      	mov	r0, r3
 80024cc:	f008 fac4 	bl	800aa58 <strcat>
	  strcat(str, "\n");
 80024d0:	f107 0310 	add.w	r3, r7, #16
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7fd fe83 	bl	80001e0 <strlen>
 80024da:	4603      	mov	r3, r0
 80024dc:	461a      	mov	r2, r3
 80024de:	f107 0310 	add.w	r3, r7, #16
 80024e2:	4413      	add	r3, r2
 80024e4:	4921      	ldr	r1, [pc, #132]	; (800256c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80024e6:	461a      	mov	r2, r3
 80024e8:	460b      	mov	r3, r1
 80024ea:	881b      	ldrh	r3, [r3, #0]
 80024ec:	8013      	strh	r3, [r2, #0]

	  // Write string onto SD
	  strncpy((char*)buffer, str, strlen(str));
 80024ee:	f107 0310 	add.w	r3, r7, #16
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7fd fe74 	bl	80001e0 <strlen>
 80024f8:	4602      	mov	r2, r0
 80024fa:	f107 0310 	add.w	r3, r7, #16
 80024fe:	4619      	mov	r1, r3
 8002500:	481b      	ldr	r0, [pc, #108]	; (8002570 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002502:	f008 fab8 	bl	800aa76 <strncpy>
	  UINT bytesWrote;
	  //f_open(&fil, "results.txt", FA_WRITE | FA_OPEN_EXISTING | FA_OPEN_ALWAYS | FA_OPEN_APPEND); // open for write and append only
	  f_write(&fil, buffer, strlen(str), &bytesWrote); // Write to file
 8002506:	f107 0310 	add.w	r3, r7, #16
 800250a:	4618      	mov	r0, r3
 800250c:	f7fd fe68 	bl	80001e0 <strlen>
 8002510:	4602      	mov	r2, r0
 8002512:	f107 030c 	add.w	r3, r7, #12
 8002516:	4916      	ldr	r1, [pc, #88]	; (8002570 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002518:	4816      	ldr	r0, [pc, #88]	; (8002574 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800251a:	f007 fb59 	bl	8009bd0 <f_write>
	  f_close(&fil);

	  // Reopen to continue writing data
	  f_open(&fil, "results.txt", FA_WRITE | FA_OPEN_EXISTING | FA_OPEN_ALWAYS | FA_OPEN_APPEND);
  }
}
 800251e:	e00b      	b.n	8002538 <HAL_TIM_PeriodElapsedCallback+0x278>
  else if (htim == &htim5)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a15      	ldr	r2, [pc, #84]	; (8002578 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d107      	bne.n	8002538 <HAL_TIM_PeriodElapsedCallback+0x278>
	  f_close(&fil);
 8002528:	4812      	ldr	r0, [pc, #72]	; (8002574 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800252a:	f007 fd44 	bl	8009fb6 <f_close>
	  f_open(&fil, "results.txt", FA_WRITE | FA_OPEN_EXISTING | FA_OPEN_ALWAYS | FA_OPEN_APPEND);
 800252e:	2232      	movs	r2, #50	; 0x32
 8002530:	4912      	ldr	r1, [pc, #72]	; (800257c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002532:	4810      	ldr	r0, [pc, #64]	; (8002574 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002534:	f007 f98e 	bl	8009854 <f_open>
}
 8002538:	bf00      	nop
 800253a:	3738      	adds	r7, #56	; 0x38
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	20000cc8 	.word	0x20000cc8
 8002544:	200009e0 	.word	0x200009e0
 8002548:	200009dc 	.word	0x200009dc
 800254c:	200009de 	.word	0x200009de
 8002550:	200007a8 	.word	0x200007a8
 8002554:	200007aa 	.word	0x200007aa
 8002558:	20000a04 	.word	0x20000a04
 800255c:	20000c50 	.word	0x20000c50
 8002560:	20000a1c 	.word	0x20000a1c
 8002564:	0800cf04 	.word	0x0800cf04
 8002568:	0800cf18 	.word	0x0800cf18
 800256c:	0800cf1c 	.word	0x0800cf1c
 8002570:	200009e4 	.word	0x200009e4
 8002574:	20000a20 	.word	0x20000a20
 8002578:	20000d10 	.word	0x20000d10
 800257c:	0800cee0 	.word	0x0800cee0

08002580 <HAL_GPIO_EXTI_Callback>:


// Button interrupt
// Disables all interrupts, stops main loop, shows basic menu
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	80fb      	strh	r3, [r7, #6]
	// Check the interrupt source
    if(GPIO_Pin == SW1_Pin)
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002590:	d102      	bne.n	8002598 <HAL_GPIO_EXTI_Callback+0x18>
    {
    	button_pressed = 1;
 8002592:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <HAL_GPIO_EXTI_Callback+0x24>)
 8002594:	2201      	movs	r2, #1
 8002596:	701a      	strb	r2, [r3, #0]
    }
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	20000614 	.word	0x20000614

080025a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80025ac:	b672      	cpsid	i
}
 80025ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025b0:	e7fe      	b.n	80025b0 <Error_Handler+0x8>
	...

080025b4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80025c8:	2300      	movs	r3, #0
 80025ca:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80025cc:	4b24      	ldr	r3, [pc, #144]	; (8002660 <MX_RTC_Init+0xac>)
 80025ce:	4a25      	ldr	r2, [pc, #148]	; (8002664 <MX_RTC_Init+0xb0>)
 80025d0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80025d2:	4b23      	ldr	r3, [pc, #140]	; (8002660 <MX_RTC_Init+0xac>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80025d8:	4b21      	ldr	r3, [pc, #132]	; (8002660 <MX_RTC_Init+0xac>)
 80025da:	227f      	movs	r2, #127	; 0x7f
 80025dc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80025de:	4b20      	ldr	r3, [pc, #128]	; (8002660 <MX_RTC_Init+0xac>)
 80025e0:	22ff      	movs	r2, #255	; 0xff
 80025e2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80025e4:	4b1e      	ldr	r3, [pc, #120]	; (8002660 <MX_RTC_Init+0xac>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80025ea:	4b1d      	ldr	r3, [pc, #116]	; (8002660 <MX_RTC_Init+0xac>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80025f0:	4b1b      	ldr	r3, [pc, #108]	; (8002660 <MX_RTC_Init+0xac>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80025f6:	481a      	ldr	r0, [pc, #104]	; (8002660 <MX_RTC_Init+0xac>)
 80025f8:	f003 faa2 	bl	8005b40 <HAL_RTC_Init>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002602:	f7ff ffd1 	bl	80025a8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8002606:	2312      	movs	r3, #18
 8002608:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800260a:	2300      	movs	r3, #0
 800260c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800260e:	2300      	movs	r3, #0
 8002610:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002612:	2300      	movs	r3, #0
 8002614:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800261a:	1d3b      	adds	r3, r7, #4
 800261c:	2201      	movs	r2, #1
 800261e:	4619      	mov	r1, r3
 8002620:	480f      	ldr	r0, [pc, #60]	; (8002660 <MX_RTC_Init+0xac>)
 8002622:	f003 fb1e 	bl	8005c62 <HAL_RTC_SetTime>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800262c:	f7ff ffbc 	bl	80025a8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002630:	2301      	movs	r3, #1
 8002632:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002634:	2301      	movs	r3, #1
 8002636:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002638:	2301      	movs	r3, #1
 800263a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800263c:	2300      	movs	r3, #0
 800263e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002640:	463b      	mov	r3, r7
 8002642:	2201      	movs	r2, #1
 8002644:	4619      	mov	r1, r3
 8002646:	4806      	ldr	r0, [pc, #24]	; (8002660 <MX_RTC_Init+0xac>)
 8002648:	f003 fc26 	bl	8005e98 <HAL_RTC_SetDate>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002652:	f7ff ffa9 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002656:	bf00      	nop
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000c50 	.word	0x20000c50
 8002664:	40002800 	.word	0x40002800

08002668 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002670:	f107 030c 	add.w	r3, r7, #12
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	611a      	str	r2, [r3, #16]
  if(rtcHandle->Instance==RTC)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a0c      	ldr	r2, [pc, #48]	; (80026b8 <HAL_RTC_MspInit+0x50>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d111      	bne.n	80026ae <HAL_RTC_MspInit+0x46>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800268a:	2302      	movs	r3, #2
 800268c:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800268e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002692:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002694:	f107 030c 	add.w	r3, r7, #12
 8002698:	4618      	mov	r0, r3
 800269a:	f003 f963 	bl	8005964 <HAL_RCCEx_PeriphCLKConfig>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80026a4:	f7ff ff80 	bl	80025a8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80026a8:	4b04      	ldr	r3, [pc, #16]	; (80026bc <HAL_RTC_MspInit+0x54>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80026ae:	bf00      	nop
 80026b0:	3720      	adds	r7, #32
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40002800 	.word	0x40002800
 80026bc:	42470e3c 	.word	0x42470e3c

080026c0 <enterMenu>:
#include "setup_menu.h"

void enterMenu()
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b09a      	sub	sp, #104	; 0x68
 80026c4:	af00      	add	r7, sp, #0
	ST7565_clear();
 80026c6:	f7ff f951 	bl	800196c <ST7565_clear>
	ST7565_drawstring(40, 0, "SETTINGS");
 80026ca:	4a69      	ldr	r2, [pc, #420]	; (8002870 <enterMenu+0x1b0>)
 80026cc:	2100      	movs	r1, #0
 80026ce:	2028      	movs	r0, #40	; 0x28
 80026d0:	f7fe ff26 	bl	8001520 <ST7565_drawstring>

	char menu_items[4][20] = {"Set time", "Set travel", "Set brakes", "Exit"};
 80026d4:	4a67      	ldr	r2, [pc, #412]	; (8002874 <enterMenu+0x1b4>)
 80026d6:	f107 0314 	add.w	r3, r7, #20
 80026da:	4611      	mov	r1, r2
 80026dc:	2250      	movs	r2, #80	; 0x50
 80026de:	4618      	mov	r0, r3
 80026e0:	f007 fd1a 	bl	800a118 <memcpy>
	uint8_t cursor_position = 0;
 80026e4:	2300      	movs	r3, #0
 80026e6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	char str_temp[20];
	uint8_t exit = 0;
 80026ea:	2300      	movs	r3, #0
 80026ec:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66

	while(exit == 0)
 80026f0:	e0b3      	b.n	800285a <enterMenu+0x19a>
	{
		ST7565_clear();
 80026f2:	f7ff f93b 	bl	800196c <ST7565_clear>
		ST7565_drawstring(40, 0, "SETTINGS");
 80026f6:	4a5e      	ldr	r2, [pc, #376]	; (8002870 <enterMenu+0x1b0>)
 80026f8:	2100      	movs	r1, #0
 80026fa:	2028      	movs	r0, #40	; 0x28
 80026fc:	f7fe ff10 	bl	8001520 <ST7565_drawstring>

		// Print menu items
		for(uint8_t i = 0; i < 4; i++)
 8002700:	2300      	movs	r3, #0
 8002702:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 8002706:	e037      	b.n	8002778 <enterMenu+0xb8>
		{
			if (cursor_position == i)
 8002708:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800270c:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8002710:	429a      	cmp	r2, r3
 8002712:	d11a      	bne.n	800274a <enterMenu+0x8a>
			{
				  strcpy(str_temp, "-> ");
 8002714:	463b      	mov	r3, r7
 8002716:	4a58      	ldr	r2, [pc, #352]	; (8002878 <enterMenu+0x1b8>)
 8002718:	601a      	str	r2, [r3, #0]
				  strcat(str_temp, menu_items[i]);
 800271a:	f897 2065 	ldrb.w	r2, [r7, #101]	; 0x65
 800271e:	f107 0114 	add.w	r1, r7, #20
 8002722:	4613      	mov	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	18ca      	adds	r2, r1, r3
 800272c:	463b      	mov	r3, r7
 800272e:	4611      	mov	r1, r2
 8002730:	4618      	mov	r0, r3
 8002732:	f008 f991 	bl	800aa58 <strcat>
				  ST7565_drawstring(0, i+2, str_temp);
 8002736:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800273a:	3302      	adds	r3, #2
 800273c:	b2db      	uxtb	r3, r3
 800273e:	463a      	mov	r2, r7
 8002740:	4619      	mov	r1, r3
 8002742:	2000      	movs	r0, #0
 8002744:	f7fe feec 	bl	8001520 <ST7565_drawstring>
 8002748:	e011      	b.n	800276e <enterMenu+0xae>
			}
			else
			{
				ST7565_drawstring(0, i+2, menu_items[i]);
 800274a:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800274e:	3302      	adds	r3, #2
 8002750:	b2d8      	uxtb	r0, r3
 8002752:	f897 2065 	ldrb.w	r2, [r7, #101]	; 0x65
 8002756:	f107 0114 	add.w	r1, r7, #20
 800275a:	4613      	mov	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	440b      	add	r3, r1
 8002764:	461a      	mov	r2, r3
 8002766:	4601      	mov	r1, r0
 8002768:	2000      	movs	r0, #0
 800276a:	f7fe fed9 	bl	8001520 <ST7565_drawstring>
		for(uint8_t i = 0; i < 4; i++)
 800276e:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8002772:	3301      	adds	r3, #1
 8002774:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 8002778:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800277c:	2b03      	cmp	r3, #3
 800277e:	d9c3      	bls.n	8002708 <enterMenu+0x48>
			}
		}


		// Button inputs
		if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == GPIO_PIN_RESET) // button down
 8002780:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002784:	483d      	ldr	r0, [pc, #244]	; (800287c <enterMenu+0x1bc>)
 8002786:	f001 fcaf 	bl	80040e8 <HAL_GPIO_ReadPin>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d118      	bne.n	80027c2 <enterMenu+0x102>
		{
			HAL_Delay(100);
 8002790:	2064      	movs	r0, #100	; 0x64
 8002792:	f000 fddb 	bl	800334c <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == GPIO_PIN_RESET)
 8002796:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800279a:	4838      	ldr	r0, [pc, #224]	; (800287c <enterMenu+0x1bc>)
 800279c:	f001 fca4 	bl	80040e8 <HAL_GPIO_ReadPin>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d157      	bne.n	8002856 <enterMenu+0x196>
			{
				if(cursor_position < 3)
 80027a6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d805      	bhi.n	80027ba <enterMenu+0xfa>
				{
					cursor_position++;
 80027ae:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80027b2:	3301      	adds	r3, #1
 80027b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80027b8:	e04d      	b.n	8002856 <enterMenu+0x196>
				}
				else
				{
					cursor_position = 0;
 80027ba:	2300      	movs	r3, #0
 80027bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80027c0:	e049      	b.n	8002856 <enterMenu+0x196>
				}
			}
		}
		else if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == GPIO_PIN_RESET) // button up
 80027c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027c6:	482d      	ldr	r0, [pc, #180]	; (800287c <enterMenu+0x1bc>)
 80027c8:	f001 fc8e 	bl	80040e8 <HAL_GPIO_ReadPin>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d118      	bne.n	8002804 <enterMenu+0x144>
		{
			HAL_Delay(100);
 80027d2:	2064      	movs	r0, #100	; 0x64
 80027d4:	f000 fdba 	bl	800334c <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == GPIO_PIN_RESET)
 80027d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027dc:	4827      	ldr	r0, [pc, #156]	; (800287c <enterMenu+0x1bc>)
 80027de:	f001 fc83 	bl	80040e8 <HAL_GPIO_ReadPin>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d136      	bne.n	8002856 <enterMenu+0x196>
			{
				if(cursor_position > 0)
 80027e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d005      	beq.n	80027fc <enterMenu+0x13c>
				{
					cursor_position--;
 80027f0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80027f4:	3b01      	subs	r3, #1
 80027f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80027fa:	e02c      	b.n	8002856 <enterMenu+0x196>
				}
				else
				{
					cursor_position = 3;
 80027fc:	2303      	movs	r3, #3
 80027fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002802:	e028      	b.n	8002856 <enterMenu+0x196>
				}
			}
		}
		else if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == GPIO_PIN_RESET) // enter
 8002804:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002808:	481c      	ldr	r0, [pc, #112]	; (800287c <enterMenu+0x1bc>)
 800280a:	f001 fc6d 	bl	80040e8 <HAL_GPIO_ReadPin>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d120      	bne.n	8002856 <enterMenu+0x196>
		{
			HAL_Delay(100);
 8002814:	2064      	movs	r0, #100	; 0x64
 8002816:	f000 fd99 	bl	800334c <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == GPIO_PIN_RESET)
 800281a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800281e:	4817      	ldr	r0, [pc, #92]	; (800287c <enterMenu+0x1bc>)
 8002820:	f001 fc62 	bl	80040e8 <HAL_GPIO_ReadPin>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d115      	bne.n	8002856 <enterMenu+0x196>
			{
				if (cursor_position == 3)
 800282a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800282e:	2b03      	cmp	r3, #3
 8002830:	d103      	bne.n	800283a <enterMenu+0x17a>
					exit = 1;
 8002832:	2301      	movs	r3, #1
 8002834:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 8002838:	e00d      	b.n	8002856 <enterMenu+0x196>
				else if (cursor_position == 2)
 800283a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800283e:	2b02      	cmp	r3, #2
 8002840:	d009      	beq.n	8002856 <enterMenu+0x196>
					;//setup_brakes(); TODO
				else if (cursor_position == 1)
 8002842:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002846:	2b01      	cmp	r3, #1
 8002848:	d005      	beq.n	8002856 <enterMenu+0x196>
					;//setup_suspension(); TODO
				else if (cursor_position == 0)
 800284a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <enterMenu+0x196>
					setupTime();
 8002852:	f000 f815 	bl	8002880 <setupTime>
			}
		}

		ST7565_display();
 8002856:	f7ff f80b 	bl	8001870 <ST7565_display>
	while(exit == 0)
 800285a:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800285e:	2b00      	cmp	r3, #0
 8002860:	f43f af47 	beq.w	80026f2 <enterMenu+0x32>
	}
}
 8002864:	bf00      	nop
 8002866:	bf00      	nop
 8002868:	3768      	adds	r7, #104	; 0x68
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	0800cf20 	.word	0x0800cf20
 8002874:	0800cf2c 	.word	0x0800cf2c
 8002878:	00203e2d 	.word	0x00203e2d
 800287c:	40020000 	.word	0x40020000

08002880 <setupTime>:


void setupTime()
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b098      	sub	sp, #96	; 0x60
 8002884:	af00      	add	r7, sp, #0
	uint8_t exit = 0;
 8002886:	2300      	movs	r3, #0
 8002888:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t cursor_position = 0;
 800288c:	2300      	movs	r3, #0
 800288e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	char str[30] = "";
 8002892:	2300      	movs	r3, #0
 8002894:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002896:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800289a:	2200      	movs	r2, #0
 800289c:	601a      	str	r2, [r3, #0]
 800289e:	605a      	str	r2, [r3, #4]
 80028a0:	609a      	str	r2, [r3, #8]
 80028a2:	60da      	str	r2, [r3, #12]
 80028a4:	611a      	str	r2, [r3, #16]
 80028a6:	615a      	str	r2, [r3, #20]
 80028a8:	831a      	strh	r2, [r3, #24]
	char str_temp[30] = "";
 80028aa:	2300      	movs	r3, #0
 80028ac:	61fb      	str	r3, [r7, #28]
 80028ae:	f107 0320 	add.w	r3, r7, #32
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	605a      	str	r2, [r3, #4]
 80028b8:	609a      	str	r2, [r3, #8]
 80028ba:	60da      	str	r2, [r3, #12]
 80028bc:	611a      	str	r2, [r3, #16]
 80028be:	615a      	str	r2, [r3, #20]
 80028c0:	831a      	strh	r2, [r3, #24]

	RTC_TimeTypeDef time_temp;
	RTC_DateTypeDef date_temp;

	HAL_RTC_GetTime(&hrtc, &time_temp, RTC_FORMAT_BIN);
 80028c2:	f107 0308 	add.w	r3, r7, #8
 80028c6:	2200      	movs	r2, #0
 80028c8:	4619      	mov	r1, r3
 80028ca:	48c3      	ldr	r0, [pc, #780]	; (8002bd8 <setupTime+0x358>)
 80028cc:	f003 fa86 	bl	8005ddc <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date_temp, RTC_FORMAT_BIN);
 80028d0:	1d3b      	adds	r3, r7, #4
 80028d2:	2200      	movs	r2, #0
 80028d4:	4619      	mov	r1, r3
 80028d6:	48c0      	ldr	r0, [pc, #768]	; (8002bd8 <setupTime+0x358>)
 80028d8:	f003 fb85 	bl	8005fe6 <HAL_RTC_GetDate>

	uint8_t hour = time_temp.Hours;
 80028dc:	7a3b      	ldrb	r3, [r7, #8]
 80028de:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint8_t minute = time_temp.Minutes;
 80028e2:	7a7b      	ldrb	r3, [r7, #9]
 80028e4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	uint8_t second = time_temp.Seconds;
 80028e8:	7abb      	ldrb	r3, [r7, #10]
 80028ea:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

	memset(str, '\0', sizeof(str));
 80028ee:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80028f2:	221e      	movs	r2, #30
 80028f4:	2100      	movs	r1, #0
 80028f6:	4618      	mov	r0, r3
 80028f8:	f007 fc1c 	bl	800a134 <memset>
	memset(str_temp, '\0', sizeof(str_temp));
 80028fc:	f107 031c 	add.w	r3, r7, #28
 8002900:	221e      	movs	r2, #30
 8002902:	2100      	movs	r1, #0
 8002904:	4618      	mov	r0, r3
 8002906:	f007 fc15 	bl	800a134 <memset>

	sprintf(str, "%02u", hour);
 800290a:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800290e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002912:	49b2      	ldr	r1, [pc, #712]	; (8002bdc <setupTime+0x35c>)
 8002914:	4618      	mov	r0, r3
 8002916:	f008 f87f 	bl	800aa18 <siprintf>
	strcat(str_temp, str);
 800291a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800291e:	f107 031c 	add.w	r3, r7, #28
 8002922:	4611      	mov	r1, r2
 8002924:	4618      	mov	r0, r3
 8002926:	f008 f897 	bl	800aa58 <strcat>
	strcat(str_temp, " : ");
 800292a:	f107 031c 	add.w	r3, r7, #28
 800292e:	4618      	mov	r0, r3
 8002930:	f7fd fc56 	bl	80001e0 <strlen>
 8002934:	4603      	mov	r3, r0
 8002936:	461a      	mov	r2, r3
 8002938:	f107 031c 	add.w	r3, r7, #28
 800293c:	4413      	add	r3, r2
 800293e:	4aa8      	ldr	r2, [pc, #672]	; (8002be0 <setupTime+0x360>)
 8002940:	6810      	ldr	r0, [r2, #0]
 8002942:	6018      	str	r0, [r3, #0]
	sprintf(str, "%02u", minute);
 8002944:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8002948:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800294c:	49a3      	ldr	r1, [pc, #652]	; (8002bdc <setupTime+0x35c>)
 800294e:	4618      	mov	r0, r3
 8002950:	f008 f862 	bl	800aa18 <siprintf>
	strcat(str_temp, str);
 8002954:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002958:	f107 031c 	add.w	r3, r7, #28
 800295c:	4611      	mov	r1, r2
 800295e:	4618      	mov	r0, r3
 8002960:	f008 f87a 	bl	800aa58 <strcat>
	strcat(str_temp, " : ");
 8002964:	f107 031c 	add.w	r3, r7, #28
 8002968:	4618      	mov	r0, r3
 800296a:	f7fd fc39 	bl	80001e0 <strlen>
 800296e:	4603      	mov	r3, r0
 8002970:	461a      	mov	r2, r3
 8002972:	f107 031c 	add.w	r3, r7, #28
 8002976:	4413      	add	r3, r2
 8002978:	4a99      	ldr	r2, [pc, #612]	; (8002be0 <setupTime+0x360>)
 800297a:	6810      	ldr	r0, [r2, #0]
 800297c:	6018      	str	r0, [r3, #0]
	sprintf(str, "%02u", second);
 800297e:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
 8002982:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002986:	4995      	ldr	r1, [pc, #596]	; (8002bdc <setupTime+0x35c>)
 8002988:	4618      	mov	r0, r3
 800298a:	f008 f845 	bl	800aa18 <siprintf>
	strcat(str_temp, str);
 800298e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002992:	f107 031c 	add.w	r3, r7, #28
 8002996:	4611      	mov	r1, r2
 8002998:	4618      	mov	r0, r3
 800299a:	f008 f85d 	bl	800aa58 <strcat>

	while(exit == 0)
 800299e:	e110      	b.n	8002bc2 <setupTime+0x342>
	{
		ST7565_clear();
 80029a0:	f7fe ffe4 	bl	800196c <ST7565_clear>
		ST7565_drawstring(30, 0, "TIME SETUP");
 80029a4:	4a8f      	ldr	r2, [pc, #572]	; (8002be4 <setupTime+0x364>)
 80029a6:	2100      	movs	r1, #0
 80029a8:	201e      	movs	r0, #30
 80029aa:	f7fe fdb9 	bl	8001520 <ST7565_drawstring>

		memset(str, '\0', sizeof(str));
 80029ae:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80029b2:	221e      	movs	r2, #30
 80029b4:	2100      	movs	r1, #0
 80029b6:	4618      	mov	r0, r3
 80029b8:	f007 fbbc 	bl	800a134 <memset>
		memset(str_temp, '\0', sizeof(str_temp));
 80029bc:	f107 031c 	add.w	r3, r7, #28
 80029c0:	221e      	movs	r2, #30
 80029c2:	2100      	movs	r1, #0
 80029c4:	4618      	mov	r0, r3
 80029c6:	f007 fbb5 	bl	800a134 <memset>

		sprintf(str, "%02u", hour);
 80029ca:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 80029ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80029d2:	4982      	ldr	r1, [pc, #520]	; (8002bdc <setupTime+0x35c>)
 80029d4:	4618      	mov	r0, r3
 80029d6:	f008 f81f 	bl	800aa18 <siprintf>
		strcat(str_temp, str);
 80029da:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80029de:	f107 031c 	add.w	r3, r7, #28
 80029e2:	4611      	mov	r1, r2
 80029e4:	4618      	mov	r0, r3
 80029e6:	f008 f837 	bl	800aa58 <strcat>
		strcat(str_temp, " : ");
 80029ea:	f107 031c 	add.w	r3, r7, #28
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fd fbf6 	bl	80001e0 <strlen>
 80029f4:	4603      	mov	r3, r0
 80029f6:	461a      	mov	r2, r3
 80029f8:	f107 031c 	add.w	r3, r7, #28
 80029fc:	4413      	add	r3, r2
 80029fe:	4a78      	ldr	r2, [pc, #480]	; (8002be0 <setupTime+0x360>)
 8002a00:	6810      	ldr	r0, [r2, #0]
 8002a02:	6018      	str	r0, [r3, #0]
		sprintf(str, "%02u", minute);
 8002a04:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8002a08:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002a0c:	4973      	ldr	r1, [pc, #460]	; (8002bdc <setupTime+0x35c>)
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f008 f802 	bl	800aa18 <siprintf>
		strcat(str_temp, str);
 8002a14:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002a18:	f107 031c 	add.w	r3, r7, #28
 8002a1c:	4611      	mov	r1, r2
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f008 f81a 	bl	800aa58 <strcat>
		strcat(str_temp, " : ");
 8002a24:	f107 031c 	add.w	r3, r7, #28
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7fd fbd9 	bl	80001e0 <strlen>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	461a      	mov	r2, r3
 8002a32:	f107 031c 	add.w	r3, r7, #28
 8002a36:	4413      	add	r3, r2
 8002a38:	4a69      	ldr	r2, [pc, #420]	; (8002be0 <setupTime+0x360>)
 8002a3a:	6810      	ldr	r0, [r2, #0]
 8002a3c:	6018      	str	r0, [r3, #0]
		sprintf(str, "%02u", second);
 8002a3e:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
 8002a42:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002a46:	4965      	ldr	r1, [pc, #404]	; (8002bdc <setupTime+0x35c>)
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f007 ffe5 	bl	800aa18 <siprintf>
		strcat(str_temp, str);
 8002a4e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002a52:	f107 031c 	add.w	r3, r7, #28
 8002a56:	4611      	mov	r1, r2
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f007 fffd 	bl	800aa58 <strcat>

		ST7565_drawstring(20, 3, str_temp);
 8002a5e:	f107 031c 	add.w	r3, r7, #28
 8002a62:	461a      	mov	r2, r3
 8002a64:	2103      	movs	r1, #3
 8002a66:	2014      	movs	r0, #20
 8002a68:	f7fe fd5a 	bl	8001520 <ST7565_drawstring>

		// Button inputs
		if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == GPIO_PIN_RESET) // button down
 8002a6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a70:	485d      	ldr	r0, [pc, #372]	; (8002be8 <setupTime+0x368>)
 8002a72:	f001 fb39 	bl	80040e8 <HAL_GPIO_ReadPin>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d132      	bne.n	8002ae2 <setupTime+0x262>
		{
			HAL_Delay(100);
 8002a7c:	2064      	movs	r0, #100	; 0x64
 8002a7e:	f000 fc65 	bl	800334c <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == GPIO_PIN_RESET)
 8002a82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a86:	4858      	ldr	r0, [pc, #352]	; (8002be8 <setupTime+0x368>)
 8002a88:	f001 fb2e 	bl	80040e8 <HAL_GPIO_ReadPin>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f040 8095 	bne.w	8002bbe <setupTime+0x33e>
			{
				if (cursor_position == 0)
 8002a94:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d10a      	bne.n	8002ab2 <setupTime+0x232>
				{
					if (hour > 0)
 8002a9c:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 808c 	beq.w	8002bbe <setupTime+0x33e>
						hour--;
 8002aa6:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
 8002ab0:	e085      	b.n	8002bbe <setupTime+0x33e>
				}
				else if (cursor_position == 1)
 8002ab2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d109      	bne.n	8002ace <setupTime+0x24e>
				{
					if (minute > 0)
 8002aba:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d07d      	beq.n	8002bbe <setupTime+0x33e>
						minute--;
 8002ac2:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 8002acc:	e077      	b.n	8002bbe <setupTime+0x33e>
				}
				else
				{
					if (second > 0)
 8002ace:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d073      	beq.n	8002bbe <setupTime+0x33e>
						second--;
 8002ad6:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8002ada:	3b01      	subs	r3, #1
 8002adc:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 8002ae0:	e06d      	b.n	8002bbe <setupTime+0x33e>
				}
			}
		}
		else if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == GPIO_PIN_RESET) // button up
 8002ae2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ae6:	4840      	ldr	r0, [pc, #256]	; (8002be8 <setupTime+0x368>)
 8002ae8:	f001 fafe 	bl	80040e8 <HAL_GPIO_ReadPin>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d130      	bne.n	8002b54 <setupTime+0x2d4>
		{
			HAL_Delay(100);
 8002af2:	2064      	movs	r0, #100	; 0x64
 8002af4:	f000 fc2a 	bl	800334c <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == GPIO_PIN_RESET)
 8002af8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002afc:	483a      	ldr	r0, [pc, #232]	; (8002be8 <setupTime+0x368>)
 8002afe:	f001 faf3 	bl	80040e8 <HAL_GPIO_ReadPin>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d15a      	bne.n	8002bbe <setupTime+0x33e>
			{
				if (cursor_position == 0)
 8002b08:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d109      	bne.n	8002b24 <setupTime+0x2a4>
				{
					if (hour < 23)
 8002b10:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8002b14:	2b16      	cmp	r3, #22
 8002b16:	d852      	bhi.n	8002bbe <setupTime+0x33e>
						hour++;
 8002b18:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
 8002b22:	e04c      	b.n	8002bbe <setupTime+0x33e>
				}
				else if (cursor_position == 1)
 8002b24:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d109      	bne.n	8002b40 <setupTime+0x2c0>
				{
					if (minute < 59)
 8002b2c:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002b30:	2b3a      	cmp	r3, #58	; 0x3a
 8002b32:	d844      	bhi.n	8002bbe <setupTime+0x33e>
						minute++;
 8002b34:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002b38:	3301      	adds	r3, #1
 8002b3a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 8002b3e:	e03e      	b.n	8002bbe <setupTime+0x33e>
				}
				else
				{
					if (second < 59)
 8002b40:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8002b44:	2b3a      	cmp	r3, #58	; 0x3a
 8002b46:	d83a      	bhi.n	8002bbe <setupTime+0x33e>
						second++;
 8002b48:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 8002b52:	e034      	b.n	8002bbe <setupTime+0x33e>
				}
			}
		}
		else if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == GPIO_PIN_RESET) // button enter
 8002b54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b58:	4823      	ldr	r0, [pc, #140]	; (8002be8 <setupTime+0x368>)
 8002b5a:	f001 fac5 	bl	80040e8 <HAL_GPIO_ReadPin>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d12c      	bne.n	8002bbe <setupTime+0x33e>
		{
			HAL_Delay(100);
 8002b64:	2064      	movs	r0, #100	; 0x64
 8002b66:	f000 fbf1 	bl	800334c <HAL_Delay>
			if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == GPIO_PIN_RESET)
 8002b6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b6e:	481e      	ldr	r0, [pc, #120]	; (8002be8 <setupTime+0x368>)
 8002b70:	f001 faba 	bl	80040e8 <HAL_GPIO_ReadPin>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d121      	bne.n	8002bbe <setupTime+0x33e>
			{
				cursor_position++;
 8002b7a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002b7e:	3301      	adds	r3, #1
 8002b80:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
				if(cursor_position >= 3)
 8002b84:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d918      	bls.n	8002bbe <setupTime+0x33e>
				{
					// Write to RTC registers on exit
					time_temp.Hours = hour;
 8002b8c:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8002b90:	723b      	strb	r3, [r7, #8]
					time_temp.Minutes = minute;
 8002b92:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002b96:	727b      	strb	r3, [r7, #9]
					time_temp.Seconds = second;
 8002b98:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8002b9c:	72bb      	strb	r3, [r7, #10]

					HAL_RTC_SetTime(&hrtc, &time_temp, RTC_FORMAT_BIN);
 8002b9e:	f107 0308 	add.w	r3, r7, #8
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	480c      	ldr	r0, [pc, #48]	; (8002bd8 <setupTime+0x358>)
 8002ba8:	f003 f85b 	bl	8005c62 <HAL_RTC_SetTime>
					HAL_RTC_SetDate(&hrtc, &date_temp, RTC_FORMAT_BIN);
 8002bac:	1d3b      	adds	r3, r7, #4
 8002bae:	2200      	movs	r2, #0
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4809      	ldr	r0, [pc, #36]	; (8002bd8 <setupTime+0x358>)
 8002bb4:	f003 f970 	bl	8005e98 <HAL_RTC_SetDate>

					exit = 1;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}

		ST7565_display();
 8002bbe:	f7fe fe57 	bl	8001870 <ST7565_display>
	while(exit == 0)
 8002bc2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	f43f aeea 	beq.w	80029a0 <setupTime+0x120>
	}
}
 8002bcc:	bf00      	nop
 8002bce:	bf00      	nop
 8002bd0:	3760      	adds	r7, #96	; 0x60
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20000c50 	.word	0x20000c50
 8002bdc:	0800cf7c 	.word	0x0800cf7c
 8002be0:	0800cf84 	.word	0x0800cf84
 8002be4:	0800cf88 	.word	0x0800cf88
 8002be8:	40020000 	.word	0x40020000

08002bec <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002bf0:	4b18      	ldr	r3, [pc, #96]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002bf2:	4a19      	ldr	r2, [pc, #100]	; (8002c58 <MX_SPI1_Init+0x6c>)
 8002bf4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002bf6:	4b17      	ldr	r3, [pc, #92]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002bf8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002bfc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8002bfe:	4b15      	ldr	r3, [pc, #84]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c00:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c04:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c06:	4b13      	ldr	r3, [pc, #76]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002c0c:	4b11      	ldr	r3, [pc, #68]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c0e:	2202      	movs	r2, #2
 8002c10:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002c12:	4b10      	ldr	r3, [pc, #64]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c18:	4b0e      	ldr	r3, [pc, #56]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c1e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002c20:	4b0c      	ldr	r3, [pc, #48]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c22:	2208      	movs	r2, #8
 8002c24:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c26:	4b0b      	ldr	r3, [pc, #44]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c2c:	4b09      	ldr	r3, [pc, #36]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c32:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002c38:	4b06      	ldr	r3, [pc, #24]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c3a:	220a      	movs	r2, #10
 8002c3c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c3e:	4805      	ldr	r0, [pc, #20]	; (8002c54 <MX_SPI1_Init+0x68>)
 8002c40:	f003 fab0 	bl	80061a4 <HAL_SPI_Init>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002c4a:	f7ff fcad 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c4e:	bf00      	nop
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	2000074c 	.word	0x2000074c
 8002c58:	40013000 	.word	0x40013000

08002c5c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002c60:	4b17      	ldr	r3, [pc, #92]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002c62:	4a18      	ldr	r2, [pc, #96]	; (8002cc4 <MX_SPI2_Init+0x68>)
 8002c64:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c66:	4b16      	ldr	r3, [pc, #88]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002c68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c6c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c6e:	4b14      	ldr	r3, [pc, #80]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c74:	4b12      	ldr	r3, [pc, #72]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c7a:	4b11      	ldr	r3, [pc, #68]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c80:	4b0f      	ldr	r3, [pc, #60]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002c86:	4b0e      	ldr	r3, [pc, #56]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002c88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c8c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002c8e:	4b0c      	ldr	r3, [pc, #48]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002c90:	2228      	movs	r2, #40	; 0x28
 8002c92:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c94:	4b0a      	ldr	r3, [pc, #40]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c9a:	4b09      	ldr	r3, [pc, #36]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ca0:	4b07      	ldr	r3, [pc, #28]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002ca6:	4b06      	ldr	r3, [pc, #24]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002ca8:	220a      	movs	r2, #10
 8002caa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002cac:	4804      	ldr	r0, [pc, #16]	; (8002cc0 <MX_SPI2_Init+0x64>)
 8002cae:	f003 fa79 	bl	80061a4 <HAL_SPI_Init>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002cb8:	f7ff fc76 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002cbc:	bf00      	nop
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20000c70 	.word	0x20000c70
 8002cc4:	40003800 	.word	0x40003800

08002cc8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08c      	sub	sp, #48	; 0x30
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd0:	f107 031c 	add.w	r3, r7, #28
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	605a      	str	r2, [r3, #4]
 8002cda:	609a      	str	r2, [r3, #8]
 8002cdc:	60da      	str	r2, [r3, #12]
 8002cde:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a32      	ldr	r2, [pc, #200]	; (8002db0 <HAL_SPI_MspInit+0xe8>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d12c      	bne.n	8002d44 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	61bb      	str	r3, [r7, #24]
 8002cee:	4b31      	ldr	r3, [pc, #196]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf2:	4a30      	ldr	r2, [pc, #192]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002cf4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002cf8:	6453      	str	r3, [r2, #68]	; 0x44
 8002cfa:	4b2e      	ldr	r3, [pc, #184]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d02:	61bb      	str	r3, [r7, #24]
 8002d04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	4b2a      	ldr	r3, [pc, #168]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0e:	4a29      	ldr	r2, [pc, #164]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6313      	str	r3, [r2, #48]	; 0x30
 8002d16:	4b27      	ldr	r3, [pc, #156]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	617b      	str	r3, [r7, #20]
 8002d20:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002d22:	23a0      	movs	r3, #160	; 0xa0
 8002d24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d26:	2302      	movs	r3, #2
 8002d28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d32:	2305      	movs	r3, #5
 8002d34:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d36:	f107 031c 	add.w	r3, r7, #28
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	481e      	ldr	r0, [pc, #120]	; (8002db8 <HAL_SPI_MspInit+0xf0>)
 8002d3e:	f001 f84f 	bl	8003de0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002d42:	e031      	b.n	8002da8 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a1c      	ldr	r2, [pc, #112]	; (8002dbc <HAL_SPI_MspInit+0xf4>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d12c      	bne.n	8002da8 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	613b      	str	r3, [r7, #16]
 8002d52:	4b18      	ldr	r3, [pc, #96]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	4a17      	ldr	r2, [pc, #92]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002d58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d5e:	4b15      	ldr	r3, [pc, #84]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d66:	613b      	str	r3, [r7, #16]
 8002d68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	60fb      	str	r3, [r7, #12]
 8002d6e:	4b11      	ldr	r3, [pc, #68]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d72:	4a10      	ldr	r2, [pc, #64]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002d74:	f043 0302 	orr.w	r3, r3, #2
 8002d78:	6313      	str	r3, [r2, #48]	; 0x30
 8002d7a:	4b0e      	ldr	r3, [pc, #56]	; (8002db4 <HAL_SPI_MspInit+0xec>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	60fb      	str	r3, [r7, #12]
 8002d84:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002d86:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d90:	2300      	movs	r3, #0
 8002d92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d94:	2303      	movs	r3, #3
 8002d96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d98:	2305      	movs	r3, #5
 8002d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d9c:	f107 031c 	add.w	r3, r7, #28
 8002da0:	4619      	mov	r1, r3
 8002da2:	4807      	ldr	r0, [pc, #28]	; (8002dc0 <HAL_SPI_MspInit+0xf8>)
 8002da4:	f001 f81c 	bl	8003de0 <HAL_GPIO_Init>
}
 8002da8:	bf00      	nop
 8002daa:	3730      	adds	r7, #48	; 0x30
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40013000 	.word	0x40013000
 8002db4:	40023800 	.word	0x40023800
 8002db8:	40020000 	.word	0x40020000
 8002dbc:	40003800 	.word	0x40003800
 8002dc0:	40020400 	.word	0x40020400

08002dc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	607b      	str	r3, [r7, #4]
 8002dce:	4b10      	ldr	r3, [pc, #64]	; (8002e10 <HAL_MspInit+0x4c>)
 8002dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd2:	4a0f      	ldr	r2, [pc, #60]	; (8002e10 <HAL_MspInit+0x4c>)
 8002dd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dd8:	6453      	str	r3, [r2, #68]	; 0x44
 8002dda:	4b0d      	ldr	r3, [pc, #52]	; (8002e10 <HAL_MspInit+0x4c>)
 8002ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002de2:	607b      	str	r3, [r7, #4]
 8002de4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	603b      	str	r3, [r7, #0]
 8002dea:	4b09      	ldr	r3, [pc, #36]	; (8002e10 <HAL_MspInit+0x4c>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	4a08      	ldr	r2, [pc, #32]	; (8002e10 <HAL_MspInit+0x4c>)
 8002df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002df4:	6413      	str	r3, [r2, #64]	; 0x40
 8002df6:	4b06      	ldr	r3, [pc, #24]	; (8002e10 <HAL_MspInit+0x4c>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dfe:	603b      	str	r3, [r7, #0]
 8002e00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	40023800 	.word	0x40023800

08002e14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e18:	e7fe      	b.n	8002e18 <NMI_Handler+0x4>

08002e1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e1e:	e7fe      	b.n	8002e1e <HardFault_Handler+0x4>

08002e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e24:	e7fe      	b.n	8002e24 <MemManage_Handler+0x4>

08002e26 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e26:	b480      	push	{r7}
 8002e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e2a:	e7fe      	b.n	8002e2a <BusFault_Handler+0x4>

08002e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e30:	e7fe      	b.n	8002e30 <UsageFault_Handler+0x4>

08002e32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e32:	b480      	push	{r7}
 8002e34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e36:	bf00      	nop
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e44:	bf00      	nop
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr

08002e4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e4e:	b480      	push	{r7}
 8002e50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e60:	f000 fa54 	bl	800330c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e64:	bf00      	nop
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002e6c:	4802      	ldr	r0, [pc, #8]	; (8002e78 <TIM4_IRQHandler+0x10>)
 8002e6e:	f003 fe8b 	bl	8006b88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	20000cc8 	.word	0x20000cc8

08002e7c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_Pin);
 8002e80:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002e84:	f001 f962 	bl	800414c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e88:	bf00      	nop
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002e90:	4802      	ldr	r0, [pc, #8]	; (8002e9c <TIM5_IRQHandler+0x10>)
 8002e92:	f003 fe79 	bl	8006b88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002e96:	bf00      	nop
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	20000d10 	.word	0x20000d10

08002ea0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
	return 1;
 8002ea4:	2301      	movs	r3, #1
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <_kill>:

int _kill(int pid, int sig)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002eba:	f007 f903 	bl	800a0c4 <__errno>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2216      	movs	r2, #22
 8002ec2:	601a      	str	r2, [r3, #0]
	return -1;
 8002ec4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <_exit>:

void _exit (int status)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7ff ffe7 	bl	8002eb0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002ee2:	e7fe      	b.n	8002ee2 <_exit+0x12>

08002ee4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]
 8002ef4:	e00a      	b.n	8002f0c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002ef6:	f3af 8000 	nop.w
 8002efa:	4601      	mov	r1, r0
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	1c5a      	adds	r2, r3, #1
 8002f00:	60ba      	str	r2, [r7, #8]
 8002f02:	b2ca      	uxtb	r2, r1
 8002f04:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	617b      	str	r3, [r7, #20]
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	dbf0      	blt.n	8002ef6 <_read+0x12>
	}

return len;
 8002f14:	687b      	ldr	r3, [r7, #4]
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3718      	adds	r7, #24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b086      	sub	sp, #24
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	60f8      	str	r0, [r7, #12]
 8002f26:	60b9      	str	r1, [r7, #8]
 8002f28:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	617b      	str	r3, [r7, #20]
 8002f2e:	e009      	b.n	8002f44 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	1c5a      	adds	r2, r3, #1
 8002f34:	60ba      	str	r2, [r7, #8]
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	3301      	adds	r3, #1
 8002f42:	617b      	str	r3, [r7, #20]
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	dbf1      	blt.n	8002f30 <_write+0x12>
	}
	return len;
 8002f4c:	687b      	ldr	r3, [r7, #4]
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3718      	adds	r7, #24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <_close>:

int _close(int file)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b083      	sub	sp, #12
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
	return -1;
 8002f5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b083      	sub	sp, #12
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f7e:	605a      	str	r2, [r3, #4]
	return 0;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <_isatty>:

int _isatty(int file)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
	return 1;
 8002f96:	2301      	movs	r3, #1
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr

08002fa4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
	return 0;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
	...

08002fc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fc8:	4a14      	ldr	r2, [pc, #80]	; (800301c <_sbrk+0x5c>)
 8002fca:	4b15      	ldr	r3, [pc, #84]	; (8003020 <_sbrk+0x60>)
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fd4:	4b13      	ldr	r3, [pc, #76]	; (8003024 <_sbrk+0x64>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d102      	bne.n	8002fe2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fdc:	4b11      	ldr	r3, [pc, #68]	; (8003024 <_sbrk+0x64>)
 8002fde:	4a12      	ldr	r2, [pc, #72]	; (8003028 <_sbrk+0x68>)
 8002fe0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fe2:	4b10      	ldr	r3, [pc, #64]	; (8003024 <_sbrk+0x64>)
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4413      	add	r3, r2
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d207      	bcs.n	8003000 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ff0:	f007 f868 	bl	800a0c4 <__errno>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	220c      	movs	r2, #12
 8002ff8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8002ffe:	e009      	b.n	8003014 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003000:	4b08      	ldr	r3, [pc, #32]	; (8003024 <_sbrk+0x64>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003006:	4b07      	ldr	r3, [pc, #28]	; (8003024 <_sbrk+0x64>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4413      	add	r3, r2
 800300e:	4a05      	ldr	r2, [pc, #20]	; (8003024 <_sbrk+0x64>)
 8003010:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003012:	68fb      	ldr	r3, [r7, #12]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20010000 	.word	0x20010000
 8003020:	00000400 	.word	0x00000400
 8003024:	20000618 	.word	0x20000618
 8003028:	200011e0 	.word	0x200011e0

0800302c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003030:	4b06      	ldr	r3, [pc, #24]	; (800304c <SystemInit+0x20>)
 8003032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003036:	4a05      	ldr	r2, [pc, #20]	; (800304c <SystemInit+0x20>)
 8003038:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800303c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003040:	bf00      	nop
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	e000ed00 	.word	0xe000ed00

08003050 <MX_TIM4_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003056:	f107 0308 	add.w	r3, r7, #8
 800305a:	2200      	movs	r2, #0
 800305c:	601a      	str	r2, [r3, #0]
 800305e:	605a      	str	r2, [r3, #4]
 8003060:	609a      	str	r2, [r3, #8]
 8003062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003064:	463b      	mov	r3, r7
 8003066:	2200      	movs	r2, #0
 8003068:	601a      	str	r2, [r3, #0]
 800306a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800306c:	4b1d      	ldr	r3, [pc, #116]	; (80030e4 <MX_TIM4_Init+0x94>)
 800306e:	4a1e      	ldr	r2, [pc, #120]	; (80030e8 <MX_TIM4_Init+0x98>)
 8003070:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 999;
 8003072:	4b1c      	ldr	r3, [pc, #112]	; (80030e4 <MX_TIM4_Init+0x94>)
 8003074:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003078:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800307a:	4b1a      	ldr	r3, [pc, #104]	; (80030e4 <MX_TIM4_Init+0x94>)
 800307c:	2200      	movs	r2, #0
 800307e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1600;
 8003080:	4b18      	ldr	r3, [pc, #96]	; (80030e4 <MX_TIM4_Init+0x94>)
 8003082:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8003086:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003088:	4b16      	ldr	r3, [pc, #88]	; (80030e4 <MX_TIM4_Init+0x94>)
 800308a:	2200      	movs	r2, #0
 800308c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800308e:	4b15      	ldr	r3, [pc, #84]	; (80030e4 <MX_TIM4_Init+0x94>)
 8003090:	2280      	movs	r2, #128	; 0x80
 8003092:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003094:	4813      	ldr	r0, [pc, #76]	; (80030e4 <MX_TIM4_Init+0x94>)
 8003096:	f003 fcc5 	bl	8006a24 <HAL_TIM_Base_Init>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80030a0:	f7ff fa82 	bl	80025a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80030aa:	f107 0308 	add.w	r3, r7, #8
 80030ae:	4619      	mov	r1, r3
 80030b0:	480c      	ldr	r0, [pc, #48]	; (80030e4 <MX_TIM4_Init+0x94>)
 80030b2:	f003 fe71 	bl	8006d98 <HAL_TIM_ConfigClockSource>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80030bc:	f7ff fa74 	bl	80025a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030c0:	2300      	movs	r3, #0
 80030c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030c4:	2300      	movs	r3, #0
 80030c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80030c8:	463b      	mov	r3, r7
 80030ca:	4619      	mov	r1, r3
 80030cc:	4805      	ldr	r0, [pc, #20]	; (80030e4 <MX_TIM4_Init+0x94>)
 80030ce:	f004 f86d 	bl	80071ac <HAL_TIMEx_MasterConfigSynchronization>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80030d8:	f7ff fa66 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80030dc:	bf00      	nop
 80030de:	3718      	adds	r7, #24
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	20000cc8 	.word	0x20000cc8
 80030e8:	40000800 	.word	0x40000800

080030ec <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030f2:	f107 0308 	add.w	r3, r7, #8
 80030f6:	2200      	movs	r2, #0
 80030f8:	601a      	str	r2, [r3, #0]
 80030fa:	605a      	str	r2, [r3, #4]
 80030fc:	609a      	str	r2, [r3, #8]
 80030fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003100:	463b      	mov	r3, r7
 8003102:	2200      	movs	r2, #0
 8003104:	601a      	str	r2, [r3, #0]
 8003106:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003108:	4b1d      	ldr	r3, [pc, #116]	; (8003180 <MX_TIM5_Init+0x94>)
 800310a:	4a1e      	ldr	r2, [pc, #120]	; (8003184 <MX_TIM5_Init+0x98>)
 800310c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 800310e:	4b1c      	ldr	r3, [pc, #112]	; (8003180 <MX_TIM5_Init+0x94>)
 8003110:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003114:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003116:	4b1a      	ldr	r3, [pc, #104]	; (8003180 <MX_TIM5_Init+0x94>)
 8003118:	2200      	movs	r2, #0
 800311a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 2450;
 800311c:	4b18      	ldr	r3, [pc, #96]	; (8003180 <MX_TIM5_Init+0x94>)
 800311e:	f640 1292 	movw	r2, #2450	; 0x992
 8003122:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003124:	4b16      	ldr	r3, [pc, #88]	; (8003180 <MX_TIM5_Init+0x94>)
 8003126:	2200      	movs	r2, #0
 8003128:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800312a:	4b15      	ldr	r3, [pc, #84]	; (8003180 <MX_TIM5_Init+0x94>)
 800312c:	2280      	movs	r2, #128	; 0x80
 800312e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003130:	4813      	ldr	r0, [pc, #76]	; (8003180 <MX_TIM5_Init+0x94>)
 8003132:	f003 fc77 	bl	8006a24 <HAL_TIM_Base_Init>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800313c:	f7ff fa34 	bl	80025a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003140:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003144:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003146:	f107 0308 	add.w	r3, r7, #8
 800314a:	4619      	mov	r1, r3
 800314c:	480c      	ldr	r0, [pc, #48]	; (8003180 <MX_TIM5_Init+0x94>)
 800314e:	f003 fe23 	bl	8006d98 <HAL_TIM_ConfigClockSource>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d001      	beq.n	800315c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003158:	f7ff fa26 	bl	80025a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800315c:	2300      	movs	r3, #0
 800315e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003160:	2300      	movs	r3, #0
 8003162:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003164:	463b      	mov	r3, r7
 8003166:	4619      	mov	r1, r3
 8003168:	4805      	ldr	r0, [pc, #20]	; (8003180 <MX_TIM5_Init+0x94>)
 800316a:	f004 f81f 	bl	80071ac <HAL_TIMEx_MasterConfigSynchronization>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003174:	f7ff fa18 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003178:	bf00      	nop
 800317a:	3718      	adds	r7, #24
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20000d10 	.word	0x20000d10
 8003184:	40000c00 	.word	0x40000c00

08003188 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a1c      	ldr	r2, [pc, #112]	; (8003208 <HAL_TIM_Base_MspInit+0x80>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d116      	bne.n	80031c8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	4b1b      	ldr	r3, [pc, #108]	; (800320c <HAL_TIM_Base_MspInit+0x84>)
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	4a1a      	ldr	r2, [pc, #104]	; (800320c <HAL_TIM_Base_MspInit+0x84>)
 80031a4:	f043 0304 	orr.w	r3, r3, #4
 80031a8:	6413      	str	r3, [r2, #64]	; 0x40
 80031aa:	4b18      	ldr	r3, [pc, #96]	; (800320c <HAL_TIM_Base_MspInit+0x84>)
 80031ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ae:	f003 0304 	and.w	r3, r3, #4
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 80031b6:	2200      	movs	r2, #0
 80031b8:	2101      	movs	r1, #1
 80031ba:	201e      	movs	r0, #30
 80031bc:	f000 fdcb 	bl	8003d56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80031c0:	201e      	movs	r0, #30
 80031c2:	f000 fde4 	bl	8003d8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80031c6:	e01a      	b.n	80031fe <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM5)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a10      	ldr	r2, [pc, #64]	; (8003210 <HAL_TIM_Base_MspInit+0x88>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d115      	bne.n	80031fe <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	60bb      	str	r3, [r7, #8]
 80031d6:	4b0d      	ldr	r3, [pc, #52]	; (800320c <HAL_TIM_Base_MspInit+0x84>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	4a0c      	ldr	r2, [pc, #48]	; (800320c <HAL_TIM_Base_MspInit+0x84>)
 80031dc:	f043 0308 	orr.w	r3, r3, #8
 80031e0:	6413      	str	r3, [r2, #64]	; 0x40
 80031e2:	4b0a      	ldr	r3, [pc, #40]	; (800320c <HAL_TIM_Base_MspInit+0x84>)
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	60bb      	str	r3, [r7, #8]
 80031ec:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80031ee:	2200      	movs	r2, #0
 80031f0:	2100      	movs	r1, #0
 80031f2:	2032      	movs	r0, #50	; 0x32
 80031f4:	f000 fdaf 	bl	8003d56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80031f8:	2032      	movs	r0, #50	; 0x32
 80031fa:	f000 fdc8 	bl	8003d8e <HAL_NVIC_EnableIRQ>
}
 80031fe:	bf00      	nop
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	40000800 	.word	0x40000800
 800320c:	40023800 	.word	0x40023800
 8003210:	40000c00 	.word	0x40000c00

08003214 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003214:	f8df d034 	ldr.w	sp, [pc, #52]	; 800324c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003218:	480d      	ldr	r0, [pc, #52]	; (8003250 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800321a:	490e      	ldr	r1, [pc, #56]	; (8003254 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800321c:	4a0e      	ldr	r2, [pc, #56]	; (8003258 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800321e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003220:	e002      	b.n	8003228 <LoopCopyDataInit>

08003222 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003222:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003224:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003226:	3304      	adds	r3, #4

08003228 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003228:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800322a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800322c:	d3f9      	bcc.n	8003222 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800322e:	4a0b      	ldr	r2, [pc, #44]	; (800325c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003230:	4c0b      	ldr	r4, [pc, #44]	; (8003260 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003232:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003234:	e001      	b.n	800323a <LoopFillZerobss>

08003236 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003236:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003238:	3204      	adds	r2, #4

0800323a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800323a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800323c:	d3fb      	bcc.n	8003236 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800323e:	f7ff fef5 	bl	800302c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003242:	f006 ff45 	bl	800a0d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003246:	f7fe fdeb 	bl	8001e20 <main>
  bx  lr    
 800324a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800324c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003250:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003254:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8003258:	0800da6c 	.word	0x0800da6c
  ldr r2, =_sbss
 800325c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8003260:	200011dc 	.word	0x200011dc

08003264 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003264:	e7fe      	b.n	8003264 <ADC_IRQHandler>
	...

08003268 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800326c:	4b0e      	ldr	r3, [pc, #56]	; (80032a8 <HAL_Init+0x40>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a0d      	ldr	r2, [pc, #52]	; (80032a8 <HAL_Init+0x40>)
 8003272:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003276:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003278:	4b0b      	ldr	r3, [pc, #44]	; (80032a8 <HAL_Init+0x40>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a0a      	ldr	r2, [pc, #40]	; (80032a8 <HAL_Init+0x40>)
 800327e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003282:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003284:	4b08      	ldr	r3, [pc, #32]	; (80032a8 <HAL_Init+0x40>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a07      	ldr	r2, [pc, #28]	; (80032a8 <HAL_Init+0x40>)
 800328a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800328e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003290:	2003      	movs	r0, #3
 8003292:	f000 fd55 	bl	8003d40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003296:	200f      	movs	r0, #15
 8003298:	f000 f808 	bl	80032ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800329c:	f7ff fd92 	bl	8002dc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	40023c00 	.word	0x40023c00

080032ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032b4:	4b12      	ldr	r3, [pc, #72]	; (8003300 <HAL_InitTick+0x54>)
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	4b12      	ldr	r3, [pc, #72]	; (8003304 <HAL_InitTick+0x58>)
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	4619      	mov	r1, r3
 80032be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80032c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ca:	4618      	mov	r0, r3
 80032cc:	f000 fd7b 	bl	8003dc6 <HAL_SYSTICK_Config>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e00e      	b.n	80032f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2b0f      	cmp	r3, #15
 80032de:	d80a      	bhi.n	80032f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032e0:	2200      	movs	r2, #0
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	f04f 30ff 	mov.w	r0, #4294967295
 80032e8:	f000 fd35 	bl	8003d56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032ec:	4a06      	ldr	r2, [pc, #24]	; (8003308 <HAL_InitTick+0x5c>)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
 80032f4:	e000      	b.n	80032f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	20000000 	.word	0x20000000
 8003304:	20000008 	.word	0x20000008
 8003308:	20000004 	.word	0x20000004

0800330c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800330c:	b480      	push	{r7}
 800330e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003310:	4b06      	ldr	r3, [pc, #24]	; (800332c <HAL_IncTick+0x20>)
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	461a      	mov	r2, r3
 8003316:	4b06      	ldr	r3, [pc, #24]	; (8003330 <HAL_IncTick+0x24>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4413      	add	r3, r2
 800331c:	4a04      	ldr	r2, [pc, #16]	; (8003330 <HAL_IncTick+0x24>)
 800331e:	6013      	str	r3, [r2, #0]
}
 8003320:	bf00      	nop
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	20000008 	.word	0x20000008
 8003330:	20000d58 	.word	0x20000d58

08003334 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
  return uwTick;
 8003338:	4b03      	ldr	r3, [pc, #12]	; (8003348 <HAL_GetTick+0x14>)
 800333a:	681b      	ldr	r3, [r3, #0]
}
 800333c:	4618      	mov	r0, r3
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	20000d58 	.word	0x20000d58

0800334c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003354:	f7ff ffee 	bl	8003334 <HAL_GetTick>
 8003358:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003364:	d005      	beq.n	8003372 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003366:	4b0a      	ldr	r3, [pc, #40]	; (8003390 <HAL_Delay+0x44>)
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	461a      	mov	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	4413      	add	r3, r2
 8003370:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003372:	bf00      	nop
 8003374:	f7ff ffde 	bl	8003334 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	429a      	cmp	r2, r3
 8003382:	d8f7      	bhi.n	8003374 <HAL_Delay+0x28>
  {
  }
}
 8003384:	bf00      	nop
 8003386:	bf00      	nop
 8003388:	3710      	adds	r7, #16
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	20000008 	.word	0x20000008

08003394 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800339c:	2300      	movs	r3, #0
 800339e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e033      	b.n	8003412 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d109      	bne.n	80033c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7fe fb62 	bl	8001a7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d118      	bne.n	8003404 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80033da:	f023 0302 	bic.w	r3, r3, #2
 80033de:	f043 0202 	orr.w	r2, r3, #2
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 faba 	bl	8003960 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f6:	f023 0303 	bic.w	r3, r3, #3
 80033fa:	f043 0201 	orr.w	r2, r3, #1
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	641a      	str	r2, [r3, #64]	; 0x40
 8003402:	e001      	b.n	8003408 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003410:	7bfb      	ldrb	r3, [r7, #15]
}
 8003412:	4618      	mov	r0, r3
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
	...

0800341c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800341c:	b480      	push	{r7}
 800341e:	b085      	sub	sp, #20
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003424:	2300      	movs	r3, #0
 8003426:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <HAL_ADC_Start+0x1a>
 8003432:	2302      	movs	r3, #2
 8003434:	e097      	b.n	8003566 <HAL_ADC_Start+0x14a>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d018      	beq.n	800347e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	689a      	ldr	r2, [r3, #8]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f042 0201 	orr.w	r2, r2, #1
 800345a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800345c:	4b45      	ldr	r3, [pc, #276]	; (8003574 <HAL_ADC_Start+0x158>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a45      	ldr	r2, [pc, #276]	; (8003578 <HAL_ADC_Start+0x15c>)
 8003462:	fba2 2303 	umull	r2, r3, r2, r3
 8003466:	0c9a      	lsrs	r2, r3, #18
 8003468:	4613      	mov	r3, r2
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	4413      	add	r3, r2
 800346e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003470:	e002      	b.n	8003478 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	3b01      	subs	r3, #1
 8003476:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1f9      	bne.n	8003472 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	2b01      	cmp	r3, #1
 800348a:	d15f      	bne.n	800354c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003490:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003494:	f023 0301 	bic.w	r3, r3, #1
 8003498:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d007      	beq.n	80034be <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034b6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034ca:	d106      	bne.n	80034da <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d0:	f023 0206 	bic.w	r2, r3, #6
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	645a      	str	r2, [r3, #68]	; 0x44
 80034d8:	e002      	b.n	80034e0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034e8:	4b24      	ldr	r3, [pc, #144]	; (800357c <HAL_ADC_Start+0x160>)
 80034ea:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80034f4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f003 031f 	and.w	r3, r3, #31
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10f      	bne.n	8003522 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d129      	bne.n	8003564 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800351e:	609a      	str	r2, [r3, #8]
 8003520:	e020      	b.n	8003564 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a16      	ldr	r2, [pc, #88]	; (8003580 <HAL_ADC_Start+0x164>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d11b      	bne.n	8003564 <HAL_ADC_Start+0x148>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d114      	bne.n	8003564 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	689a      	ldr	r2, [r3, #8]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003548:	609a      	str	r2, [r3, #8]
 800354a:	e00b      	b.n	8003564 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003550:	f043 0210 	orr.w	r2, r3, #16
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355c:	f043 0201 	orr.w	r2, r3, #1
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3714      	adds	r7, #20
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	20000000 	.word	0x20000000
 8003578:	431bde83 	.word	0x431bde83
 800357c:	40012300 	.word	0x40012300
 8003580:	40012000 	.word	0x40012000

08003584 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003592:	2b01      	cmp	r3, #1
 8003594:	d101      	bne.n	800359a <HAL_ADC_Stop+0x16>
 8003596:	2302      	movs	r3, #2
 8003598:	e021      	b.n	80035de <HAL_ADC_Stop+0x5a>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689a      	ldr	r2, [r3, #8]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 0201 	bic.w	r2, r2, #1
 80035b0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d109      	bne.n	80035d4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80035c8:	f023 0301 	bic.w	r3, r3, #1
 80035cc:	f043 0201 	orr.w	r2, r3, #1
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b084      	sub	sp, #16
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
 80035f2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80035f4:	2300      	movs	r3, #0
 80035f6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003602:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003606:	d113      	bne.n	8003630 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003612:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003616:	d10b      	bne.n	8003630 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361c:	f043 0220 	orr.w	r2, r3, #32
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e063      	b.n	80036f8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003630:	f7ff fe80 	bl	8003334 <HAL_GetTick>
 8003634:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003636:	e021      	b.n	800367c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363e:	d01d      	beq.n	800367c <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d007      	beq.n	8003656 <HAL_ADC_PollForConversion+0x6c>
 8003646:	f7ff fe75 	bl	8003334 <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	683a      	ldr	r2, [r7, #0]
 8003652:	429a      	cmp	r2, r3
 8003654:	d212      	bcs.n	800367c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b02      	cmp	r3, #2
 8003662:	d00b      	beq.n	800367c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003668:	f043 0204 	orr.w	r2, r3, #4
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e03d      	b.n	80036f8 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b02      	cmp	r3, #2
 8003688:	d1d6      	bne.n	8003638 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f06f 0212 	mvn.w	r2, #18
 8003692:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003698:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d123      	bne.n	80036f6 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d11f      	bne.n	80036f6 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036bc:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d006      	beq.n	80036d2 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d111      	bne.n	80036f6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d105      	bne.n	80036f6 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ee:	f043 0201 	orr.w	r2, r3, #1
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800370e:	4618      	mov	r0, r3
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
	...

0800371c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800371c:	b480      	push	{r7}
 800371e:	b085      	sub	sp, #20
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003726:	2300      	movs	r3, #0
 8003728:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003730:	2b01      	cmp	r3, #1
 8003732:	d101      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x1c>
 8003734:	2302      	movs	r3, #2
 8003736:	e105      	b.n	8003944 <HAL_ADC_ConfigChannel+0x228>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b09      	cmp	r3, #9
 8003746:	d925      	bls.n	8003794 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68d9      	ldr	r1, [r3, #12]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	b29b      	uxth	r3, r3
 8003754:	461a      	mov	r2, r3
 8003756:	4613      	mov	r3, r2
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	4413      	add	r3, r2
 800375c:	3b1e      	subs	r3, #30
 800375e:	2207      	movs	r2, #7
 8003760:	fa02 f303 	lsl.w	r3, r2, r3
 8003764:	43da      	mvns	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	400a      	ands	r2, r1
 800376c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68d9      	ldr	r1, [r3, #12]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	b29b      	uxth	r3, r3
 800377e:	4618      	mov	r0, r3
 8003780:	4603      	mov	r3, r0
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	4403      	add	r3, r0
 8003786:	3b1e      	subs	r3, #30
 8003788:	409a      	lsls	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	60da      	str	r2, [r3, #12]
 8003792:	e022      	b.n	80037da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6919      	ldr	r1, [r3, #16]
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	b29b      	uxth	r3, r3
 80037a0:	461a      	mov	r2, r3
 80037a2:	4613      	mov	r3, r2
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	4413      	add	r3, r2
 80037a8:	2207      	movs	r2, #7
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	43da      	mvns	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	400a      	ands	r2, r1
 80037b6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	6919      	ldr	r1, [r3, #16]
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	4618      	mov	r0, r3
 80037ca:	4603      	mov	r3, r0
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	4403      	add	r3, r0
 80037d0:	409a      	lsls	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	430a      	orrs	r2, r1
 80037d8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2b06      	cmp	r3, #6
 80037e0:	d824      	bhi.n	800382c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	4613      	mov	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	4413      	add	r3, r2
 80037f2:	3b05      	subs	r3, #5
 80037f4:	221f      	movs	r2, #31
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	43da      	mvns	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	400a      	ands	r2, r1
 8003802:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	b29b      	uxth	r3, r3
 8003810:	4618      	mov	r0, r3
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	4613      	mov	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	4413      	add	r3, r2
 800381c:	3b05      	subs	r3, #5
 800381e:	fa00 f203 	lsl.w	r2, r0, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	635a      	str	r2, [r3, #52]	; 0x34
 800382a:	e04c      	b.n	80038c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	2b0c      	cmp	r3, #12
 8003832:	d824      	bhi.n	800387e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685a      	ldr	r2, [r3, #4]
 800383e:	4613      	mov	r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	4413      	add	r3, r2
 8003844:	3b23      	subs	r3, #35	; 0x23
 8003846:	221f      	movs	r2, #31
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	43da      	mvns	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	400a      	ands	r2, r1
 8003854:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	b29b      	uxth	r3, r3
 8003862:	4618      	mov	r0, r3
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	4613      	mov	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4413      	add	r3, r2
 800386e:	3b23      	subs	r3, #35	; 0x23
 8003870:	fa00 f203 	lsl.w	r2, r0, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	430a      	orrs	r2, r1
 800387a:	631a      	str	r2, [r3, #48]	; 0x30
 800387c:	e023      	b.n	80038c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685a      	ldr	r2, [r3, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	4413      	add	r3, r2
 800388e:	3b41      	subs	r3, #65	; 0x41
 8003890:	221f      	movs	r2, #31
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	43da      	mvns	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	400a      	ands	r2, r1
 800389e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	4618      	mov	r0, r3
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685a      	ldr	r2, [r3, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	3b41      	subs	r3, #65	; 0x41
 80038ba:	fa00 f203 	lsl.w	r2, r0, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038c6:	4b22      	ldr	r3, [pc, #136]	; (8003950 <HAL_ADC_ConfigChannel+0x234>)
 80038c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a21      	ldr	r2, [pc, #132]	; (8003954 <HAL_ADC_ConfigChannel+0x238>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d109      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x1cc>
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2b12      	cmp	r3, #18
 80038da:	d105      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a19      	ldr	r2, [pc, #100]	; (8003954 <HAL_ADC_ConfigChannel+0x238>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d123      	bne.n	800393a <HAL_ADC_ConfigChannel+0x21e>
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2b10      	cmp	r3, #16
 80038f8:	d003      	beq.n	8003902 <HAL_ADC_ConfigChannel+0x1e6>
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2b11      	cmp	r3, #17
 8003900:	d11b      	bne.n	800393a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2b10      	cmp	r3, #16
 8003914:	d111      	bne.n	800393a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003916:	4b10      	ldr	r3, [pc, #64]	; (8003958 <HAL_ADC_ConfigChannel+0x23c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a10      	ldr	r2, [pc, #64]	; (800395c <HAL_ADC_ConfigChannel+0x240>)
 800391c:	fba2 2303 	umull	r2, r3, r2, r3
 8003920:	0c9a      	lsrs	r2, r3, #18
 8003922:	4613      	mov	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	4413      	add	r3, r2
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800392c:	e002      	b.n	8003934 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	3b01      	subs	r3, #1
 8003932:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1f9      	bne.n	800392e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3714      	adds	r7, #20
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr
 8003950:	40012300 	.word	0x40012300
 8003954:	40012000 	.word	0x40012000
 8003958:	20000000 	.word	0x20000000
 800395c:	431bde83 	.word	0x431bde83

08003960 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003968:	4b79      	ldr	r3, [pc, #484]	; (8003b50 <ADC_Init+0x1f0>)
 800396a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	431a      	orrs	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003994:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6859      	ldr	r1, [r3, #4]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	021a      	lsls	r2, r3, #8
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	685a      	ldr	r2, [r3, #4]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80039b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	6859      	ldr	r1, [r3, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	689a      	ldr	r2, [r3, #8]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	6899      	ldr	r1, [r3, #8]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68da      	ldr	r2, [r3, #12]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039f2:	4a58      	ldr	r2, [pc, #352]	; (8003b54 <ADC_Init+0x1f4>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d022      	beq.n	8003a3e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689a      	ldr	r2, [r3, #8]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a06:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6899      	ldr	r1, [r3, #8]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	430a      	orrs	r2, r1
 8003a18:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	6899      	ldr	r1, [r3, #8]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	609a      	str	r2, [r3, #8]
 8003a3c:	e00f      	b.n	8003a5e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689a      	ldr	r2, [r3, #8]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a5c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689a      	ldr	r2, [r3, #8]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 0202 	bic.w	r2, r2, #2
 8003a6c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6899      	ldr	r1, [r3, #8]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	7e1b      	ldrb	r3, [r3, #24]
 8003a78:	005a      	lsls	r2, r3, #1
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d01b      	beq.n	8003ac4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a9a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003aaa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6859      	ldr	r1, [r3, #4]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	035a      	lsls	r2, r3, #13
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	605a      	str	r2, [r3, #4]
 8003ac2:	e007      	b.n	8003ad4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ad2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003ae2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	3b01      	subs	r3, #1
 8003af0:	051a      	lsls	r2, r3, #20
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	6899      	ldr	r1, [r3, #8]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b16:	025a      	lsls	r2, r3, #9
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6899      	ldr	r1, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	029a      	lsls	r2, r3, #10
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	430a      	orrs	r2, r1
 8003b42:	609a      	str	r2, [r3, #8]
}
 8003b44:	bf00      	nop
 8003b46:	3714      	adds	r7, #20
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr
 8003b50:	40012300 	.word	0x40012300
 8003b54:	0f000001 	.word	0x0f000001

08003b58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b085      	sub	sp, #20
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f003 0307 	and.w	r3, r3, #7
 8003b66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b68:	4b0c      	ldr	r3, [pc, #48]	; (8003b9c <__NVIC_SetPriorityGrouping+0x44>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b6e:	68ba      	ldr	r2, [r7, #8]
 8003b70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b74:	4013      	ands	r3, r2
 8003b76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b8a:	4a04      	ldr	r2, [pc, #16]	; (8003b9c <__NVIC_SetPriorityGrouping+0x44>)
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	60d3      	str	r3, [r2, #12]
}
 8003b90:	bf00      	nop
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	e000ed00 	.word	0xe000ed00

08003ba0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ba4:	4b04      	ldr	r3, [pc, #16]	; (8003bb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	0a1b      	lsrs	r3, r3, #8
 8003baa:	f003 0307 	and.w	r3, r3, #7
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	e000ed00 	.word	0xe000ed00

08003bbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	db0b      	blt.n	8003be6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bce:	79fb      	ldrb	r3, [r7, #7]
 8003bd0:	f003 021f 	and.w	r2, r3, #31
 8003bd4:	4907      	ldr	r1, [pc, #28]	; (8003bf4 <__NVIC_EnableIRQ+0x38>)
 8003bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bda:	095b      	lsrs	r3, r3, #5
 8003bdc:	2001      	movs	r0, #1
 8003bde:	fa00 f202 	lsl.w	r2, r0, r2
 8003be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	e000e100 	.word	0xe000e100

08003bf8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	4603      	mov	r3, r0
 8003c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	db12      	blt.n	8003c30 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	f003 021f 	and.w	r2, r3, #31
 8003c10:	490a      	ldr	r1, [pc, #40]	; (8003c3c <__NVIC_DisableIRQ+0x44>)
 8003c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c16:	095b      	lsrs	r3, r3, #5
 8003c18:	2001      	movs	r0, #1
 8003c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c1e:	3320      	adds	r3, #32
 8003c20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003c24:	f3bf 8f4f 	dsb	sy
}
 8003c28:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003c2a:	f3bf 8f6f 	isb	sy
}
 8003c2e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr
 8003c3c:	e000e100 	.word	0xe000e100

08003c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	4603      	mov	r3, r0
 8003c48:	6039      	str	r1, [r7, #0]
 8003c4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	db0a      	blt.n	8003c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	b2da      	uxtb	r2, r3
 8003c58:	490c      	ldr	r1, [pc, #48]	; (8003c8c <__NVIC_SetPriority+0x4c>)
 8003c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c5e:	0112      	lsls	r2, r2, #4
 8003c60:	b2d2      	uxtb	r2, r2
 8003c62:	440b      	add	r3, r1
 8003c64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c68:	e00a      	b.n	8003c80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	4908      	ldr	r1, [pc, #32]	; (8003c90 <__NVIC_SetPriority+0x50>)
 8003c70:	79fb      	ldrb	r3, [r7, #7]
 8003c72:	f003 030f 	and.w	r3, r3, #15
 8003c76:	3b04      	subs	r3, #4
 8003c78:	0112      	lsls	r2, r2, #4
 8003c7a:	b2d2      	uxtb	r2, r2
 8003c7c:	440b      	add	r3, r1
 8003c7e:	761a      	strb	r2, [r3, #24]
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr
 8003c8c:	e000e100 	.word	0xe000e100
 8003c90:	e000ed00 	.word	0xe000ed00

08003c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b089      	sub	sp, #36	; 0x24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	60b9      	str	r1, [r7, #8]
 8003c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f003 0307 	and.w	r3, r3, #7
 8003ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	f1c3 0307 	rsb	r3, r3, #7
 8003cae:	2b04      	cmp	r3, #4
 8003cb0:	bf28      	it	cs
 8003cb2:	2304      	movcs	r3, #4
 8003cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	3304      	adds	r3, #4
 8003cba:	2b06      	cmp	r3, #6
 8003cbc:	d902      	bls.n	8003cc4 <NVIC_EncodePriority+0x30>
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	3b03      	subs	r3, #3
 8003cc2:	e000      	b.n	8003cc6 <NVIC_EncodePriority+0x32>
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd2:	43da      	mvns	r2, r3
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	401a      	ands	r2, r3
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ce6:	43d9      	mvns	r1, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cec:	4313      	orrs	r3, r2
         );
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3724      	adds	r7, #36	; 0x24
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
	...

08003cfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	3b01      	subs	r3, #1
 8003d08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d0c:	d301      	bcc.n	8003d12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e00f      	b.n	8003d32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d12:	4a0a      	ldr	r2, [pc, #40]	; (8003d3c <SysTick_Config+0x40>)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3b01      	subs	r3, #1
 8003d18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d1a:	210f      	movs	r1, #15
 8003d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d20:	f7ff ff8e 	bl	8003c40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d24:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <SysTick_Config+0x40>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d2a:	4b04      	ldr	r3, [pc, #16]	; (8003d3c <SysTick_Config+0x40>)
 8003d2c:	2207      	movs	r2, #7
 8003d2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	e000e010 	.word	0xe000e010

08003d40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f7ff ff05 	bl	8003b58 <__NVIC_SetPriorityGrouping>
}
 8003d4e:	bf00      	nop
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b086      	sub	sp, #24
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	60b9      	str	r1, [r7, #8]
 8003d60:	607a      	str	r2, [r7, #4]
 8003d62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d64:	2300      	movs	r3, #0
 8003d66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d68:	f7ff ff1a 	bl	8003ba0 <__NVIC_GetPriorityGrouping>
 8003d6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	68b9      	ldr	r1, [r7, #8]
 8003d72:	6978      	ldr	r0, [r7, #20]
 8003d74:	f7ff ff8e 	bl	8003c94 <NVIC_EncodePriority>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d7e:	4611      	mov	r1, r2
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7ff ff5d 	bl	8003c40 <__NVIC_SetPriority>
}
 8003d86:	bf00      	nop
 8003d88:	3718      	adds	r7, #24
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b082      	sub	sp, #8
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	4603      	mov	r3, r0
 8003d96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7ff ff0d 	bl	8003bbc <__NVIC_EnableIRQ>
}
 8003da2:	bf00      	nop
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b082      	sub	sp, #8
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	4603      	mov	r3, r0
 8003db2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff ff1d 	bl	8003bf8 <__NVIC_DisableIRQ>
}
 8003dbe:	bf00      	nop
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b082      	sub	sp, #8
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff ff94 	bl	8003cfc <SysTick_Config>
 8003dd4:	4603      	mov	r3, r0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b089      	sub	sp, #36	; 0x24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
 8003de8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003dea:	2300      	movs	r3, #0
 8003dec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003dee:	2300      	movs	r3, #0
 8003df0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003df2:	2300      	movs	r3, #0
 8003df4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003df6:	2300      	movs	r3, #0
 8003df8:	61fb      	str	r3, [r7, #28]
 8003dfa:	e159      	b.n	80040b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	697a      	ldr	r2, [r7, #20]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e10:	693a      	ldr	r2, [r7, #16]
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	f040 8148 	bne.w	80040aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f003 0303 	and.w	r3, r3, #3
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d005      	beq.n	8003e32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d130      	bne.n	8003e94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	2203      	movs	r2, #3
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	43db      	mvns	r3, r3
 8003e44:	69ba      	ldr	r2, [r7, #24]
 8003e46:	4013      	ands	r3, r2
 8003e48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68da      	ldr	r2, [r3, #12]
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	005b      	lsls	r3, r3, #1
 8003e52:	fa02 f303 	lsl.w	r3, r2, r3
 8003e56:	69ba      	ldr	r2, [r7, #24]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e68:	2201      	movs	r2, #1
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e70:	43db      	mvns	r3, r3
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	4013      	ands	r3, r2
 8003e76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	091b      	lsrs	r3, r3, #4
 8003e7e:	f003 0201 	and.w	r2, r3, #1
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	69ba      	ldr	r2, [r7, #24]
 8003e92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f003 0303 	and.w	r3, r3, #3
 8003e9c:	2b03      	cmp	r3, #3
 8003e9e:	d017      	beq.n	8003ed0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	005b      	lsls	r3, r3, #1
 8003eaa:	2203      	movs	r2, #3
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	43db      	mvns	r3, r3
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	689a      	ldr	r2, [r3, #8]
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec4:	69ba      	ldr	r2, [r7, #24]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f003 0303 	and.w	r3, r3, #3
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d123      	bne.n	8003f24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	08da      	lsrs	r2, r3, #3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3208      	adds	r2, #8
 8003ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	f003 0307 	and.w	r3, r3, #7
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	220f      	movs	r2, #15
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	4013      	ands	r3, r2
 8003efe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	691a      	ldr	r2, [r3, #16]
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	08da      	lsrs	r2, r3, #3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	3208      	adds	r2, #8
 8003f1e:	69b9      	ldr	r1, [r7, #24]
 8003f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	2203      	movs	r2, #3
 8003f30:	fa02 f303 	lsl.w	r3, r2, r3
 8003f34:	43db      	mvns	r3, r3
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f003 0203 	and.w	r2, r3, #3
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	69ba      	ldr	r2, [r7, #24]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	f000 80a2 	beq.w	80040aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f66:	2300      	movs	r3, #0
 8003f68:	60fb      	str	r3, [r7, #12]
 8003f6a:	4b57      	ldr	r3, [pc, #348]	; (80040c8 <HAL_GPIO_Init+0x2e8>)
 8003f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6e:	4a56      	ldr	r2, [pc, #344]	; (80040c8 <HAL_GPIO_Init+0x2e8>)
 8003f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f74:	6453      	str	r3, [r2, #68]	; 0x44
 8003f76:	4b54      	ldr	r3, [pc, #336]	; (80040c8 <HAL_GPIO_Init+0x2e8>)
 8003f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f82:	4a52      	ldr	r2, [pc, #328]	; (80040cc <HAL_GPIO_Init+0x2ec>)
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	089b      	lsrs	r3, r3, #2
 8003f88:	3302      	adds	r3, #2
 8003f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	f003 0303 	and.w	r3, r3, #3
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	220f      	movs	r2, #15
 8003f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9e:	43db      	mvns	r3, r3
 8003fa0:	69ba      	ldr	r2, [r7, #24]
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a49      	ldr	r2, [pc, #292]	; (80040d0 <HAL_GPIO_Init+0x2f0>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d019      	beq.n	8003fe2 <HAL_GPIO_Init+0x202>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a48      	ldr	r2, [pc, #288]	; (80040d4 <HAL_GPIO_Init+0x2f4>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d013      	beq.n	8003fde <HAL_GPIO_Init+0x1fe>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a47      	ldr	r2, [pc, #284]	; (80040d8 <HAL_GPIO_Init+0x2f8>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d00d      	beq.n	8003fda <HAL_GPIO_Init+0x1fa>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a46      	ldr	r2, [pc, #280]	; (80040dc <HAL_GPIO_Init+0x2fc>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d007      	beq.n	8003fd6 <HAL_GPIO_Init+0x1f6>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a45      	ldr	r2, [pc, #276]	; (80040e0 <HAL_GPIO_Init+0x300>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d101      	bne.n	8003fd2 <HAL_GPIO_Init+0x1f2>
 8003fce:	2304      	movs	r3, #4
 8003fd0:	e008      	b.n	8003fe4 <HAL_GPIO_Init+0x204>
 8003fd2:	2307      	movs	r3, #7
 8003fd4:	e006      	b.n	8003fe4 <HAL_GPIO_Init+0x204>
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e004      	b.n	8003fe4 <HAL_GPIO_Init+0x204>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e002      	b.n	8003fe4 <HAL_GPIO_Init+0x204>
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e000      	b.n	8003fe4 <HAL_GPIO_Init+0x204>
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	69fa      	ldr	r2, [r7, #28]
 8003fe6:	f002 0203 	and.w	r2, r2, #3
 8003fea:	0092      	lsls	r2, r2, #2
 8003fec:	4093      	lsls	r3, r2
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ff4:	4935      	ldr	r1, [pc, #212]	; (80040cc <HAL_GPIO_Init+0x2ec>)
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	089b      	lsrs	r3, r3, #2
 8003ffa:	3302      	adds	r3, #2
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004002:	4b38      	ldr	r3, [pc, #224]	; (80040e4 <HAL_GPIO_Init+0x304>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	43db      	mvns	r3, r3
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	4013      	ands	r3, r2
 8004010:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	4313      	orrs	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004026:	4a2f      	ldr	r2, [pc, #188]	; (80040e4 <HAL_GPIO_Init+0x304>)
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800402c:	4b2d      	ldr	r3, [pc, #180]	; (80040e4 <HAL_GPIO_Init+0x304>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	43db      	mvns	r3, r3
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	4013      	ands	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d003      	beq.n	8004050 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	4313      	orrs	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004050:	4a24      	ldr	r2, [pc, #144]	; (80040e4 <HAL_GPIO_Init+0x304>)
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004056:	4b23      	ldr	r3, [pc, #140]	; (80040e4 <HAL_GPIO_Init+0x304>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	43db      	mvns	r3, r3
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	4013      	ands	r3, r2
 8004064:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	4313      	orrs	r3, r2
 8004078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800407a:	4a1a      	ldr	r2, [pc, #104]	; (80040e4 <HAL_GPIO_Init+0x304>)
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004080:	4b18      	ldr	r3, [pc, #96]	; (80040e4 <HAL_GPIO_Init+0x304>)
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	43db      	mvns	r3, r3
 800408a:	69ba      	ldr	r2, [r7, #24]
 800408c:	4013      	ands	r3, r2
 800408e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d003      	beq.n	80040a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040a4:	4a0f      	ldr	r2, [pc, #60]	; (80040e4 <HAL_GPIO_Init+0x304>)
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	3301      	adds	r3, #1
 80040ae:	61fb      	str	r3, [r7, #28]
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	2b0f      	cmp	r3, #15
 80040b4:	f67f aea2 	bls.w	8003dfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040b8:	bf00      	nop
 80040ba:	bf00      	nop
 80040bc:	3724      	adds	r7, #36	; 0x24
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	40023800 	.word	0x40023800
 80040cc:	40013800 	.word	0x40013800
 80040d0:	40020000 	.word	0x40020000
 80040d4:	40020400 	.word	0x40020400
 80040d8:	40020800 	.word	0x40020800
 80040dc:	40020c00 	.word	0x40020c00
 80040e0:	40021000 	.word	0x40021000
 80040e4:	40013c00 	.word	0x40013c00

080040e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	691a      	ldr	r2, [r3, #16]
 80040f8:	887b      	ldrh	r3, [r7, #2]
 80040fa:	4013      	ands	r3, r2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d002      	beq.n	8004106 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004100:	2301      	movs	r3, #1
 8004102:	73fb      	strb	r3, [r7, #15]
 8004104:	e001      	b.n	800410a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004106:	2300      	movs	r3, #0
 8004108:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800410a:	7bfb      	ldrb	r3, [r7, #15]
}
 800410c:	4618      	mov	r0, r3
 800410e:	3714      	adds	r7, #20
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	460b      	mov	r3, r1
 8004122:	807b      	strh	r3, [r7, #2]
 8004124:	4613      	mov	r3, r2
 8004126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004128:	787b      	ldrb	r3, [r7, #1]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800412e:	887a      	ldrh	r2, [r7, #2]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004134:	e003      	b.n	800413e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004136:	887b      	ldrh	r3, [r7, #2]
 8004138:	041a      	lsls	r2, r3, #16
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	619a      	str	r2, [r3, #24]
}
 800413e:	bf00      	nop
 8004140:	370c      	adds	r7, #12
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
	...

0800414c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	4603      	mov	r3, r0
 8004154:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004156:	4b08      	ldr	r3, [pc, #32]	; (8004178 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004158:	695a      	ldr	r2, [r3, #20]
 800415a:	88fb      	ldrh	r3, [r7, #6]
 800415c:	4013      	ands	r3, r2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d006      	beq.n	8004170 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004162:	4a05      	ldr	r2, [pc, #20]	; (8004178 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004164:	88fb      	ldrh	r3, [r7, #6]
 8004166:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004168:	88fb      	ldrh	r3, [r7, #6]
 800416a:	4618      	mov	r0, r3
 800416c:	f7fe fa08 	bl	8002580 <HAL_GPIO_EXTI_Callback>
  }
}
 8004170:	bf00      	nop
 8004172:	3708      	adds	r7, #8
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40013c00 	.word	0x40013c00

0800417c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e12b      	b.n	80043e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d106      	bne.n	80041a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f7fd fdae 	bl	8001d04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2224      	movs	r2, #36	; 0x24
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 0201 	bic.w	r2, r2, #1
 80041be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041e0:	f001 fbac 	bl	800593c <HAL_RCC_GetPCLK1Freq>
 80041e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	4a81      	ldr	r2, [pc, #516]	; (80043f0 <HAL_I2C_Init+0x274>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d807      	bhi.n	8004200 <HAL_I2C_Init+0x84>
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4a80      	ldr	r2, [pc, #512]	; (80043f4 <HAL_I2C_Init+0x278>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	bf94      	ite	ls
 80041f8:	2301      	movls	r3, #1
 80041fa:	2300      	movhi	r3, #0
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	e006      	b.n	800420e <HAL_I2C_Init+0x92>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4a7d      	ldr	r2, [pc, #500]	; (80043f8 <HAL_I2C_Init+0x27c>)
 8004204:	4293      	cmp	r3, r2
 8004206:	bf94      	ite	ls
 8004208:	2301      	movls	r3, #1
 800420a:	2300      	movhi	r3, #0
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e0e7      	b.n	80043e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	4a78      	ldr	r2, [pc, #480]	; (80043fc <HAL_I2C_Init+0x280>)
 800421a:	fba2 2303 	umull	r2, r3, r2, r3
 800421e:	0c9b      	lsrs	r3, r3, #18
 8004220:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68ba      	ldr	r2, [r7, #8]
 8004232:	430a      	orrs	r2, r1
 8004234:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	4a6a      	ldr	r2, [pc, #424]	; (80043f0 <HAL_I2C_Init+0x274>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d802      	bhi.n	8004250 <HAL_I2C_Init+0xd4>
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	3301      	adds	r3, #1
 800424e:	e009      	b.n	8004264 <HAL_I2C_Init+0xe8>
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004256:	fb02 f303 	mul.w	r3, r2, r3
 800425a:	4a69      	ldr	r2, [pc, #420]	; (8004400 <HAL_I2C_Init+0x284>)
 800425c:	fba2 2303 	umull	r2, r3, r2, r3
 8004260:	099b      	lsrs	r3, r3, #6
 8004262:	3301      	adds	r3, #1
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6812      	ldr	r2, [r2, #0]
 8004268:	430b      	orrs	r3, r1
 800426a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004276:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	495c      	ldr	r1, [pc, #368]	; (80043f0 <HAL_I2C_Init+0x274>)
 8004280:	428b      	cmp	r3, r1
 8004282:	d819      	bhi.n	80042b8 <HAL_I2C_Init+0x13c>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	1e59      	subs	r1, r3, #1
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	005b      	lsls	r3, r3, #1
 800428e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004292:	1c59      	adds	r1, r3, #1
 8004294:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004298:	400b      	ands	r3, r1
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00a      	beq.n	80042b4 <HAL_I2C_Init+0x138>
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	1e59      	subs	r1, r3, #1
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80042ac:	3301      	adds	r3, #1
 80042ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042b2:	e051      	b.n	8004358 <HAL_I2C_Init+0x1dc>
 80042b4:	2304      	movs	r3, #4
 80042b6:	e04f      	b.n	8004358 <HAL_I2C_Init+0x1dc>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d111      	bne.n	80042e4 <HAL_I2C_Init+0x168>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	1e58      	subs	r0, r3, #1
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6859      	ldr	r1, [r3, #4]
 80042c8:	460b      	mov	r3, r1
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	440b      	add	r3, r1
 80042ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80042d2:	3301      	adds	r3, #1
 80042d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042d8:	2b00      	cmp	r3, #0
 80042da:	bf0c      	ite	eq
 80042dc:	2301      	moveq	r3, #1
 80042de:	2300      	movne	r3, #0
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	e012      	b.n	800430a <HAL_I2C_Init+0x18e>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	1e58      	subs	r0, r3, #1
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6859      	ldr	r1, [r3, #4]
 80042ec:	460b      	mov	r3, r1
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	440b      	add	r3, r1
 80042f2:	0099      	lsls	r1, r3, #2
 80042f4:	440b      	add	r3, r1
 80042f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80042fa:	3301      	adds	r3, #1
 80042fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004300:	2b00      	cmp	r3, #0
 8004302:	bf0c      	ite	eq
 8004304:	2301      	moveq	r3, #1
 8004306:	2300      	movne	r3, #0
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <HAL_I2C_Init+0x196>
 800430e:	2301      	movs	r3, #1
 8004310:	e022      	b.n	8004358 <HAL_I2C_Init+0x1dc>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10e      	bne.n	8004338 <HAL_I2C_Init+0x1bc>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	1e58      	subs	r0, r3, #1
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6859      	ldr	r1, [r3, #4]
 8004322:	460b      	mov	r3, r1
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	440b      	add	r3, r1
 8004328:	fbb0 f3f3 	udiv	r3, r0, r3
 800432c:	3301      	adds	r3, #1
 800432e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004332:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004336:	e00f      	b.n	8004358 <HAL_I2C_Init+0x1dc>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	1e58      	subs	r0, r3, #1
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6859      	ldr	r1, [r3, #4]
 8004340:	460b      	mov	r3, r1
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	440b      	add	r3, r1
 8004346:	0099      	lsls	r1, r3, #2
 8004348:	440b      	add	r3, r1
 800434a:	fbb0 f3f3 	udiv	r3, r0, r3
 800434e:	3301      	adds	r3, #1
 8004350:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004354:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004358:	6879      	ldr	r1, [r7, #4]
 800435a:	6809      	ldr	r1, [r1, #0]
 800435c:	4313      	orrs	r3, r2
 800435e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	69da      	ldr	r2, [r3, #28]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	431a      	orrs	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004386:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	6911      	ldr	r1, [r2, #16]
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	68d2      	ldr	r2, [r2, #12]
 8004392:	4311      	orrs	r1, r2
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	6812      	ldr	r2, [r2, #0]
 8004398:	430b      	orrs	r3, r1
 800439a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	695a      	ldr	r2, [r3, #20]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	431a      	orrs	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	430a      	orrs	r2, r1
 80043b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f042 0201 	orr.w	r2, r2, #1
 80043c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3710      	adds	r7, #16
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	000186a0 	.word	0x000186a0
 80043f4:	001e847f 	.word	0x001e847f
 80043f8:	003d08ff 	.word	0x003d08ff
 80043fc:	431bde83 	.word	0x431bde83
 8004400:	10624dd3 	.word	0x10624dd3

08004404 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b088      	sub	sp, #32
 8004408:	af02      	add	r7, sp, #8
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	4608      	mov	r0, r1
 800440e:	4611      	mov	r1, r2
 8004410:	461a      	mov	r2, r3
 8004412:	4603      	mov	r3, r0
 8004414:	817b      	strh	r3, [r7, #10]
 8004416:	460b      	mov	r3, r1
 8004418:	813b      	strh	r3, [r7, #8]
 800441a:	4613      	mov	r3, r2
 800441c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800441e:	f7fe ff89 	bl	8003334 <HAL_GetTick>
 8004422:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2b20      	cmp	r3, #32
 800442e:	f040 80d9 	bne.w	80045e4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	9300      	str	r3, [sp, #0]
 8004436:	2319      	movs	r3, #25
 8004438:	2201      	movs	r2, #1
 800443a:	496d      	ldr	r1, [pc, #436]	; (80045f0 <HAL_I2C_Mem_Write+0x1ec>)
 800443c:	68f8      	ldr	r0, [r7, #12]
 800443e:	f000 fc7f 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004448:	2302      	movs	r3, #2
 800444a:	e0cc      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004452:	2b01      	cmp	r3, #1
 8004454:	d101      	bne.n	800445a <HAL_I2C_Mem_Write+0x56>
 8004456:	2302      	movs	r3, #2
 8004458:	e0c5      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0301 	and.w	r3, r3, #1
 800446c:	2b01      	cmp	r3, #1
 800446e:	d007      	beq.n	8004480 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f042 0201 	orr.w	r2, r2, #1
 800447e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800448e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2221      	movs	r2, #33	; 0x21
 8004494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2240      	movs	r2, #64	; 0x40
 800449c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6a3a      	ldr	r2, [r7, #32]
 80044aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80044b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4a4d      	ldr	r2, [pc, #308]	; (80045f4 <HAL_I2C_Mem_Write+0x1f0>)
 80044c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044c2:	88f8      	ldrh	r0, [r7, #6]
 80044c4:	893a      	ldrh	r2, [r7, #8]
 80044c6:	8979      	ldrh	r1, [r7, #10]
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	9301      	str	r3, [sp, #4]
 80044cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	4603      	mov	r3, r0
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f000 fab6 	bl	8004a44 <I2C_RequestMemoryWrite>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d052      	beq.n	8004584 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e081      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80044e6:	68f8      	ldr	r0, [r7, #12]
 80044e8:	f000 fd00 	bl	8004eec <I2C_WaitOnTXEFlagUntilTimeout>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00d      	beq.n	800450e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	d107      	bne.n	800450a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004508:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e06b      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004512:	781a      	ldrb	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451e:	1c5a      	adds	r2, r3, #1
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004528:	3b01      	subs	r3, #1
 800452a:	b29a      	uxth	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004534:	b29b      	uxth	r3, r3
 8004536:	3b01      	subs	r3, #1
 8004538:	b29a      	uxth	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b04      	cmp	r3, #4
 800454a:	d11b      	bne.n	8004584 <HAL_I2C_Mem_Write+0x180>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004550:	2b00      	cmp	r3, #0
 8004552:	d017      	beq.n	8004584 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004558:	781a      	ldrb	r2, [r3, #0]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800457a:	b29b      	uxth	r3, r3
 800457c:	3b01      	subs	r3, #1
 800457e:	b29a      	uxth	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004588:	2b00      	cmp	r3, #0
 800458a:	d1aa      	bne.n	80044e2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800458c:	697a      	ldr	r2, [r7, #20]
 800458e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 fcec 	bl	8004f6e <I2C_WaitOnBTFFlagUntilTimeout>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00d      	beq.n	80045b8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a0:	2b04      	cmp	r3, #4
 80045a2:	d107      	bne.n	80045b4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e016      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2220      	movs	r2, #32
 80045cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80045e0:	2300      	movs	r3, #0
 80045e2:	e000      	b.n	80045e6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80045e4:	2302      	movs	r3, #2
  }
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	00100002 	.word	0x00100002
 80045f4:	ffff0000 	.word	0xffff0000

080045f8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b08c      	sub	sp, #48	; 0x30
 80045fc:	af02      	add	r7, sp, #8
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	4608      	mov	r0, r1
 8004602:	4611      	mov	r1, r2
 8004604:	461a      	mov	r2, r3
 8004606:	4603      	mov	r3, r0
 8004608:	817b      	strh	r3, [r7, #10]
 800460a:	460b      	mov	r3, r1
 800460c:	813b      	strh	r3, [r7, #8]
 800460e:	4613      	mov	r3, r2
 8004610:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004612:	f7fe fe8f 	bl	8003334 <HAL_GetTick>
 8004616:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800461e:	b2db      	uxtb	r3, r3
 8004620:	2b20      	cmp	r3, #32
 8004622:	f040 8208 	bne.w	8004a36 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004628:	9300      	str	r3, [sp, #0]
 800462a:	2319      	movs	r3, #25
 800462c:	2201      	movs	r2, #1
 800462e:	497b      	ldr	r1, [pc, #492]	; (800481c <HAL_I2C_Mem_Read+0x224>)
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f000 fb85 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800463c:	2302      	movs	r3, #2
 800463e:	e1fb      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004646:	2b01      	cmp	r3, #1
 8004648:	d101      	bne.n	800464e <HAL_I2C_Mem_Read+0x56>
 800464a:	2302      	movs	r3, #2
 800464c:	e1f4      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0301 	and.w	r3, r3, #1
 8004660:	2b01      	cmp	r3, #1
 8004662:	d007      	beq.n	8004674 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 0201 	orr.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004682:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2222      	movs	r2, #34	; 0x22
 8004688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2240      	movs	r2, #64	; 0x40
 8004690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800469e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80046a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046aa:	b29a      	uxth	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	4a5b      	ldr	r2, [pc, #364]	; (8004820 <HAL_I2C_Mem_Read+0x228>)
 80046b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046b6:	88f8      	ldrh	r0, [r7, #6]
 80046b8:	893a      	ldrh	r2, [r7, #8]
 80046ba:	8979      	ldrh	r1, [r7, #10]
 80046bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046be:	9301      	str	r3, [sp, #4]
 80046c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c2:	9300      	str	r3, [sp, #0]
 80046c4:	4603      	mov	r3, r0
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 fa52 	bl	8004b70 <I2C_RequestMemoryRead>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e1b0      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d113      	bne.n	8004706 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046de:	2300      	movs	r3, #0
 80046e0:	623b      	str	r3, [r7, #32]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	695b      	ldr	r3, [r3, #20]
 80046e8:	623b      	str	r3, [r7, #32]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	623b      	str	r3, [r7, #32]
 80046f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004702:	601a      	str	r2, [r3, #0]
 8004704:	e184      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800470a:	2b01      	cmp	r3, #1
 800470c:	d11b      	bne.n	8004746 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800471c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800471e:	2300      	movs	r3, #0
 8004720:	61fb      	str	r3, [r7, #28]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	61fb      	str	r3, [r7, #28]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	61fb      	str	r3, [r7, #28]
 8004732:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	e164      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800474a:	2b02      	cmp	r3, #2
 800474c:	d11b      	bne.n	8004786 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800475c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800476c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800476e:	2300      	movs	r3, #0
 8004770:	61bb      	str	r3, [r7, #24]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	61bb      	str	r3, [r7, #24]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	61bb      	str	r3, [r7, #24]
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	e144      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004786:	2300      	movs	r3, #0
 8004788:	617b      	str	r3, [r7, #20]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	617b      	str	r3, [r7, #20]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	699b      	ldr	r3, [r3, #24]
 8004798:	617b      	str	r3, [r7, #20]
 800479a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800479c:	e138      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047a2:	2b03      	cmp	r3, #3
 80047a4:	f200 80f1 	bhi.w	800498a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d123      	bne.n	80047f8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f000 fc1b 	bl	8004ff0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e139      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	691a      	ldr	r2, [r3, #16]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ce:	b2d2      	uxtb	r2, r2
 80047d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d6:	1c5a      	adds	r2, r3, #1
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e0:	3b01      	subs	r3, #1
 80047e2:	b29a      	uxth	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	3b01      	subs	r3, #1
 80047f0:	b29a      	uxth	r2, r3
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80047f6:	e10b      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d14e      	bne.n	800489e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004802:	9300      	str	r3, [sp, #0]
 8004804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004806:	2200      	movs	r2, #0
 8004808:	4906      	ldr	r1, [pc, #24]	; (8004824 <HAL_I2C_Mem_Read+0x22c>)
 800480a:	68f8      	ldr	r0, [r7, #12]
 800480c:	f000 fa98 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e10e      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
 800481a:	bf00      	nop
 800481c:	00100002 	.word	0x00100002
 8004820:	ffff0000 	.word	0xffff0000
 8004824:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004836:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	691a      	ldr	r2, [r3, #16]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004842:	b2d2      	uxtb	r2, r2
 8004844:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484a:	1c5a      	adds	r2, r3, #1
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004854:	3b01      	subs	r3, #1
 8004856:	b29a      	uxth	r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004860:	b29b      	uxth	r3, r3
 8004862:	3b01      	subs	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	691a      	ldr	r2, [r3, #16]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004874:	b2d2      	uxtb	r2, r2
 8004876:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487c:	1c5a      	adds	r2, r3, #1
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004886:	3b01      	subs	r3, #1
 8004888:	b29a      	uxth	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004892:	b29b      	uxth	r3, r3
 8004894:	3b01      	subs	r3, #1
 8004896:	b29a      	uxth	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800489c:	e0b8      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800489e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048a4:	2200      	movs	r2, #0
 80048a6:	4966      	ldr	r1, [pc, #408]	; (8004a40 <HAL_I2C_Mem_Read+0x448>)
 80048a8:	68f8      	ldr	r0, [r7, #12]
 80048aa:	f000 fa49 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d001      	beq.n	80048b8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e0bf      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	691a      	ldr	r2, [r3, #16]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d2:	b2d2      	uxtb	r2, r2
 80048d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048da:	1c5a      	adds	r2, r3, #1
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e4:	3b01      	subs	r3, #1
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	3b01      	subs	r3, #1
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004900:	2200      	movs	r2, #0
 8004902:	494f      	ldr	r1, [pc, #316]	; (8004a40 <HAL_I2C_Mem_Read+0x448>)
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f000 fa1b 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d001      	beq.n	8004914 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e091      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004922:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	691a      	ldr	r2, [r3, #16]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492e:	b2d2      	uxtb	r2, r2
 8004930:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004936:	1c5a      	adds	r2, r3, #1
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800494c:	b29b      	uxth	r3, r3
 800494e:	3b01      	subs	r3, #1
 8004950:	b29a      	uxth	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	691a      	ldr	r2, [r3, #16]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	b2d2      	uxtb	r2, r2
 8004962:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004968:	1c5a      	adds	r2, r3, #1
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004972:	3b01      	subs	r3, #1
 8004974:	b29a      	uxth	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497e:	b29b      	uxth	r3, r3
 8004980:	3b01      	subs	r3, #1
 8004982:	b29a      	uxth	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004988:	e042      	b.n	8004a10 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800498a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800498c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f000 fb2e 	bl	8004ff0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e04c      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	691a      	ldr	r2, [r3, #16]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	b2d2      	uxtb	r2, r2
 80049aa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	1c5a      	adds	r2, r3, #1
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ba:	3b01      	subs	r3, #1
 80049bc:	b29a      	uxth	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	f003 0304 	and.w	r3, r3, #4
 80049da:	2b04      	cmp	r3, #4
 80049dc:	d118      	bne.n	8004a10 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	691a      	ldr	r2, [r3, #16]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e8:	b2d2      	uxtb	r2, r2
 80049ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f0:	1c5a      	adds	r2, r3, #1
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049fa:	3b01      	subs	r3, #1
 80049fc:	b29a      	uxth	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	b29a      	uxth	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f47f aec2 	bne.w	800479e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a32:	2300      	movs	r3, #0
 8004a34:	e000      	b.n	8004a38 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004a36:	2302      	movs	r3, #2
  }
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3728      	adds	r7, #40	; 0x28
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	00010004 	.word	0x00010004

08004a44 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b088      	sub	sp, #32
 8004a48:	af02      	add	r7, sp, #8
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	4608      	mov	r0, r1
 8004a4e:	4611      	mov	r1, r2
 8004a50:	461a      	mov	r2, r3
 8004a52:	4603      	mov	r3, r0
 8004a54:	817b      	strh	r3, [r7, #10]
 8004a56:	460b      	mov	r3, r1
 8004a58:	813b      	strh	r3, [r7, #8]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a70:	9300      	str	r3, [sp, #0]
 8004a72:	6a3b      	ldr	r3, [r7, #32]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 f960 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00d      	beq.n	8004aa2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a94:	d103      	bne.n	8004a9e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a9c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e05f      	b.n	8004b62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004aa2:	897b      	ldrh	r3, [r7, #10]
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ab0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab4:	6a3a      	ldr	r2, [r7, #32]
 8004ab6:	492d      	ldr	r1, [pc, #180]	; (8004b6c <I2C_RequestMemoryWrite+0x128>)
 8004ab8:	68f8      	ldr	r0, [r7, #12]
 8004aba:	f000 f998 	bl	8004dee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e04c      	b.n	8004b62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ac8:	2300      	movs	r3, #0
 8004aca:	617b      	str	r3, [r7, #20]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	617b      	str	r3, [r7, #20]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	617b      	str	r3, [r7, #20]
 8004adc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ade:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ae0:	6a39      	ldr	r1, [r7, #32]
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f000 fa02 	bl	8004eec <I2C_WaitOnTXEFlagUntilTimeout>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00d      	beq.n	8004b0a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af2:	2b04      	cmp	r3, #4
 8004af4:	d107      	bne.n	8004b06 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b04:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e02b      	b.n	8004b62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b0a:	88fb      	ldrh	r3, [r7, #6]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d105      	bne.n	8004b1c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b10:	893b      	ldrh	r3, [r7, #8]
 8004b12:	b2da      	uxtb	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	611a      	str	r2, [r3, #16]
 8004b1a:	e021      	b.n	8004b60 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b1c:	893b      	ldrh	r3, [r7, #8]
 8004b1e:	0a1b      	lsrs	r3, r3, #8
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	b2da      	uxtb	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b2c:	6a39      	ldr	r1, [r7, #32]
 8004b2e:	68f8      	ldr	r0, [r7, #12]
 8004b30:	f000 f9dc 	bl	8004eec <I2C_WaitOnTXEFlagUntilTimeout>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d00d      	beq.n	8004b56 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	d107      	bne.n	8004b52 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b50:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e005      	b.n	8004b62 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b56:	893b      	ldrh	r3, [r7, #8]
 8004b58:	b2da      	uxtb	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3718      	adds	r7, #24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	00010002 	.word	0x00010002

08004b70 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b088      	sub	sp, #32
 8004b74:	af02      	add	r7, sp, #8
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	4608      	mov	r0, r1
 8004b7a:	4611      	mov	r1, r2
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	4603      	mov	r3, r0
 8004b80:	817b      	strh	r3, [r7, #10]
 8004b82:	460b      	mov	r3, r1
 8004b84:	813b      	strh	r3, [r7, #8]
 8004b86:	4613      	mov	r3, r2
 8004b88:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b98:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ba8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	6a3b      	ldr	r3, [r7, #32]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 f8c2 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00d      	beq.n	8004bde <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bd0:	d103      	bne.n	8004bda <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e0aa      	b.n	8004d34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bde:	897b      	ldrh	r3, [r7, #10]
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	461a      	mov	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004bec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf0:	6a3a      	ldr	r2, [r7, #32]
 8004bf2:	4952      	ldr	r1, [pc, #328]	; (8004d3c <I2C_RequestMemoryRead+0x1cc>)
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 f8fa 	bl	8004dee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e097      	b.n	8004d34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c04:	2300      	movs	r3, #0
 8004c06:	617b      	str	r3, [r7, #20]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	617b      	str	r3, [r7, #20]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c1c:	6a39      	ldr	r1, [r7, #32]
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f000 f964 	bl	8004eec <I2C_WaitOnTXEFlagUntilTimeout>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00d      	beq.n	8004c46 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	2b04      	cmp	r3, #4
 8004c30:	d107      	bne.n	8004c42 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e076      	b.n	8004d34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c46:	88fb      	ldrh	r3, [r7, #6]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d105      	bne.n	8004c58 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c4c:	893b      	ldrh	r3, [r7, #8]
 8004c4e:	b2da      	uxtb	r2, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	611a      	str	r2, [r3, #16]
 8004c56:	e021      	b.n	8004c9c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c58:	893b      	ldrh	r3, [r7, #8]
 8004c5a:	0a1b      	lsrs	r3, r3, #8
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	b2da      	uxtb	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c68:	6a39      	ldr	r1, [r7, #32]
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f000 f93e 	bl	8004eec <I2C_WaitOnTXEFlagUntilTimeout>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00d      	beq.n	8004c92 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7a:	2b04      	cmp	r3, #4
 8004c7c:	d107      	bne.n	8004c8e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e050      	b.n	8004d34 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c92:	893b      	ldrh	r3, [r7, #8]
 8004c94:	b2da      	uxtb	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c9e:	6a39      	ldr	r1, [r7, #32]
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f000 f923 	bl	8004eec <I2C_WaitOnTXEFlagUntilTimeout>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00d      	beq.n	8004cc8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb0:	2b04      	cmp	r3, #4
 8004cb2:	d107      	bne.n	8004cc4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cc2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e035      	b.n	8004d34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cd6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cda:	9300      	str	r3, [sp, #0]
 8004cdc:	6a3b      	ldr	r3, [r7, #32]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f000 f82b 	bl	8004d40 <I2C_WaitOnFlagUntilTimeout>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00d      	beq.n	8004d0c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cfe:	d103      	bne.n	8004d08 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d06:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e013      	b.n	8004d34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d0c:	897b      	ldrh	r3, [r7, #10]
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	f043 0301 	orr.w	r3, r3, #1
 8004d14:	b2da      	uxtb	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1e:	6a3a      	ldr	r2, [r7, #32]
 8004d20:	4906      	ldr	r1, [pc, #24]	; (8004d3c <I2C_RequestMemoryRead+0x1cc>)
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 f863 	bl	8004dee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e000      	b.n	8004d34 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3718      	adds	r7, #24
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	00010002 	.word	0x00010002

08004d40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	603b      	str	r3, [r7, #0]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d50:	e025      	b.n	8004d9e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d58:	d021      	beq.n	8004d9e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d5a:	f7fe faeb 	bl	8003334 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	683a      	ldr	r2, [r7, #0]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d302      	bcc.n	8004d70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d116      	bne.n	8004d9e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2220      	movs	r2, #32
 8004d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8a:	f043 0220 	orr.w	r2, r3, #32
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e023      	b.n	8004de6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	0c1b      	lsrs	r3, r3, #16
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d10d      	bne.n	8004dc4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	43da      	mvns	r2, r3
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	4013      	ands	r3, r2
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	bf0c      	ite	eq
 8004dba:	2301      	moveq	r3, #1
 8004dbc:	2300      	movne	r3, #0
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	e00c      	b.n	8004dde <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	43da      	mvns	r2, r3
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	bf0c      	ite	eq
 8004dd6:	2301      	moveq	r3, #1
 8004dd8:	2300      	movne	r3, #0
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	461a      	mov	r2, r3
 8004dde:	79fb      	ldrb	r3, [r7, #7]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d0b6      	beq.n	8004d52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b084      	sub	sp, #16
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	60b9      	str	r1, [r7, #8]
 8004df8:	607a      	str	r2, [r7, #4]
 8004dfa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004dfc:	e051      	b.n	8004ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	695b      	ldr	r3, [r3, #20]
 8004e04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e0c:	d123      	bne.n	8004e56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e1c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e26:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2220      	movs	r2, #32
 8004e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e42:	f043 0204 	orr.w	r2, r3, #4
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e046      	b.n	8004ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5c:	d021      	beq.n	8004ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e5e:	f7fe fa69 	bl	8003334 <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d302      	bcc.n	8004e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d116      	bne.n	8004ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2200      	movs	r2, #0
 8004e78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8e:	f043 0220 	orr.w	r2, r3, #32
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e020      	b.n	8004ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	0c1b      	lsrs	r3, r3, #16
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d10c      	bne.n	8004ec6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	43da      	mvns	r2, r3
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	bf14      	ite	ne
 8004ebe:	2301      	movne	r3, #1
 8004ec0:	2300      	moveq	r3, #0
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	e00b      	b.n	8004ede <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	43da      	mvns	r2, r3
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	bf14      	ite	ne
 8004ed8:	2301      	movne	r3, #1
 8004eda:	2300      	moveq	r3, #0
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d18d      	bne.n	8004dfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ef8:	e02d      	b.n	8004f56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f000 f8ce 	bl	800509c <I2C_IsAcknowledgeFailed>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d001      	beq.n	8004f0a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e02d      	b.n	8004f66 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f10:	d021      	beq.n	8004f56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f12:	f7fe fa0f 	bl	8003334 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	68ba      	ldr	r2, [r7, #8]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d302      	bcc.n	8004f28 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d116      	bne.n	8004f56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2220      	movs	r2, #32
 8004f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f42:	f043 0220 	orr.w	r2, r3, #32
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e007      	b.n	8004f66 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f60:	2b80      	cmp	r3, #128	; 0x80
 8004f62:	d1ca      	bne.n	8004efa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b084      	sub	sp, #16
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	60f8      	str	r0, [r7, #12]
 8004f76:	60b9      	str	r1, [r7, #8]
 8004f78:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f7a:	e02d      	b.n	8004fd8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f7c:	68f8      	ldr	r0, [r7, #12]
 8004f7e:	f000 f88d 	bl	800509c <I2C_IsAcknowledgeFailed>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d001      	beq.n	8004f8c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	e02d      	b.n	8004fe8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f92:	d021      	beq.n	8004fd8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f94:	f7fe f9ce 	bl	8003334 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	68ba      	ldr	r2, [r7, #8]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d302      	bcc.n	8004faa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d116      	bne.n	8004fd8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc4:	f043 0220 	orr.w	r2, r3, #32
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e007      	b.n	8004fe8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	695b      	ldr	r3, [r3, #20]
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	2b04      	cmp	r3, #4
 8004fe4:	d1ca      	bne.n	8004f7c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3710      	adds	r7, #16
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ffc:	e042      	b.n	8005084 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	695b      	ldr	r3, [r3, #20]
 8005004:	f003 0310 	and.w	r3, r3, #16
 8005008:	2b10      	cmp	r3, #16
 800500a:	d119      	bne.n	8005040 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f06f 0210 	mvn.w	r2, #16
 8005014:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2220      	movs	r2, #32
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e029      	b.n	8005094 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005040:	f7fe f978 	bl	8003334 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	429a      	cmp	r2, r3
 800504e:	d302      	bcc.n	8005056 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d116      	bne.n	8005084 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2220      	movs	r2, #32
 8005060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005070:	f043 0220 	orr.w	r2, r3, #32
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e007      	b.n	8005094 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800508e:	2b40      	cmp	r3, #64	; 0x40
 8005090:	d1b5      	bne.n	8004ffe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050b2:	d11b      	bne.n	80050ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80050bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2220      	movs	r2, #32
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d8:	f043 0204 	orr.w	r2, r3, #4
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e000      	b.n	80050ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80050ec:	2300      	movs	r3, #0
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	370c      	adds	r7, #12
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
	...

080050fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b086      	sub	sp, #24
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d101      	bne.n	800510e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e264      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d075      	beq.n	8005206 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800511a:	4ba3      	ldr	r3, [pc, #652]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f003 030c 	and.w	r3, r3, #12
 8005122:	2b04      	cmp	r3, #4
 8005124:	d00c      	beq.n	8005140 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005126:	4ba0      	ldr	r3, [pc, #640]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800512e:	2b08      	cmp	r3, #8
 8005130:	d112      	bne.n	8005158 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005132:	4b9d      	ldr	r3, [pc, #628]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800513a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800513e:	d10b      	bne.n	8005158 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005140:	4b99      	ldr	r3, [pc, #612]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d05b      	beq.n	8005204 <HAL_RCC_OscConfig+0x108>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d157      	bne.n	8005204 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e23f      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005160:	d106      	bne.n	8005170 <HAL_RCC_OscConfig+0x74>
 8005162:	4b91      	ldr	r3, [pc, #580]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a90      	ldr	r2, [pc, #576]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800516c:	6013      	str	r3, [r2, #0]
 800516e:	e01d      	b.n	80051ac <HAL_RCC_OscConfig+0xb0>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005178:	d10c      	bne.n	8005194 <HAL_RCC_OscConfig+0x98>
 800517a:	4b8b      	ldr	r3, [pc, #556]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a8a      	ldr	r2, [pc, #552]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005184:	6013      	str	r3, [r2, #0]
 8005186:	4b88      	ldr	r3, [pc, #544]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a87      	ldr	r2, [pc, #540]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800518c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	e00b      	b.n	80051ac <HAL_RCC_OscConfig+0xb0>
 8005194:	4b84      	ldr	r3, [pc, #528]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a83      	ldr	r2, [pc, #524]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800519a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800519e:	6013      	str	r3, [r2, #0]
 80051a0:	4b81      	ldr	r3, [pc, #516]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a80      	ldr	r2, [pc, #512]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80051a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d013      	beq.n	80051dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051b4:	f7fe f8be 	bl	8003334 <HAL_GetTick>
 80051b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ba:	e008      	b.n	80051ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051bc:	f7fe f8ba 	bl	8003334 <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	2b64      	cmp	r3, #100	; 0x64
 80051c8:	d901      	bls.n	80051ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e204      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ce:	4b76      	ldr	r3, [pc, #472]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d0f0      	beq.n	80051bc <HAL_RCC_OscConfig+0xc0>
 80051da:	e014      	b.n	8005206 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051dc:	f7fe f8aa 	bl	8003334 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051e4:	f7fe f8a6 	bl	8003334 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b64      	cmp	r3, #100	; 0x64
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e1f0      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051f6:	4b6c      	ldr	r3, [pc, #432]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0xe8>
 8005202:	e000      	b.n	8005206 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d063      	beq.n	80052da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005212:	4b65      	ldr	r3, [pc, #404]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f003 030c 	and.w	r3, r3, #12
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00b      	beq.n	8005236 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800521e:	4b62      	ldr	r3, [pc, #392]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005226:	2b08      	cmp	r3, #8
 8005228:	d11c      	bne.n	8005264 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800522a:	4b5f      	ldr	r3, [pc, #380]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d116      	bne.n	8005264 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005236:	4b5c      	ldr	r3, [pc, #368]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d005      	beq.n	800524e <HAL_RCC_OscConfig+0x152>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	2b01      	cmp	r3, #1
 8005248:	d001      	beq.n	800524e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e1c4      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800524e:	4b56      	ldr	r3, [pc, #344]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	00db      	lsls	r3, r3, #3
 800525c:	4952      	ldr	r1, [pc, #328]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800525e:	4313      	orrs	r3, r2
 8005260:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005262:	e03a      	b.n	80052da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d020      	beq.n	80052ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800526c:	4b4f      	ldr	r3, [pc, #316]	; (80053ac <HAL_RCC_OscConfig+0x2b0>)
 800526e:	2201      	movs	r2, #1
 8005270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005272:	f7fe f85f 	bl	8003334 <HAL_GetTick>
 8005276:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005278:	e008      	b.n	800528c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800527a:	f7fe f85b 	bl	8003334 <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	2b02      	cmp	r3, #2
 8005286:	d901      	bls.n	800528c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e1a5      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800528c:	4b46      	ldr	r3, [pc, #280]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0302 	and.w	r3, r3, #2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0f0      	beq.n	800527a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005298:	4b43      	ldr	r3, [pc, #268]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	00db      	lsls	r3, r3, #3
 80052a6:	4940      	ldr	r1, [pc, #256]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80052a8:	4313      	orrs	r3, r2
 80052aa:	600b      	str	r3, [r1, #0]
 80052ac:	e015      	b.n	80052da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052ae:	4b3f      	ldr	r3, [pc, #252]	; (80053ac <HAL_RCC_OscConfig+0x2b0>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052b4:	f7fe f83e 	bl	8003334 <HAL_GetTick>
 80052b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ba:	e008      	b.n	80052ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052bc:	f7fe f83a 	bl	8003334 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e184      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ce:	4b36      	ldr	r3, [pc, #216]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0302 	and.w	r3, r3, #2
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1f0      	bne.n	80052bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0308 	and.w	r3, r3, #8
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d030      	beq.n	8005348 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d016      	beq.n	800531c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052ee:	4b30      	ldr	r3, [pc, #192]	; (80053b0 <HAL_RCC_OscConfig+0x2b4>)
 80052f0:	2201      	movs	r2, #1
 80052f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052f4:	f7fe f81e 	bl	8003334 <HAL_GetTick>
 80052f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052fa:	e008      	b.n	800530e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052fc:	f7fe f81a 	bl	8003334 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b02      	cmp	r3, #2
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e164      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800530e:	4b26      	ldr	r3, [pc, #152]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005310:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005312:	f003 0302 	and.w	r3, r3, #2
 8005316:	2b00      	cmp	r3, #0
 8005318:	d0f0      	beq.n	80052fc <HAL_RCC_OscConfig+0x200>
 800531a:	e015      	b.n	8005348 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800531c:	4b24      	ldr	r3, [pc, #144]	; (80053b0 <HAL_RCC_OscConfig+0x2b4>)
 800531e:	2200      	movs	r2, #0
 8005320:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005322:	f7fe f807 	bl	8003334 <HAL_GetTick>
 8005326:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005328:	e008      	b.n	800533c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800532a:	f7fe f803 	bl	8003334 <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	2b02      	cmp	r3, #2
 8005336:	d901      	bls.n	800533c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e14d      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800533c:	4b1a      	ldr	r3, [pc, #104]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800533e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1f0      	bne.n	800532a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0304 	and.w	r3, r3, #4
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 80a0 	beq.w	8005496 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005356:	2300      	movs	r3, #0
 8005358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800535a:	4b13      	ldr	r3, [pc, #76]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800535c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10f      	bne.n	8005386 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005366:	2300      	movs	r3, #0
 8005368:	60bb      	str	r3, [r7, #8]
 800536a:	4b0f      	ldr	r3, [pc, #60]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800536c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536e:	4a0e      	ldr	r2, [pc, #56]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005374:	6413      	str	r3, [r2, #64]	; 0x40
 8005376:	4b0c      	ldr	r3, [pc, #48]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800537e:	60bb      	str	r3, [r7, #8]
 8005380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005382:	2301      	movs	r3, #1
 8005384:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005386:	4b0b      	ldr	r3, [pc, #44]	; (80053b4 <HAL_RCC_OscConfig+0x2b8>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800538e:	2b00      	cmp	r3, #0
 8005390:	d121      	bne.n	80053d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005392:	4b08      	ldr	r3, [pc, #32]	; (80053b4 <HAL_RCC_OscConfig+0x2b8>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a07      	ldr	r2, [pc, #28]	; (80053b4 <HAL_RCC_OscConfig+0x2b8>)
 8005398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800539c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800539e:	f7fd ffc9 	bl	8003334 <HAL_GetTick>
 80053a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053a4:	e011      	b.n	80053ca <HAL_RCC_OscConfig+0x2ce>
 80053a6:	bf00      	nop
 80053a8:	40023800 	.word	0x40023800
 80053ac:	42470000 	.word	0x42470000
 80053b0:	42470e80 	.word	0x42470e80
 80053b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053b8:	f7fd ffbc 	bl	8003334 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d901      	bls.n	80053ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e106      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ca:	4b85      	ldr	r3, [pc, #532]	; (80055e0 <HAL_RCC_OscConfig+0x4e4>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d0f0      	beq.n	80053b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d106      	bne.n	80053ec <HAL_RCC_OscConfig+0x2f0>
 80053de:	4b81      	ldr	r3, [pc, #516]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80053e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e2:	4a80      	ldr	r2, [pc, #512]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80053e4:	f043 0301 	orr.w	r3, r3, #1
 80053e8:	6713      	str	r3, [r2, #112]	; 0x70
 80053ea:	e01c      	b.n	8005426 <HAL_RCC_OscConfig+0x32a>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	2b05      	cmp	r3, #5
 80053f2:	d10c      	bne.n	800540e <HAL_RCC_OscConfig+0x312>
 80053f4:	4b7b      	ldr	r3, [pc, #492]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80053f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f8:	4a7a      	ldr	r2, [pc, #488]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80053fa:	f043 0304 	orr.w	r3, r3, #4
 80053fe:	6713      	str	r3, [r2, #112]	; 0x70
 8005400:	4b78      	ldr	r3, [pc, #480]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005404:	4a77      	ldr	r2, [pc, #476]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005406:	f043 0301 	orr.w	r3, r3, #1
 800540a:	6713      	str	r3, [r2, #112]	; 0x70
 800540c:	e00b      	b.n	8005426 <HAL_RCC_OscConfig+0x32a>
 800540e:	4b75      	ldr	r3, [pc, #468]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005412:	4a74      	ldr	r2, [pc, #464]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005414:	f023 0301 	bic.w	r3, r3, #1
 8005418:	6713      	str	r3, [r2, #112]	; 0x70
 800541a:	4b72      	ldr	r3, [pc, #456]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800541c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800541e:	4a71      	ldr	r2, [pc, #452]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005420:	f023 0304 	bic.w	r3, r3, #4
 8005424:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d015      	beq.n	800545a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800542e:	f7fd ff81 	bl	8003334 <HAL_GetTick>
 8005432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005434:	e00a      	b.n	800544c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005436:	f7fd ff7d 	bl	8003334 <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	f241 3288 	movw	r2, #5000	; 0x1388
 8005444:	4293      	cmp	r3, r2
 8005446:	d901      	bls.n	800544c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e0c5      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800544c:	4b65      	ldr	r3, [pc, #404]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800544e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005450:	f003 0302 	and.w	r3, r3, #2
 8005454:	2b00      	cmp	r3, #0
 8005456:	d0ee      	beq.n	8005436 <HAL_RCC_OscConfig+0x33a>
 8005458:	e014      	b.n	8005484 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800545a:	f7fd ff6b 	bl	8003334 <HAL_GetTick>
 800545e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005460:	e00a      	b.n	8005478 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005462:	f7fd ff67 	bl	8003334 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005470:	4293      	cmp	r3, r2
 8005472:	d901      	bls.n	8005478 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e0af      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005478:	4b5a      	ldr	r3, [pc, #360]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800547a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1ee      	bne.n	8005462 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005484:	7dfb      	ldrb	r3, [r7, #23]
 8005486:	2b01      	cmp	r3, #1
 8005488:	d105      	bne.n	8005496 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800548a:	4b56      	ldr	r3, [pc, #344]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800548c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548e:	4a55      	ldr	r2, [pc, #340]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005490:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005494:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	2b00      	cmp	r3, #0
 800549c:	f000 809b 	beq.w	80055d6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054a0:	4b50      	ldr	r3, [pc, #320]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f003 030c 	and.w	r3, r3, #12
 80054a8:	2b08      	cmp	r3, #8
 80054aa:	d05c      	beq.n	8005566 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d141      	bne.n	8005538 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054b4:	4b4c      	ldr	r3, [pc, #304]	; (80055e8 <HAL_RCC_OscConfig+0x4ec>)
 80054b6:	2200      	movs	r2, #0
 80054b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ba:	f7fd ff3b 	bl	8003334 <HAL_GetTick>
 80054be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054c0:	e008      	b.n	80054d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054c2:	f7fd ff37 	bl	8003334 <HAL_GetTick>
 80054c6:	4602      	mov	r2, r0
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	2b02      	cmp	r3, #2
 80054ce:	d901      	bls.n	80054d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e081      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054d4:	4b43      	ldr	r3, [pc, #268]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1f0      	bne.n	80054c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	69da      	ldr	r2, [r3, #28]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a1b      	ldr	r3, [r3, #32]
 80054e8:	431a      	orrs	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ee:	019b      	lsls	r3, r3, #6
 80054f0:	431a      	orrs	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f6:	085b      	lsrs	r3, r3, #1
 80054f8:	3b01      	subs	r3, #1
 80054fa:	041b      	lsls	r3, r3, #16
 80054fc:	431a      	orrs	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005502:	061b      	lsls	r3, r3, #24
 8005504:	4937      	ldr	r1, [pc, #220]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005506:	4313      	orrs	r3, r2
 8005508:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800550a:	4b37      	ldr	r3, [pc, #220]	; (80055e8 <HAL_RCC_OscConfig+0x4ec>)
 800550c:	2201      	movs	r2, #1
 800550e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005510:	f7fd ff10 	bl	8003334 <HAL_GetTick>
 8005514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005516:	e008      	b.n	800552a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005518:	f7fd ff0c 	bl	8003334 <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	2b02      	cmp	r3, #2
 8005524:	d901      	bls.n	800552a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e056      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800552a:	4b2e      	ldr	r3, [pc, #184]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d0f0      	beq.n	8005518 <HAL_RCC_OscConfig+0x41c>
 8005536:	e04e      	b.n	80055d6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005538:	4b2b      	ldr	r3, [pc, #172]	; (80055e8 <HAL_RCC_OscConfig+0x4ec>)
 800553a:	2200      	movs	r2, #0
 800553c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800553e:	f7fd fef9 	bl	8003334 <HAL_GetTick>
 8005542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005544:	e008      	b.n	8005558 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005546:	f7fd fef5 	bl	8003334 <HAL_GetTick>
 800554a:	4602      	mov	r2, r0
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	2b02      	cmp	r3, #2
 8005552:	d901      	bls.n	8005558 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e03f      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005558:	4b22      	ldr	r3, [pc, #136]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1f0      	bne.n	8005546 <HAL_RCC_OscConfig+0x44a>
 8005564:	e037      	b.n	80055d6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d101      	bne.n	8005572 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e032      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005572:	4b1c      	ldr	r3, [pc, #112]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d028      	beq.n	80055d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800558a:	429a      	cmp	r2, r3
 800558c:	d121      	bne.n	80055d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005598:	429a      	cmp	r2, r3
 800559a:	d11a      	bne.n	80055d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80055a2:	4013      	ands	r3, r2
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055a8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d111      	bne.n	80055d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b8:	085b      	lsrs	r3, r3, #1
 80055ba:	3b01      	subs	r3, #1
 80055bc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055be:	429a      	cmp	r2, r3
 80055c0:	d107      	bne.n	80055d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055cc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d001      	beq.n	80055d6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e000      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3718      	adds	r7, #24
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	40007000 	.word	0x40007000
 80055e4:	40023800 	.word	0x40023800
 80055e8:	42470060 	.word	0x42470060

080055ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e0cc      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005600:	4b68      	ldr	r3, [pc, #416]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0307 	and.w	r3, r3, #7
 8005608:	683a      	ldr	r2, [r7, #0]
 800560a:	429a      	cmp	r2, r3
 800560c:	d90c      	bls.n	8005628 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800560e:	4b65      	ldr	r3, [pc, #404]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	b2d2      	uxtb	r2, r2
 8005614:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005616:	4b63      	ldr	r3, [pc, #396]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0307 	and.w	r3, r3, #7
 800561e:	683a      	ldr	r2, [r7, #0]
 8005620:	429a      	cmp	r2, r3
 8005622:	d001      	beq.n	8005628 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e0b8      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0302 	and.w	r3, r3, #2
 8005630:	2b00      	cmp	r3, #0
 8005632:	d020      	beq.n	8005676 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	2b00      	cmp	r3, #0
 800563e:	d005      	beq.n	800564c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005640:	4b59      	ldr	r3, [pc, #356]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	4a58      	ldr	r2, [pc, #352]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005646:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800564a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0308 	and.w	r3, r3, #8
 8005654:	2b00      	cmp	r3, #0
 8005656:	d005      	beq.n	8005664 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005658:	4b53      	ldr	r3, [pc, #332]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	4a52      	ldr	r2, [pc, #328]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800565e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005662:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005664:	4b50      	ldr	r3, [pc, #320]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	494d      	ldr	r1, [pc, #308]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005672:	4313      	orrs	r3, r2
 8005674:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	2b00      	cmp	r3, #0
 8005680:	d044      	beq.n	800570c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d107      	bne.n	800569a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800568a:	4b47      	ldr	r3, [pc, #284]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d119      	bne.n	80056ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e07f      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d003      	beq.n	80056aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056a6:	2b03      	cmp	r3, #3
 80056a8:	d107      	bne.n	80056ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056aa:	4b3f      	ldr	r3, [pc, #252]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d109      	bne.n	80056ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e06f      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ba:	4b3b      	ldr	r3, [pc, #236]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0302 	and.w	r3, r3, #2
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e067      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056ca:	4b37      	ldr	r3, [pc, #220]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f023 0203 	bic.w	r2, r3, #3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	4934      	ldr	r1, [pc, #208]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 80056d8:	4313      	orrs	r3, r2
 80056da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056dc:	f7fd fe2a 	bl	8003334 <HAL_GetTick>
 80056e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056e2:	e00a      	b.n	80056fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056e4:	f7fd fe26 	bl	8003334 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e04f      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056fa:	4b2b      	ldr	r3, [pc, #172]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f003 020c 	and.w	r2, r3, #12
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	429a      	cmp	r2, r3
 800570a:	d1eb      	bne.n	80056e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800570c:	4b25      	ldr	r3, [pc, #148]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0307 	and.w	r3, r3, #7
 8005714:	683a      	ldr	r2, [r7, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d20c      	bcs.n	8005734 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571a:	4b22      	ldr	r3, [pc, #136]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	b2d2      	uxtb	r2, r2
 8005720:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005722:	4b20      	ldr	r3, [pc, #128]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0307 	and.w	r3, r3, #7
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	429a      	cmp	r2, r3
 800572e:	d001      	beq.n	8005734 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e032      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0304 	and.w	r3, r3, #4
 800573c:	2b00      	cmp	r3, #0
 800573e:	d008      	beq.n	8005752 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005740:	4b19      	ldr	r3, [pc, #100]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	4916      	ldr	r1, [pc, #88]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800574e:	4313      	orrs	r3, r2
 8005750:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0308 	and.w	r3, r3, #8
 800575a:	2b00      	cmp	r3, #0
 800575c:	d009      	beq.n	8005772 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800575e:	4b12      	ldr	r3, [pc, #72]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	490e      	ldr	r1, [pc, #56]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800576e:	4313      	orrs	r3, r2
 8005770:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005772:	f000 f821 	bl	80057b8 <HAL_RCC_GetSysClockFreq>
 8005776:	4602      	mov	r2, r0
 8005778:	4b0b      	ldr	r3, [pc, #44]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	091b      	lsrs	r3, r3, #4
 800577e:	f003 030f 	and.w	r3, r3, #15
 8005782:	490a      	ldr	r1, [pc, #40]	; (80057ac <HAL_RCC_ClockConfig+0x1c0>)
 8005784:	5ccb      	ldrb	r3, [r1, r3]
 8005786:	fa22 f303 	lsr.w	r3, r2, r3
 800578a:	4a09      	ldr	r2, [pc, #36]	; (80057b0 <HAL_RCC_ClockConfig+0x1c4>)
 800578c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800578e:	4b09      	ldr	r3, [pc, #36]	; (80057b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4618      	mov	r0, r3
 8005794:	f7fd fd8a 	bl	80032ac <HAL_InitTick>

  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	40023c00 	.word	0x40023c00
 80057a8:	40023800 	.word	0x40023800
 80057ac:	0800d5e4 	.word	0x0800d5e4
 80057b0:	20000000 	.word	0x20000000
 80057b4:	20000004 	.word	0x20000004

080057b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057b8:	b5b0      	push	{r4, r5, r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80057be:	2100      	movs	r1, #0
 80057c0:	6079      	str	r1, [r7, #4]
 80057c2:	2100      	movs	r1, #0
 80057c4:	60f9      	str	r1, [r7, #12]
 80057c6:	2100      	movs	r1, #0
 80057c8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80057ca:	2100      	movs	r1, #0
 80057cc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057ce:	4952      	ldr	r1, [pc, #328]	; (8005918 <HAL_RCC_GetSysClockFreq+0x160>)
 80057d0:	6889      	ldr	r1, [r1, #8]
 80057d2:	f001 010c 	and.w	r1, r1, #12
 80057d6:	2908      	cmp	r1, #8
 80057d8:	d00d      	beq.n	80057f6 <HAL_RCC_GetSysClockFreq+0x3e>
 80057da:	2908      	cmp	r1, #8
 80057dc:	f200 8094 	bhi.w	8005908 <HAL_RCC_GetSysClockFreq+0x150>
 80057e0:	2900      	cmp	r1, #0
 80057e2:	d002      	beq.n	80057ea <HAL_RCC_GetSysClockFreq+0x32>
 80057e4:	2904      	cmp	r1, #4
 80057e6:	d003      	beq.n	80057f0 <HAL_RCC_GetSysClockFreq+0x38>
 80057e8:	e08e      	b.n	8005908 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057ea:	4b4c      	ldr	r3, [pc, #304]	; (800591c <HAL_RCC_GetSysClockFreq+0x164>)
 80057ec:	60bb      	str	r3, [r7, #8]
       break;
 80057ee:	e08e      	b.n	800590e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057f0:	4b4b      	ldr	r3, [pc, #300]	; (8005920 <HAL_RCC_GetSysClockFreq+0x168>)
 80057f2:	60bb      	str	r3, [r7, #8]
      break;
 80057f4:	e08b      	b.n	800590e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057f6:	4948      	ldr	r1, [pc, #288]	; (8005918 <HAL_RCC_GetSysClockFreq+0x160>)
 80057f8:	6849      	ldr	r1, [r1, #4]
 80057fa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80057fe:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005800:	4945      	ldr	r1, [pc, #276]	; (8005918 <HAL_RCC_GetSysClockFreq+0x160>)
 8005802:	6849      	ldr	r1, [r1, #4]
 8005804:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005808:	2900      	cmp	r1, #0
 800580a:	d024      	beq.n	8005856 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800580c:	4942      	ldr	r1, [pc, #264]	; (8005918 <HAL_RCC_GetSysClockFreq+0x160>)
 800580e:	6849      	ldr	r1, [r1, #4]
 8005810:	0989      	lsrs	r1, r1, #6
 8005812:	4608      	mov	r0, r1
 8005814:	f04f 0100 	mov.w	r1, #0
 8005818:	f240 14ff 	movw	r4, #511	; 0x1ff
 800581c:	f04f 0500 	mov.w	r5, #0
 8005820:	ea00 0204 	and.w	r2, r0, r4
 8005824:	ea01 0305 	and.w	r3, r1, r5
 8005828:	493d      	ldr	r1, [pc, #244]	; (8005920 <HAL_RCC_GetSysClockFreq+0x168>)
 800582a:	fb01 f003 	mul.w	r0, r1, r3
 800582e:	2100      	movs	r1, #0
 8005830:	fb01 f102 	mul.w	r1, r1, r2
 8005834:	1844      	adds	r4, r0, r1
 8005836:	493a      	ldr	r1, [pc, #232]	; (8005920 <HAL_RCC_GetSysClockFreq+0x168>)
 8005838:	fba2 0101 	umull	r0, r1, r2, r1
 800583c:	1863      	adds	r3, r4, r1
 800583e:	4619      	mov	r1, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	461a      	mov	r2, r3
 8005844:	f04f 0300 	mov.w	r3, #0
 8005848:	f7fb f9d6 	bl	8000bf8 <__aeabi_uldivmod>
 800584c:	4602      	mov	r2, r0
 800584e:	460b      	mov	r3, r1
 8005850:	4613      	mov	r3, r2
 8005852:	60fb      	str	r3, [r7, #12]
 8005854:	e04a      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005856:	4b30      	ldr	r3, [pc, #192]	; (8005918 <HAL_RCC_GetSysClockFreq+0x160>)
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	099b      	lsrs	r3, r3, #6
 800585c:	461a      	mov	r2, r3
 800585e:	f04f 0300 	mov.w	r3, #0
 8005862:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005866:	f04f 0100 	mov.w	r1, #0
 800586a:	ea02 0400 	and.w	r4, r2, r0
 800586e:	ea03 0501 	and.w	r5, r3, r1
 8005872:	4620      	mov	r0, r4
 8005874:	4629      	mov	r1, r5
 8005876:	f04f 0200 	mov.w	r2, #0
 800587a:	f04f 0300 	mov.w	r3, #0
 800587e:	014b      	lsls	r3, r1, #5
 8005880:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005884:	0142      	lsls	r2, r0, #5
 8005886:	4610      	mov	r0, r2
 8005888:	4619      	mov	r1, r3
 800588a:	1b00      	subs	r0, r0, r4
 800588c:	eb61 0105 	sbc.w	r1, r1, r5
 8005890:	f04f 0200 	mov.w	r2, #0
 8005894:	f04f 0300 	mov.w	r3, #0
 8005898:	018b      	lsls	r3, r1, #6
 800589a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800589e:	0182      	lsls	r2, r0, #6
 80058a0:	1a12      	subs	r2, r2, r0
 80058a2:	eb63 0301 	sbc.w	r3, r3, r1
 80058a6:	f04f 0000 	mov.w	r0, #0
 80058aa:	f04f 0100 	mov.w	r1, #0
 80058ae:	00d9      	lsls	r1, r3, #3
 80058b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80058b4:	00d0      	lsls	r0, r2, #3
 80058b6:	4602      	mov	r2, r0
 80058b8:	460b      	mov	r3, r1
 80058ba:	1912      	adds	r2, r2, r4
 80058bc:	eb45 0303 	adc.w	r3, r5, r3
 80058c0:	f04f 0000 	mov.w	r0, #0
 80058c4:	f04f 0100 	mov.w	r1, #0
 80058c8:	0299      	lsls	r1, r3, #10
 80058ca:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80058ce:	0290      	lsls	r0, r2, #10
 80058d0:	4602      	mov	r2, r0
 80058d2:	460b      	mov	r3, r1
 80058d4:	4610      	mov	r0, r2
 80058d6:	4619      	mov	r1, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	461a      	mov	r2, r3
 80058dc:	f04f 0300 	mov.w	r3, #0
 80058e0:	f7fb f98a 	bl	8000bf8 <__aeabi_uldivmod>
 80058e4:	4602      	mov	r2, r0
 80058e6:	460b      	mov	r3, r1
 80058e8:	4613      	mov	r3, r2
 80058ea:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80058ec:	4b0a      	ldr	r3, [pc, #40]	; (8005918 <HAL_RCC_GetSysClockFreq+0x160>)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	0c1b      	lsrs	r3, r3, #16
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	3301      	adds	r3, #1
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	fbb2 f3f3 	udiv	r3, r2, r3
 8005904:	60bb      	str	r3, [r7, #8]
      break;
 8005906:	e002      	b.n	800590e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005908:	4b04      	ldr	r3, [pc, #16]	; (800591c <HAL_RCC_GetSysClockFreq+0x164>)
 800590a:	60bb      	str	r3, [r7, #8]
      break;
 800590c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800590e:	68bb      	ldr	r3, [r7, #8]
}
 8005910:	4618      	mov	r0, r3
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bdb0      	pop	{r4, r5, r7, pc}
 8005918:	40023800 	.word	0x40023800
 800591c:	00f42400 	.word	0x00f42400
 8005920:	017d7840 	.word	0x017d7840

08005924 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005924:	b480      	push	{r7}
 8005926:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005928:	4b03      	ldr	r3, [pc, #12]	; (8005938 <HAL_RCC_GetHCLKFreq+0x14>)
 800592a:	681b      	ldr	r3, [r3, #0]
}
 800592c:	4618      	mov	r0, r3
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr
 8005936:	bf00      	nop
 8005938:	20000000 	.word	0x20000000

0800593c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005940:	f7ff fff0 	bl	8005924 <HAL_RCC_GetHCLKFreq>
 8005944:	4602      	mov	r2, r0
 8005946:	4b05      	ldr	r3, [pc, #20]	; (800595c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	0a9b      	lsrs	r3, r3, #10
 800594c:	f003 0307 	and.w	r3, r3, #7
 8005950:	4903      	ldr	r1, [pc, #12]	; (8005960 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005952:	5ccb      	ldrb	r3, [r1, r3]
 8005954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005958:	4618      	mov	r0, r3
 800595a:	bd80      	pop	{r7, pc}
 800595c:	40023800 	.word	0x40023800
 8005960:	0800d5f4 	.word	0x0800d5f4

08005964 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005970:	2300      	movs	r3, #0
 8005972:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	2b00      	cmp	r3, #0
 800597e:	d105      	bne.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005988:	2b00      	cmp	r3, #0
 800598a:	d035      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800598c:	4b67      	ldr	r3, [pc, #412]	; (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800598e:	2200      	movs	r2, #0
 8005990:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005992:	f7fd fccf 	bl	8003334 <HAL_GetTick>
 8005996:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005998:	e008      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800599a:	f7fd fccb 	bl	8003334 <HAL_GetTick>
 800599e:	4602      	mov	r2, r0
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	1ad3      	subs	r3, r2, r3
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d901      	bls.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059a8:	2303      	movs	r3, #3
 80059aa:	e0ba      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059ac:	4b60      	ldr	r3, [pc, #384]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1f0      	bne.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	019a      	lsls	r2, r3, #6
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	071b      	lsls	r3, r3, #28
 80059c4:	495a      	ldr	r1, [pc, #360]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80059c6:	4313      	orrs	r3, r2
 80059c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80059cc:	4b57      	ldr	r3, [pc, #348]	; (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80059ce:	2201      	movs	r2, #1
 80059d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80059d2:	f7fd fcaf 	bl	8003334 <HAL_GetTick>
 80059d6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80059d8:	e008      	b.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80059da:	f7fd fcab 	bl	8003334 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d901      	bls.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e09a      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80059ec:	4b50      	ldr	r3, [pc, #320]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d0f0      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0302 	and.w	r3, r3, #2
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f000 8083 	beq.w	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a06:	2300      	movs	r3, #0
 8005a08:	60fb      	str	r3, [r7, #12]
 8005a0a:	4b49      	ldr	r3, [pc, #292]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0e:	4a48      	ldr	r2, [pc, #288]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a14:	6413      	str	r3, [r2, #64]	; 0x40
 8005a16:	4b46      	ldr	r3, [pc, #280]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a1e:	60fb      	str	r3, [r7, #12]
 8005a20:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005a22:	4b44      	ldr	r3, [pc, #272]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a43      	ldr	r2, [pc, #268]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a2c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a2e:	f7fd fc81 	bl	8003334 <HAL_GetTick>
 8005a32:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005a34:	e008      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005a36:	f7fd fc7d 	bl	8003334 <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d901      	bls.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e06c      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005a48:	4b3a      	ldr	r3, [pc, #232]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0f0      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a54:	4b36      	ldr	r3, [pc, #216]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a5c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d02f      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a6c:	693a      	ldr	r2, [r7, #16]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d028      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a72:	4b2f      	ldr	r3, [pc, #188]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a7a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a7c:	4b2e      	ldr	r3, [pc, #184]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a7e:	2201      	movs	r2, #1
 8005a80:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a82:	4b2d      	ldr	r3, [pc, #180]	; (8005b38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a84:	2200      	movs	r2, #0
 8005a86:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005a88:	4a29      	ldr	r2, [pc, #164]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a8e:	4b28      	ldr	r3, [pc, #160]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a92:	f003 0301 	and.w	r3, r3, #1
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d114      	bne.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005a9a:	f7fd fc4b 	bl	8003334 <HAL_GetTick>
 8005a9e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aa0:	e00a      	b.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005aa2:	f7fd fc47 	bl	8003334 <HAL_GetTick>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d901      	bls.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e034      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ab8:	4b1d      	ldr	r3, [pc, #116]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005abc:	f003 0302 	and.w	r3, r3, #2
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d0ee      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005acc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ad0:	d10d      	bne.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005ad2:	4b17      	ldr	r3, [pc, #92]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005ae2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ae6:	4912      	ldr	r1, [pc, #72]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	608b      	str	r3, [r1, #8]
 8005aec:	e005      	b.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005aee:	4b10      	ldr	r3, [pc, #64]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	4a0f      	ldr	r2, [pc, #60]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005af4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005af8:	6093      	str	r3, [r2, #8]
 8005afa:	4b0d      	ldr	r3, [pc, #52]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005afc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b06:	490a      	ldr	r1, [pc, #40]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0308 	and.w	r3, r3, #8
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d003      	beq.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	7c1a      	ldrb	r2, [r3, #16]
 8005b1c:	4b07      	ldr	r3, [pc, #28]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005b1e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3718      	adds	r7, #24
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	42470068 	.word	0x42470068
 8005b30:	40023800 	.word	0x40023800
 8005b34:	40007000 	.word	0x40007000
 8005b38:	42470e40 	.word	0x42470e40
 8005b3c:	424711e0 	.word	0x424711e0

08005b40 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d101      	bne.n	8005b52 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e083      	b.n	8005c5a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	7f5b      	ldrb	r3, [r3, #29]
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d105      	bne.n	8005b68 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f7fc fd80 	bl	8002668 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	22ca      	movs	r2, #202	; 0xca
 8005b74:	625a      	str	r2, [r3, #36]	; 0x24
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2253      	movs	r2, #83	; 0x53
 8005b7c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 faa8 	bl	80060d4 <RTC_EnterInitMode>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d008      	beq.n	8005b9c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	22ff      	movs	r2, #255	; 0xff
 8005b90:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2204      	movs	r2, #4
 8005b96:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e05e      	b.n	8005c5a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	6812      	ldr	r2, [r2, #0]
 8005ba6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005baa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bae:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	6899      	ldr	r1, [r3, #8]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	431a      	orrs	r2, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	695b      	ldr	r3, [r3, #20]
 8005bc4:	431a      	orrs	r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	68d2      	ldr	r2, [r2, #12]
 8005bd6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6919      	ldr	r1, [r3, #16]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	041a      	lsls	r2, r3, #16
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bfa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	f003 0320 	and.w	r3, r3, #32
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10e      	bne.n	8005c28 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 fa3a 	bl	8006084 <HAL_RTC_WaitForSynchro>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d008      	beq.n	8005c28 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	22ff      	movs	r2, #255	; 0xff
 8005c1c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2204      	movs	r2, #4
 8005c22:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e018      	b.n	8005c5a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005c36:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	699a      	ldr	r2, [r3, #24]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	22ff      	movs	r2, #255	; 0xff
 8005c50:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2201      	movs	r2, #1
 8005c56:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005c58:	2300      	movs	r3, #0
  }
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005c62:	b590      	push	{r4, r7, lr}
 8005c64:	b087      	sub	sp, #28
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	60f8      	str	r0, [r7, #12]
 8005c6a:	60b9      	str	r1, [r7, #8]
 8005c6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	7f1b      	ldrb	r3, [r3, #28]
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d101      	bne.n	8005c7e <HAL_RTC_SetTime+0x1c>
 8005c7a:	2302      	movs	r3, #2
 8005c7c:	e0aa      	b.n	8005dd4 <HAL_RTC_SetTime+0x172>
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2201      	movs	r2, #1
 8005c82:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2202      	movs	r2, #2
 8005c88:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d126      	bne.n	8005cde <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d102      	bne.n	8005ca4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f000 fa3f 	bl	800612c <RTC_ByteToBcd2>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	785b      	ldrb	r3, [r3, #1]
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f000 fa38 	bl	800612c <RTC_ByteToBcd2>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005cc0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	789b      	ldrb	r3, [r3, #2]
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f000 fa30 	bl	800612c <RTC_ByteToBcd2>
 8005ccc:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005cce:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	78db      	ldrb	r3, [r3, #3]
 8005cd6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	617b      	str	r3, [r7, #20]
 8005cdc:	e018      	b.n	8005d10 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d102      	bne.n	8005cf2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	785b      	ldrb	r3, [r3, #1]
 8005cfc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005cfe:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005d04:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	78db      	ldrb	r3, [r3, #3]
 8005d0a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	22ca      	movs	r2, #202	; 0xca
 8005d16:	625a      	str	r2, [r3, #36]	; 0x24
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2253      	movs	r2, #83	; 0x53
 8005d1e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f000 f9d7 	bl	80060d4 <RTC_EnterInitMode>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00b      	beq.n	8005d44 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	22ff      	movs	r2, #255	; 0xff
 8005d32:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2204      	movs	r2, #4
 8005d38:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e047      	b.n	8005dd4 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005d4e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005d52:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	689a      	ldr	r2, [r3, #8]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d62:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	6899      	ldr	r1, [r3, #8]
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	68da      	ldr	r2, [r3, #12]
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	431a      	orrs	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	430a      	orrs	r2, r1
 8005d7a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d8a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f003 0320 	and.w	r3, r3, #32
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d111      	bne.n	8005dbe <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f000 f972 	bl	8006084 <HAL_RTC_WaitForSynchro>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00b      	beq.n	8005dbe <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	22ff      	movs	r2, #255	; 0xff
 8005dac:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2204      	movs	r2, #4
 8005db2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e00a      	b.n	8005dd4 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	22ff      	movs	r2, #255	; 0xff
 8005dc4:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8005dd2:	2300      	movs	r3, #0
  }
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	371c      	adds	r7, #28
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd90      	pop	{r4, r7, pc}

08005ddc <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b086      	sub	sp, #24
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005de8:	2300      	movs	r3, #0
 8005dea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005e0e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005e12:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	0c1b      	lsrs	r3, r3, #16
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005e1e:	b2da      	uxtb	r2, r3
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	0a1b      	lsrs	r3, r3, #8
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e2e:	b2da      	uxtb	r2, r3
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e3c:	b2da      	uxtb	r2, r3
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	0c1b      	lsrs	r3, r3, #16
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e4c:	b2da      	uxtb	r2, r3
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d11a      	bne.n	8005e8e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f000 f983 	bl	8006168 <RTC_Bcd2ToByte>
 8005e62:	4603      	mov	r3, r0
 8005e64:	461a      	mov	r2, r3
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	785b      	ldrb	r3, [r3, #1]
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f000 f97a 	bl	8006168 <RTC_Bcd2ToByte>
 8005e74:	4603      	mov	r3, r0
 8005e76:	461a      	mov	r2, r3
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	789b      	ldrb	r3, [r3, #2]
 8005e80:	4618      	mov	r0, r3
 8005e82:	f000 f971 	bl	8006168 <RTC_Bcd2ToByte>
 8005e86:	4603      	mov	r3, r0
 8005e88:	461a      	mov	r2, r3
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005e8e:	2300      	movs	r3, #0
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3718      	adds	r7, #24
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005e98:	b590      	push	{r4, r7, lr}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	7f1b      	ldrb	r3, [r3, #28]
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d101      	bne.n	8005eb4 <HAL_RTC_SetDate+0x1c>
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	e094      	b.n	8005fde <HAL_RTC_SetDate+0x146>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2202      	movs	r2, #2
 8005ebe:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10e      	bne.n	8005ee4 <HAL_RTC_SetDate+0x4c>
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	785b      	ldrb	r3, [r3, #1]
 8005eca:	f003 0310 	and.w	r3, r3, #16
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d008      	beq.n	8005ee4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	785b      	ldrb	r3, [r3, #1]
 8005ed6:	f023 0310 	bic.w	r3, r3, #16
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	330a      	adds	r3, #10
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d11c      	bne.n	8005f24 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	78db      	ldrb	r3, [r3, #3]
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f000 f91c 	bl	800612c <RTC_ByteToBcd2>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	785b      	ldrb	r3, [r3, #1]
 8005efc:	4618      	mov	r0, r3
 8005efe:	f000 f915 	bl	800612c <RTC_ByteToBcd2>
 8005f02:	4603      	mov	r3, r0
 8005f04:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005f06:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	789b      	ldrb	r3, [r3, #2]
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f000 f90d 	bl	800612c <RTC_ByteToBcd2>
 8005f12:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005f14:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	617b      	str	r3, [r7, #20]
 8005f22:	e00e      	b.n	8005f42 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	78db      	ldrb	r3, [r3, #3]
 8005f28:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	785b      	ldrb	r3, [r3, #1]
 8005f2e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005f30:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005f32:	68ba      	ldr	r2, [r7, #8]
 8005f34:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005f36:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	22ca      	movs	r2, #202	; 0xca
 8005f48:	625a      	str	r2, [r3, #36]	; 0x24
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2253      	movs	r2, #83	; 0x53
 8005f50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005f52:	68f8      	ldr	r0, [r7, #12]
 8005f54:	f000 f8be 	bl	80060d4 <RTC_EnterInitMode>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00b      	beq.n	8005f76 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	22ff      	movs	r2, #255	; 0xff
 8005f64:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2204      	movs	r2, #4
 8005f6a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e033      	b.n	8005fde <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005f80:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005f84:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68da      	ldr	r2, [r3, #12]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f94:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f003 0320 	and.w	r3, r3, #32
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d111      	bne.n	8005fc8 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f000 f86d 	bl	8006084 <HAL_RTC_WaitForSynchro>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00b      	beq.n	8005fc8 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	22ff      	movs	r2, #255	; 0xff
 8005fb6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2204      	movs	r2, #4
 8005fbc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e00a      	b.n	8005fde <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	22ff      	movs	r2, #255	; 0xff
 8005fce:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
  }
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	371c      	adds	r7, #28
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd90      	pop	{r4, r7, pc}

08005fe6 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005fe6:	b580      	push	{r7, lr}
 8005fe8:	b086      	sub	sp, #24
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	60f8      	str	r0, [r7, #12]
 8005fee:	60b9      	str	r1, [r7, #8]
 8005ff0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006000:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006004:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	0c1b      	lsrs	r3, r3, #16
 800600a:	b2da      	uxtb	r2, r3
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	0a1b      	lsrs	r3, r3, #8
 8006014:	b2db      	uxtb	r3, r3
 8006016:	f003 031f 	and.w	r3, r3, #31
 800601a:	b2da      	uxtb	r2, r3
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	b2db      	uxtb	r3, r3
 8006024:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006028:	b2da      	uxtb	r2, r3
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	0b5b      	lsrs	r3, r3, #13
 8006032:	b2db      	uxtb	r3, r3
 8006034:	f003 0307 	and.w	r3, r3, #7
 8006038:	b2da      	uxtb	r2, r3
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d11a      	bne.n	800607a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	78db      	ldrb	r3, [r3, #3]
 8006048:	4618      	mov	r0, r3
 800604a:	f000 f88d 	bl	8006168 <RTC_Bcd2ToByte>
 800604e:	4603      	mov	r3, r0
 8006050:	461a      	mov	r2, r3
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	785b      	ldrb	r3, [r3, #1]
 800605a:	4618      	mov	r0, r3
 800605c:	f000 f884 	bl	8006168 <RTC_Bcd2ToByte>
 8006060:	4603      	mov	r3, r0
 8006062:	461a      	mov	r2, r3
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	789b      	ldrb	r3, [r3, #2]
 800606c:	4618      	mov	r0, r3
 800606e:	f000 f87b 	bl	8006168 <RTC_Bcd2ToByte>
 8006072:	4603      	mov	r3, r0
 8006074:	461a      	mov	r2, r3
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3718      	adds	r7, #24
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800608c:	2300      	movs	r3, #0
 800608e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68da      	ldr	r2, [r3, #12]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800609e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80060a0:	f7fd f948 	bl	8003334 <HAL_GetTick>
 80060a4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80060a6:	e009      	b.n	80060bc <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80060a8:	f7fd f944 	bl	8003334 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060b6:	d901      	bls.n	80060bc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80060b8:	2303      	movs	r3, #3
 80060ba:	e007      	b.n	80060cc <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	f003 0320 	and.w	r3, r3, #32
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d0ee      	beq.n	80060a8 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80060ca:	2300      	movs	r3, #0
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3710      	adds	r7, #16
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060dc:	2300      	movs	r3, #0
 80060de:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d119      	bne.n	8006122 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f04f 32ff 	mov.w	r2, #4294967295
 80060f6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80060f8:	f7fd f91c 	bl	8003334 <HAL_GetTick>
 80060fc:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80060fe:	e009      	b.n	8006114 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006100:	f7fd f918 	bl	8003334 <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800610e:	d901      	bls.n	8006114 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e007      	b.n	8006124 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800611e:	2b00      	cmp	r3, #0
 8006120:	d0ee      	beq.n	8006100 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	4603      	mov	r3, r0
 8006134:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800613a:	e005      	b.n	8006148 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	3301      	adds	r3, #1
 8006140:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006142:	79fb      	ldrb	r3, [r7, #7]
 8006144:	3b0a      	subs	r3, #10
 8006146:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8006148:	79fb      	ldrb	r3, [r7, #7]
 800614a:	2b09      	cmp	r3, #9
 800614c:	d8f6      	bhi.n	800613c <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	b2db      	uxtb	r3, r3
 8006152:	011b      	lsls	r3, r3, #4
 8006154:	b2da      	uxtb	r2, r3
 8006156:	79fb      	ldrb	r3, [r7, #7]
 8006158:	4313      	orrs	r3, r2
 800615a:	b2db      	uxtb	r3, r3
}
 800615c:	4618      	mov	r0, r3
 800615e:	3714      	adds	r7, #20
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006168:	b480      	push	{r7}
 800616a:	b085      	sub	sp, #20
 800616c:	af00      	add	r7, sp, #0
 800616e:	4603      	mov	r3, r0
 8006170:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006172:	2300      	movs	r3, #0
 8006174:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006176:	79fb      	ldrb	r3, [r7, #7]
 8006178:	091b      	lsrs	r3, r3, #4
 800617a:	b2db      	uxtb	r3, r3
 800617c:	461a      	mov	r2, r3
 800617e:	4613      	mov	r3, r2
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	4413      	add	r3, r2
 8006184:	005b      	lsls	r3, r3, #1
 8006186:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8006188:	79fb      	ldrb	r3, [r7, #7]
 800618a:	f003 030f 	and.w	r3, r3, #15
 800618e:	b2da      	uxtb	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	b2db      	uxtb	r3, r3
 8006194:	4413      	add	r3, r2
 8006196:	b2db      	uxtb	r3, r3
}
 8006198:	4618      	mov	r0, r3
 800619a:	3714      	adds	r7, #20
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d101      	bne.n	80061b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e07b      	b.n	80062ae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d108      	bne.n	80061d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061c6:	d009      	beq.n	80061dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2200      	movs	r2, #0
 80061cc:	61da      	str	r2, [r3, #28]
 80061ce:	e005      	b.n	80061dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d106      	bne.n	80061fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7fc fd66 	bl	8002cc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2202      	movs	r2, #2
 8006200:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006212:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006224:	431a      	orrs	r2, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800622e:	431a      	orrs	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	691b      	ldr	r3, [r3, #16]
 8006234:	f003 0302 	and.w	r3, r3, #2
 8006238:	431a      	orrs	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	695b      	ldr	r3, [r3, #20]
 800623e:	f003 0301 	and.w	r3, r3, #1
 8006242:	431a      	orrs	r2, r3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800624c:	431a      	orrs	r2, r3
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	69db      	ldr	r3, [r3, #28]
 8006252:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006256:	431a      	orrs	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a1b      	ldr	r3, [r3, #32]
 800625c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006260:	ea42 0103 	orr.w	r1, r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006268:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	430a      	orrs	r2, r1
 8006272:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	0c1b      	lsrs	r3, r3, #16
 800627a:	f003 0104 	and.w	r1, r3, #4
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006282:	f003 0210 	and.w	r2, r3, #16
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	430a      	orrs	r2, r1
 800628c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	69da      	ldr	r2, [r3, #28]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800629c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3708      	adds	r7, #8
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}

080062b6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	b088      	sub	sp, #32
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	60f8      	str	r0, [r7, #12]
 80062be:	60b9      	str	r1, [r7, #8]
 80062c0:	603b      	str	r3, [r7, #0]
 80062c2:	4613      	mov	r3, r2
 80062c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80062c6:	2300      	movs	r3, #0
 80062c8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d101      	bne.n	80062d8 <HAL_SPI_Transmit+0x22>
 80062d4:	2302      	movs	r3, #2
 80062d6:	e126      	b.n	8006526 <HAL_SPI_Transmit+0x270>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062e0:	f7fd f828 	bl	8003334 <HAL_GetTick>
 80062e4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80062e6:	88fb      	ldrh	r3, [r7, #6]
 80062e8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d002      	beq.n	80062fc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80062f6:	2302      	movs	r3, #2
 80062f8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80062fa:	e10b      	b.n	8006514 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d002      	beq.n	8006308 <HAL_SPI_Transmit+0x52>
 8006302:	88fb      	ldrh	r3, [r7, #6]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d102      	bne.n	800630e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800630c:	e102      	b.n	8006514 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2203      	movs	r2, #3
 8006312:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2200      	movs	r2, #0
 800631a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	68ba      	ldr	r2, [r7, #8]
 8006320:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	88fa      	ldrh	r2, [r7, #6]
 8006326:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	88fa      	ldrh	r2, [r7, #6]
 800632c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2200      	movs	r2, #0
 8006332:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2200      	movs	r2, #0
 8006344:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2200      	movs	r2, #0
 800634a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006354:	d10f      	bne.n	8006376 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006364:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006374:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006380:	2b40      	cmp	r3, #64	; 0x40
 8006382:	d007      	beq.n	8006394 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006392:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800639c:	d14b      	bne.n	8006436 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d002      	beq.n	80063ac <HAL_SPI_Transmit+0xf6>
 80063a6:	8afb      	ldrh	r3, [r7, #22]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d13e      	bne.n	800642a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b0:	881a      	ldrh	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063bc:	1c9a      	adds	r2, r3, #2
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	3b01      	subs	r3, #1
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80063d0:	e02b      	b.n	800642a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f003 0302 	and.w	r3, r3, #2
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d112      	bne.n	8006406 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e4:	881a      	ldrh	r2, [r3, #0]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f0:	1c9a      	adds	r2, r3, #2
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	3b01      	subs	r3, #1
 80063fe:	b29a      	uxth	r2, r3
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	86da      	strh	r2, [r3, #54]	; 0x36
 8006404:	e011      	b.n	800642a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006406:	f7fc ff95 	bl	8003334 <HAL_GetTick>
 800640a:	4602      	mov	r2, r0
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	683a      	ldr	r2, [r7, #0]
 8006412:	429a      	cmp	r2, r3
 8006414:	d803      	bhi.n	800641e <HAL_SPI_Transmit+0x168>
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800641c:	d102      	bne.n	8006424 <HAL_SPI_Transmit+0x16e>
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d102      	bne.n	800642a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006428:	e074      	b.n	8006514 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800642e:	b29b      	uxth	r3, r3
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1ce      	bne.n	80063d2 <HAL_SPI_Transmit+0x11c>
 8006434:	e04c      	b.n	80064d0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d002      	beq.n	8006444 <HAL_SPI_Transmit+0x18e>
 800643e:	8afb      	ldrh	r3, [r7, #22]
 8006440:	2b01      	cmp	r3, #1
 8006442:	d140      	bne.n	80064c6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	330c      	adds	r3, #12
 800644e:	7812      	ldrb	r2, [r2, #0]
 8006450:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006456:	1c5a      	adds	r2, r3, #1
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006460:	b29b      	uxth	r3, r3
 8006462:	3b01      	subs	r3, #1
 8006464:	b29a      	uxth	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800646a:	e02c      	b.n	80064c6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	f003 0302 	and.w	r3, r3, #2
 8006476:	2b02      	cmp	r3, #2
 8006478:	d113      	bne.n	80064a2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	330c      	adds	r3, #12
 8006484:	7812      	ldrb	r2, [r2, #0]
 8006486:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800648c:	1c5a      	adds	r2, r3, #1
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006496:	b29b      	uxth	r3, r3
 8006498:	3b01      	subs	r3, #1
 800649a:	b29a      	uxth	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	86da      	strh	r2, [r3, #54]	; 0x36
 80064a0:	e011      	b.n	80064c6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064a2:	f7fc ff47 	bl	8003334 <HAL_GetTick>
 80064a6:	4602      	mov	r2, r0
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d803      	bhi.n	80064ba <HAL_SPI_Transmit+0x204>
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064b8:	d102      	bne.n	80064c0 <HAL_SPI_Transmit+0x20a>
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d102      	bne.n	80064c6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80064c0:	2303      	movs	r3, #3
 80064c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064c4:	e026      	b.n	8006514 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1cd      	bne.n	800646c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80064d0:	69ba      	ldr	r2, [r7, #24]
 80064d2:	6839      	ldr	r1, [r7, #0]
 80064d4:	68f8      	ldr	r0, [r7, #12]
 80064d6:	f000 fa63 	bl	80069a0 <SPI_EndRxTxTransaction>
 80064da:	4603      	mov	r3, r0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d002      	beq.n	80064e6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2220      	movs	r2, #32
 80064e4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d10a      	bne.n	8006504 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064ee:	2300      	movs	r3, #0
 80064f0:	613b      	str	r3, [r7, #16]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	613b      	str	r3, [r7, #16]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	613b      	str	r3, [r7, #16]
 8006502:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006508:	2b00      	cmp	r3, #0
 800650a:	d002      	beq.n	8006512 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	77fb      	strb	r3, [r7, #31]
 8006510:	e000      	b.n	8006514 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006512:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2200      	movs	r2, #0
 8006520:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006524:	7ffb      	ldrb	r3, [r7, #31]
}
 8006526:	4618      	mov	r0, r3
 8006528:	3720      	adds	r7, #32
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800652e:	b580      	push	{r7, lr}
 8006530:	b08c      	sub	sp, #48	; 0x30
 8006532:	af00      	add	r7, sp, #0
 8006534:	60f8      	str	r0, [r7, #12]
 8006536:	60b9      	str	r1, [r7, #8]
 8006538:	607a      	str	r2, [r7, #4]
 800653a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800653c:	2301      	movs	r3, #1
 800653e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006540:	2300      	movs	r3, #0
 8006542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800654c:	2b01      	cmp	r3, #1
 800654e:	d101      	bne.n	8006554 <HAL_SPI_TransmitReceive+0x26>
 8006550:	2302      	movs	r3, #2
 8006552:	e18a      	b.n	800686a <HAL_SPI_TransmitReceive+0x33c>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800655c:	f7fc feea 	bl	8003334 <HAL_GetTick>
 8006560:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006568:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006572:	887b      	ldrh	r3, [r7, #2]
 8006574:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006576:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800657a:	2b01      	cmp	r3, #1
 800657c:	d00f      	beq.n	800659e <HAL_SPI_TransmitReceive+0x70>
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006584:	d107      	bne.n	8006596 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d103      	bne.n	8006596 <HAL_SPI_TransmitReceive+0x68>
 800658e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006592:	2b04      	cmp	r3, #4
 8006594:	d003      	beq.n	800659e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006596:	2302      	movs	r3, #2
 8006598:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800659c:	e15b      	b.n	8006856 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d005      	beq.n	80065b0 <HAL_SPI_TransmitReceive+0x82>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d002      	beq.n	80065b0 <HAL_SPI_TransmitReceive+0x82>
 80065aa:	887b      	ldrh	r3, [r7, #2]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d103      	bne.n	80065b8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80065b6:	e14e      	b.n	8006856 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	2b04      	cmp	r3, #4
 80065c2:	d003      	beq.n	80065cc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2205      	movs	r2, #5
 80065c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	887a      	ldrh	r2, [r7, #2]
 80065dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	887a      	ldrh	r2, [r7, #2]
 80065e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	68ba      	ldr	r2, [r7, #8]
 80065e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	887a      	ldrh	r2, [r7, #2]
 80065ee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	887a      	ldrh	r2, [r7, #2]
 80065f4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2200      	movs	r2, #0
 80065fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800660c:	2b40      	cmp	r3, #64	; 0x40
 800660e:	d007      	beq.n	8006620 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800661e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006628:	d178      	bne.n	800671c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d002      	beq.n	8006638 <HAL_SPI_TransmitReceive+0x10a>
 8006632:	8b7b      	ldrh	r3, [r7, #26]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d166      	bne.n	8006706 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800663c:	881a      	ldrh	r2, [r3, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006648:	1c9a      	adds	r2, r3, #2
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006652:	b29b      	uxth	r3, r3
 8006654:	3b01      	subs	r3, #1
 8006656:	b29a      	uxth	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800665c:	e053      	b.n	8006706 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f003 0302 	and.w	r3, r3, #2
 8006668:	2b02      	cmp	r3, #2
 800666a:	d11b      	bne.n	80066a4 <HAL_SPI_TransmitReceive+0x176>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006670:	b29b      	uxth	r3, r3
 8006672:	2b00      	cmp	r3, #0
 8006674:	d016      	beq.n	80066a4 <HAL_SPI_TransmitReceive+0x176>
 8006676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006678:	2b01      	cmp	r3, #1
 800667a:	d113      	bne.n	80066a4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006680:	881a      	ldrh	r2, [r3, #0]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800668c:	1c9a      	adds	r2, r3, #2
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006696:	b29b      	uxth	r3, r3
 8006698:	3b01      	subs	r3, #1
 800669a:	b29a      	uxth	r2, r3
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80066a0:	2300      	movs	r3, #0
 80066a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	f003 0301 	and.w	r3, r3, #1
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d119      	bne.n	80066e6 <HAL_SPI_TransmitReceive+0x1b8>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066b6:	b29b      	uxth	r3, r3
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d014      	beq.n	80066e6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	68da      	ldr	r2, [r3, #12]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c6:	b292      	uxth	r2, r2
 80066c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ce:	1c9a      	adds	r2, r3, #2
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066d8:	b29b      	uxth	r3, r3
 80066da:	3b01      	subs	r3, #1
 80066dc:	b29a      	uxth	r2, r3
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066e2:	2301      	movs	r3, #1
 80066e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80066e6:	f7fc fe25 	bl	8003334 <HAL_GetTick>
 80066ea:	4602      	mov	r2, r0
 80066ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ee:	1ad3      	subs	r3, r2, r3
 80066f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d807      	bhi.n	8006706 <HAL_SPI_TransmitReceive+0x1d8>
 80066f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066fc:	d003      	beq.n	8006706 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006704:	e0a7      	b.n	8006856 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800670a:	b29b      	uxth	r3, r3
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1a6      	bne.n	800665e <HAL_SPI_TransmitReceive+0x130>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1a1      	bne.n	800665e <HAL_SPI_TransmitReceive+0x130>
 800671a:	e07c      	b.n	8006816 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d002      	beq.n	800672a <HAL_SPI_TransmitReceive+0x1fc>
 8006724:	8b7b      	ldrh	r3, [r7, #26]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d16b      	bne.n	8006802 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	330c      	adds	r3, #12
 8006734:	7812      	ldrb	r2, [r2, #0]
 8006736:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800673c:	1c5a      	adds	r2, r3, #1
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006746:	b29b      	uxth	r3, r3
 8006748:	3b01      	subs	r3, #1
 800674a:	b29a      	uxth	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006750:	e057      	b.n	8006802 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f003 0302 	and.w	r3, r3, #2
 800675c:	2b02      	cmp	r3, #2
 800675e:	d11c      	bne.n	800679a <HAL_SPI_TransmitReceive+0x26c>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006764:	b29b      	uxth	r3, r3
 8006766:	2b00      	cmp	r3, #0
 8006768:	d017      	beq.n	800679a <HAL_SPI_TransmitReceive+0x26c>
 800676a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800676c:	2b01      	cmp	r3, #1
 800676e:	d114      	bne.n	800679a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	330c      	adds	r3, #12
 800677a:	7812      	ldrb	r2, [r2, #0]
 800677c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006782:	1c5a      	adds	r2, r3, #1
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800678c:	b29b      	uxth	r3, r3
 800678e:	3b01      	subs	r3, #1
 8006790:	b29a      	uxth	r2, r3
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006796:	2300      	movs	r3, #0
 8006798:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d119      	bne.n	80067dc <HAL_SPI_TransmitReceive+0x2ae>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d014      	beq.n	80067dc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68da      	ldr	r2, [r3, #12]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067bc:	b2d2      	uxtb	r2, r2
 80067be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	3b01      	subs	r3, #1
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067d8:	2301      	movs	r3, #1
 80067da:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80067dc:	f7fc fdaa 	bl	8003334 <HAL_GetTick>
 80067e0:	4602      	mov	r2, r0
 80067e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d803      	bhi.n	80067f4 <HAL_SPI_TransmitReceive+0x2c6>
 80067ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f2:	d102      	bne.n	80067fa <HAL_SPI_TransmitReceive+0x2cc>
 80067f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d103      	bne.n	8006802 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80067fa:	2303      	movs	r3, #3
 80067fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006800:	e029      	b.n	8006856 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006806:	b29b      	uxth	r3, r3
 8006808:	2b00      	cmp	r3, #0
 800680a:	d1a2      	bne.n	8006752 <HAL_SPI_TransmitReceive+0x224>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006810:	b29b      	uxth	r3, r3
 8006812:	2b00      	cmp	r3, #0
 8006814:	d19d      	bne.n	8006752 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006816:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006818:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800681a:	68f8      	ldr	r0, [r7, #12]
 800681c:	f000 f8c0 	bl	80069a0 <SPI_EndRxTxTransaction>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d006      	beq.n	8006834 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2220      	movs	r2, #32
 8006830:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006832:	e010      	b.n	8006856 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d10b      	bne.n	8006854 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800683c:	2300      	movs	r3, #0
 800683e:	617b      	str	r3, [r7, #20]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	617b      	str	r3, [r7, #20]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	617b      	str	r3, [r7, #20]
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	e000      	b.n	8006856 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006854:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006866:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800686a:	4618      	mov	r0, r3
 800686c:	3730      	adds	r7, #48	; 0x30
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}

08006872 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006872:	b480      	push	{r7}
 8006874:	b083      	sub	sp, #12
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006880:	b2db      	uxtb	r3, r3
}
 8006882:	4618      	mov	r0, r3
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
	...

08006890 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b088      	sub	sp, #32
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	603b      	str	r3, [r7, #0]
 800689c:	4613      	mov	r3, r2
 800689e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80068a0:	f7fc fd48 	bl	8003334 <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068a8:	1a9b      	subs	r3, r3, r2
 80068aa:	683a      	ldr	r2, [r7, #0]
 80068ac:	4413      	add	r3, r2
 80068ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80068b0:	f7fc fd40 	bl	8003334 <HAL_GetTick>
 80068b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80068b6:	4b39      	ldr	r3, [pc, #228]	; (800699c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	015b      	lsls	r3, r3, #5
 80068bc:	0d1b      	lsrs	r3, r3, #20
 80068be:	69fa      	ldr	r2, [r7, #28]
 80068c0:	fb02 f303 	mul.w	r3, r2, r3
 80068c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068c6:	e054      	b.n	8006972 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ce:	d050      	beq.n	8006972 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80068d0:	f7fc fd30 	bl	8003334 <HAL_GetTick>
 80068d4:	4602      	mov	r2, r0
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	69fa      	ldr	r2, [r7, #28]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d902      	bls.n	80068e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d13d      	bne.n	8006962 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80068f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068fe:	d111      	bne.n	8006924 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006908:	d004      	beq.n	8006914 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006912:	d107      	bne.n	8006924 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006922:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006928:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800692c:	d10f      	bne.n	800694e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800694c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2201      	movs	r2, #1
 8006952:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2200      	movs	r2, #0
 800695a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800695e:	2303      	movs	r3, #3
 8006960:	e017      	b.n	8006992 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d101      	bne.n	800696c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006968:	2300      	movs	r3, #0
 800696a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	3b01      	subs	r3, #1
 8006970:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	689a      	ldr	r2, [r3, #8]
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	4013      	ands	r3, r2
 800697c:	68ba      	ldr	r2, [r7, #8]
 800697e:	429a      	cmp	r2, r3
 8006980:	bf0c      	ite	eq
 8006982:	2301      	moveq	r3, #1
 8006984:	2300      	movne	r3, #0
 8006986:	b2db      	uxtb	r3, r3
 8006988:	461a      	mov	r2, r3
 800698a:	79fb      	ldrb	r3, [r7, #7]
 800698c:	429a      	cmp	r2, r3
 800698e:	d19b      	bne.n	80068c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3720      	adds	r7, #32
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	20000000 	.word	0x20000000

080069a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b088      	sub	sp, #32
 80069a4:	af02      	add	r7, sp, #8
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80069ac:	4b1b      	ldr	r3, [pc, #108]	; (8006a1c <SPI_EndRxTxTransaction+0x7c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a1b      	ldr	r2, [pc, #108]	; (8006a20 <SPI_EndRxTxTransaction+0x80>)
 80069b2:	fba2 2303 	umull	r2, r3, r2, r3
 80069b6:	0d5b      	lsrs	r3, r3, #21
 80069b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80069bc:	fb02 f303 	mul.w	r3, r2, r3
 80069c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069ca:	d112      	bne.n	80069f2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	2200      	movs	r2, #0
 80069d4:	2180      	movs	r1, #128	; 0x80
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f7ff ff5a 	bl	8006890 <SPI_WaitFlagStateUntilTimeout>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d016      	beq.n	8006a10 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069e6:	f043 0220 	orr.w	r2, r3, #32
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e00f      	b.n	8006a12 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d00a      	beq.n	8006a0e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	3b01      	subs	r3, #1
 80069fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a08:	2b80      	cmp	r3, #128	; 0x80
 8006a0a:	d0f2      	beq.n	80069f2 <SPI_EndRxTxTransaction+0x52>
 8006a0c:	e000      	b.n	8006a10 <SPI_EndRxTxTransaction+0x70>
        break;
 8006a0e:	bf00      	nop
  }

  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3718      	adds	r7, #24
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	20000000 	.word	0x20000000
 8006a20:	165e9f81 	.word	0x165e9f81

08006a24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b082      	sub	sp, #8
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d101      	bne.n	8006a36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e041      	b.n	8006aba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d106      	bne.n	8006a50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f7fc fb9c 	bl	8003188 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2202      	movs	r2, #2
 8006a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	3304      	adds	r3, #4
 8006a60:	4619      	mov	r1, r3
 8006a62:	4610      	mov	r0, r2
 8006a64:	f000 fa88 	bl	8006f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3708      	adds	r7, #8
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
	...

08006ac4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b085      	sub	sp, #20
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d001      	beq.n	8006adc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e044      	b.n	8006b66 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68da      	ldr	r2, [r3, #12]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f042 0201 	orr.w	r2, r2, #1
 8006af2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a1e      	ldr	r2, [pc, #120]	; (8006b74 <HAL_TIM_Base_Start_IT+0xb0>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d018      	beq.n	8006b30 <HAL_TIM_Base_Start_IT+0x6c>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b06:	d013      	beq.n	8006b30 <HAL_TIM_Base_Start_IT+0x6c>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a1a      	ldr	r2, [pc, #104]	; (8006b78 <HAL_TIM_Base_Start_IT+0xb4>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d00e      	beq.n	8006b30 <HAL_TIM_Base_Start_IT+0x6c>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a19      	ldr	r2, [pc, #100]	; (8006b7c <HAL_TIM_Base_Start_IT+0xb8>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d009      	beq.n	8006b30 <HAL_TIM_Base_Start_IT+0x6c>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a17      	ldr	r2, [pc, #92]	; (8006b80 <HAL_TIM_Base_Start_IT+0xbc>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d004      	beq.n	8006b30 <HAL_TIM_Base_Start_IT+0x6c>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a16      	ldr	r2, [pc, #88]	; (8006b84 <HAL_TIM_Base_Start_IT+0xc0>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d111      	bne.n	8006b54 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	f003 0307 	and.w	r3, r3, #7
 8006b3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2b06      	cmp	r3, #6
 8006b40:	d010      	beq.n	8006b64 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f042 0201 	orr.w	r2, r2, #1
 8006b50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b52:	e007      	b.n	8006b64 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f042 0201 	orr.w	r2, r2, #1
 8006b62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3714      	adds	r7, #20
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr
 8006b72:	bf00      	nop
 8006b74:	40010000 	.word	0x40010000
 8006b78:	40000400 	.word	0x40000400
 8006b7c:	40000800 	.word	0x40000800
 8006b80:	40000c00 	.word	0x40000c00
 8006b84:	40014000 	.word	0x40014000

08006b88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b082      	sub	sp, #8
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	691b      	ldr	r3, [r3, #16]
 8006b96:	f003 0302 	and.w	r3, r3, #2
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d122      	bne.n	8006be4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	68db      	ldr	r3, [r3, #12]
 8006ba4:	f003 0302 	and.w	r3, r3, #2
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d11b      	bne.n	8006be4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f06f 0202 	mvn.w	r2, #2
 8006bb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2201      	movs	r2, #1
 8006bba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	f003 0303 	and.w	r3, r3, #3
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d003      	beq.n	8006bd2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 f9b5 	bl	8006f3a <HAL_TIM_IC_CaptureCallback>
 8006bd0:	e005      	b.n	8006bde <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f000 f9a7 	bl	8006f26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 f9b8 	bl	8006f4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	f003 0304 	and.w	r3, r3, #4
 8006bee:	2b04      	cmp	r3, #4
 8006bf0:	d122      	bne.n	8006c38 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	f003 0304 	and.w	r3, r3, #4
 8006bfc:	2b04      	cmp	r3, #4
 8006bfe:	d11b      	bne.n	8006c38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f06f 0204 	mvn.w	r2, #4
 8006c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2202      	movs	r2, #2
 8006c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	699b      	ldr	r3, [r3, #24]
 8006c16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d003      	beq.n	8006c26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 f98b 	bl	8006f3a <HAL_TIM_IC_CaptureCallback>
 8006c24:	e005      	b.n	8006c32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 f97d 	bl	8006f26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f000 f98e 	bl	8006f4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	f003 0308 	and.w	r3, r3, #8
 8006c42:	2b08      	cmp	r3, #8
 8006c44:	d122      	bne.n	8006c8c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	f003 0308 	and.w	r3, r3, #8
 8006c50:	2b08      	cmp	r3, #8
 8006c52:	d11b      	bne.n	8006c8c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f06f 0208 	mvn.w	r2, #8
 8006c5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2204      	movs	r2, #4
 8006c62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	69db      	ldr	r3, [r3, #28]
 8006c6a:	f003 0303 	and.w	r3, r3, #3
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d003      	beq.n	8006c7a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 f961 	bl	8006f3a <HAL_TIM_IC_CaptureCallback>
 8006c78:	e005      	b.n	8006c86 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f000 f953 	bl	8006f26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f000 f964 	bl	8006f4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	691b      	ldr	r3, [r3, #16]
 8006c92:	f003 0310 	and.w	r3, r3, #16
 8006c96:	2b10      	cmp	r3, #16
 8006c98:	d122      	bne.n	8006ce0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	f003 0310 	and.w	r3, r3, #16
 8006ca4:	2b10      	cmp	r3, #16
 8006ca6:	d11b      	bne.n	8006ce0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f06f 0210 	mvn.w	r2, #16
 8006cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2208      	movs	r2, #8
 8006cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	69db      	ldr	r3, [r3, #28]
 8006cbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d003      	beq.n	8006cce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 f937 	bl	8006f3a <HAL_TIM_IC_CaptureCallback>
 8006ccc:	e005      	b.n	8006cda <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f929 	bl	8006f26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 f93a 	bl	8006f4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	691b      	ldr	r3, [r3, #16]
 8006ce6:	f003 0301 	and.w	r3, r3, #1
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d10e      	bne.n	8006d0c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	f003 0301 	and.w	r3, r3, #1
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d107      	bne.n	8006d0c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f06f 0201 	mvn.w	r2, #1
 8006d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f7fb fada 	bl	80022c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	691b      	ldr	r3, [r3, #16]
 8006d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d16:	2b80      	cmp	r3, #128	; 0x80
 8006d18:	d10e      	bne.n	8006d38 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d24:	2b80      	cmp	r3, #128	; 0x80
 8006d26:	d107      	bne.n	8006d38 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 fab2 	bl	800729c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d42:	2b40      	cmp	r3, #64	; 0x40
 8006d44:	d10e      	bne.n	8006d64 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d50:	2b40      	cmp	r3, #64	; 0x40
 8006d52:	d107      	bne.n	8006d64 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f000 f8ff 	bl	8006f62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	691b      	ldr	r3, [r3, #16]
 8006d6a:	f003 0320 	and.w	r3, r3, #32
 8006d6e:	2b20      	cmp	r3, #32
 8006d70:	d10e      	bne.n	8006d90 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	68db      	ldr	r3, [r3, #12]
 8006d78:	f003 0320 	and.w	r3, r3, #32
 8006d7c:	2b20      	cmp	r3, #32
 8006d7e:	d107      	bne.n	8006d90 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f06f 0220 	mvn.w	r2, #32
 8006d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 fa7c 	bl	8007288 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d90:	bf00      	nop
 8006d92:	3708      	adds	r7, #8
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}

08006d98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006da2:	2300      	movs	r3, #0
 8006da4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d101      	bne.n	8006db4 <HAL_TIM_ConfigClockSource+0x1c>
 8006db0:	2302      	movs	r3, #2
 8006db2:	e0b4      	b.n	8006f1e <HAL_TIM_ConfigClockSource+0x186>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006dd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006dda:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	68ba      	ldr	r2, [r7, #8]
 8006de2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dec:	d03e      	beq.n	8006e6c <HAL_TIM_ConfigClockSource+0xd4>
 8006dee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006df2:	f200 8087 	bhi.w	8006f04 <HAL_TIM_ConfigClockSource+0x16c>
 8006df6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dfa:	f000 8086 	beq.w	8006f0a <HAL_TIM_ConfigClockSource+0x172>
 8006dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e02:	d87f      	bhi.n	8006f04 <HAL_TIM_ConfigClockSource+0x16c>
 8006e04:	2b70      	cmp	r3, #112	; 0x70
 8006e06:	d01a      	beq.n	8006e3e <HAL_TIM_ConfigClockSource+0xa6>
 8006e08:	2b70      	cmp	r3, #112	; 0x70
 8006e0a:	d87b      	bhi.n	8006f04 <HAL_TIM_ConfigClockSource+0x16c>
 8006e0c:	2b60      	cmp	r3, #96	; 0x60
 8006e0e:	d050      	beq.n	8006eb2 <HAL_TIM_ConfigClockSource+0x11a>
 8006e10:	2b60      	cmp	r3, #96	; 0x60
 8006e12:	d877      	bhi.n	8006f04 <HAL_TIM_ConfigClockSource+0x16c>
 8006e14:	2b50      	cmp	r3, #80	; 0x50
 8006e16:	d03c      	beq.n	8006e92 <HAL_TIM_ConfigClockSource+0xfa>
 8006e18:	2b50      	cmp	r3, #80	; 0x50
 8006e1a:	d873      	bhi.n	8006f04 <HAL_TIM_ConfigClockSource+0x16c>
 8006e1c:	2b40      	cmp	r3, #64	; 0x40
 8006e1e:	d058      	beq.n	8006ed2 <HAL_TIM_ConfigClockSource+0x13a>
 8006e20:	2b40      	cmp	r3, #64	; 0x40
 8006e22:	d86f      	bhi.n	8006f04 <HAL_TIM_ConfigClockSource+0x16c>
 8006e24:	2b30      	cmp	r3, #48	; 0x30
 8006e26:	d064      	beq.n	8006ef2 <HAL_TIM_ConfigClockSource+0x15a>
 8006e28:	2b30      	cmp	r3, #48	; 0x30
 8006e2a:	d86b      	bhi.n	8006f04 <HAL_TIM_ConfigClockSource+0x16c>
 8006e2c:	2b20      	cmp	r3, #32
 8006e2e:	d060      	beq.n	8006ef2 <HAL_TIM_ConfigClockSource+0x15a>
 8006e30:	2b20      	cmp	r3, #32
 8006e32:	d867      	bhi.n	8006f04 <HAL_TIM_ConfigClockSource+0x16c>
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d05c      	beq.n	8006ef2 <HAL_TIM_ConfigClockSource+0x15a>
 8006e38:	2b10      	cmp	r3, #16
 8006e3a:	d05a      	beq.n	8006ef2 <HAL_TIM_ConfigClockSource+0x15a>
 8006e3c:	e062      	b.n	8006f04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6818      	ldr	r0, [r3, #0]
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	6899      	ldr	r1, [r3, #8]
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	685a      	ldr	r2, [r3, #4]
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	f000 f98d 	bl	800716c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68ba      	ldr	r2, [r7, #8]
 8006e68:	609a      	str	r2, [r3, #8]
      break;
 8006e6a:	e04f      	b.n	8006f0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6818      	ldr	r0, [r3, #0]
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	6899      	ldr	r1, [r3, #8]
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	685a      	ldr	r2, [r3, #4]
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	f000 f976 	bl	800716c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	689a      	ldr	r2, [r3, #8]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e8e:	609a      	str	r2, [r3, #8]
      break;
 8006e90:	e03c      	b.n	8006f0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6818      	ldr	r0, [r3, #0]
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	6859      	ldr	r1, [r3, #4]
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	f000 f8ea 	bl	8007078 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2150      	movs	r1, #80	; 0x50
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f000 f943 	bl	8007136 <TIM_ITRx_SetConfig>
      break;
 8006eb0:	e02c      	b.n	8006f0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6818      	ldr	r0, [r3, #0]
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	6859      	ldr	r1, [r3, #4]
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	68db      	ldr	r3, [r3, #12]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	f000 f909 	bl	80070d6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2160      	movs	r1, #96	; 0x60
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f000 f933 	bl	8007136 <TIM_ITRx_SetConfig>
      break;
 8006ed0:	e01c      	b.n	8006f0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6818      	ldr	r0, [r3, #0]
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	6859      	ldr	r1, [r3, #4]
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	68db      	ldr	r3, [r3, #12]
 8006ede:	461a      	mov	r2, r3
 8006ee0:	f000 f8ca 	bl	8007078 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	2140      	movs	r1, #64	; 0x40
 8006eea:	4618      	mov	r0, r3
 8006eec:	f000 f923 	bl	8007136 <TIM_ITRx_SetConfig>
      break;
 8006ef0:	e00c      	b.n	8006f0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4619      	mov	r1, r3
 8006efc:	4610      	mov	r0, r2
 8006efe:	f000 f91a 	bl	8007136 <TIM_ITRx_SetConfig>
      break;
 8006f02:	e003      	b.n	8006f0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	73fb      	strb	r3, [r7, #15]
      break;
 8006f08:	e000      	b.n	8006f0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006f0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3710      	adds	r7, #16
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}

08006f26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f26:	b480      	push	{r7}
 8006f28:	b083      	sub	sp, #12
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f2e:	bf00      	nop
 8006f30:	370c      	adds	r7, #12
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b083      	sub	sp, #12
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f42:	bf00      	nop
 8006f44:	370c      	adds	r7, #12
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr

08006f4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f4e:	b480      	push	{r7}
 8006f50:	b083      	sub	sp, #12
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f56:	bf00      	nop
 8006f58:	370c      	adds	r7, #12
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr

08006f62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b083      	sub	sp, #12
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f6a:	bf00      	nop
 8006f6c:	370c      	adds	r7, #12
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
	...

08006f78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a34      	ldr	r2, [pc, #208]	; (800705c <TIM_Base_SetConfig+0xe4>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d00f      	beq.n	8006fb0 <TIM_Base_SetConfig+0x38>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f96:	d00b      	beq.n	8006fb0 <TIM_Base_SetConfig+0x38>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	4a31      	ldr	r2, [pc, #196]	; (8007060 <TIM_Base_SetConfig+0xe8>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d007      	beq.n	8006fb0 <TIM_Base_SetConfig+0x38>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a30      	ldr	r2, [pc, #192]	; (8007064 <TIM_Base_SetConfig+0xec>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d003      	beq.n	8006fb0 <TIM_Base_SetConfig+0x38>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	4a2f      	ldr	r2, [pc, #188]	; (8007068 <TIM_Base_SetConfig+0xf0>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d108      	bne.n	8006fc2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a25      	ldr	r2, [pc, #148]	; (800705c <TIM_Base_SetConfig+0xe4>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d01b      	beq.n	8007002 <TIM_Base_SetConfig+0x8a>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fd0:	d017      	beq.n	8007002 <TIM_Base_SetConfig+0x8a>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a22      	ldr	r2, [pc, #136]	; (8007060 <TIM_Base_SetConfig+0xe8>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d013      	beq.n	8007002 <TIM_Base_SetConfig+0x8a>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	4a21      	ldr	r2, [pc, #132]	; (8007064 <TIM_Base_SetConfig+0xec>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d00f      	beq.n	8007002 <TIM_Base_SetConfig+0x8a>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	4a20      	ldr	r2, [pc, #128]	; (8007068 <TIM_Base_SetConfig+0xf0>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d00b      	beq.n	8007002 <TIM_Base_SetConfig+0x8a>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	4a1f      	ldr	r2, [pc, #124]	; (800706c <TIM_Base_SetConfig+0xf4>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d007      	beq.n	8007002 <TIM_Base_SetConfig+0x8a>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	4a1e      	ldr	r2, [pc, #120]	; (8007070 <TIM_Base_SetConfig+0xf8>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d003      	beq.n	8007002 <TIM_Base_SetConfig+0x8a>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4a1d      	ldr	r2, [pc, #116]	; (8007074 <TIM_Base_SetConfig+0xfc>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d108      	bne.n	8007014 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007008:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	68fa      	ldr	r2, [r7, #12]
 8007010:	4313      	orrs	r3, r2
 8007012:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	695b      	ldr	r3, [r3, #20]
 800701e:	4313      	orrs	r3, r2
 8007020:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	689a      	ldr	r2, [r3, #8]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a08      	ldr	r2, [pc, #32]	; (800705c <TIM_Base_SetConfig+0xe4>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d103      	bne.n	8007048 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	691a      	ldr	r2, [r3, #16]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	615a      	str	r2, [r3, #20]
}
 800704e:	bf00      	nop
 8007050:	3714      	adds	r7, #20
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	40010000 	.word	0x40010000
 8007060:	40000400 	.word	0x40000400
 8007064:	40000800 	.word	0x40000800
 8007068:	40000c00 	.word	0x40000c00
 800706c:	40014000 	.word	0x40014000
 8007070:	40014400 	.word	0x40014400
 8007074:	40014800 	.word	0x40014800

08007078 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007078:	b480      	push	{r7}
 800707a:	b087      	sub	sp, #28
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6a1b      	ldr	r3, [r3, #32]
 8007088:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6a1b      	ldr	r3, [r3, #32]
 800708e:	f023 0201 	bic.w	r2, r3, #1
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	699b      	ldr	r3, [r3, #24]
 800709a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	011b      	lsls	r3, r3, #4
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	f023 030a 	bic.w	r3, r3, #10
 80070b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070b6:	697a      	ldr	r2, [r7, #20]
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	621a      	str	r2, [r3, #32]
}
 80070ca:	bf00      	nop
 80070cc:	371c      	adds	r7, #28
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr

080070d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070d6:	b480      	push	{r7}
 80070d8:	b087      	sub	sp, #28
 80070da:	af00      	add	r7, sp, #0
 80070dc:	60f8      	str	r0, [r7, #12]
 80070de:	60b9      	str	r1, [r7, #8]
 80070e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	6a1b      	ldr	r3, [r3, #32]
 80070e6:	f023 0210 	bic.w	r2, r3, #16
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6a1b      	ldr	r3, [r3, #32]
 80070f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007100:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	031b      	lsls	r3, r3, #12
 8007106:	697a      	ldr	r2, [r7, #20]
 8007108:	4313      	orrs	r3, r2
 800710a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007112:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	011b      	lsls	r3, r3, #4
 8007118:	693a      	ldr	r2, [r7, #16]
 800711a:	4313      	orrs	r3, r2
 800711c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	697a      	ldr	r2, [r7, #20]
 8007122:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	621a      	str	r2, [r3, #32]
}
 800712a:	bf00      	nop
 800712c:	371c      	adds	r7, #28
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr

08007136 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007136:	b480      	push	{r7}
 8007138:	b085      	sub	sp, #20
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
 800713e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800714c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800714e:	683a      	ldr	r2, [r7, #0]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4313      	orrs	r3, r2
 8007154:	f043 0307 	orr.w	r3, r3, #7
 8007158:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	68fa      	ldr	r2, [r7, #12]
 800715e:	609a      	str	r2, [r3, #8]
}
 8007160:	bf00      	nop
 8007162:	3714      	adds	r7, #20
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800716c:	b480      	push	{r7}
 800716e:	b087      	sub	sp, #28
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]
 8007178:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007186:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	021a      	lsls	r2, r3, #8
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	431a      	orrs	r2, r3
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	4313      	orrs	r3, r2
 8007194:	697a      	ldr	r2, [r7, #20]
 8007196:	4313      	orrs	r3, r2
 8007198:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	697a      	ldr	r2, [r7, #20]
 800719e:	609a      	str	r2, [r3, #8]
}
 80071a0:	bf00      	nop
 80071a2:	371c      	adds	r7, #28
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b085      	sub	sp, #20
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d101      	bne.n	80071c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071c0:	2302      	movs	r3, #2
 80071c2:	e050      	b.n	8007266 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2202      	movs	r2, #2
 80071d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a1c      	ldr	r2, [pc, #112]	; (8007274 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d018      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007210:	d013      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a18      	ldr	r2, [pc, #96]	; (8007278 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d00e      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a16      	ldr	r2, [pc, #88]	; (800727c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d009      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a15      	ldr	r2, [pc, #84]	; (8007280 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d004      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a13      	ldr	r2, [pc, #76]	; (8007284 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d10c      	bne.n	8007254 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007240:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	68ba      	ldr	r2, [r7, #8]
 8007248:	4313      	orrs	r3, r2
 800724a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3714      	adds	r7, #20
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	40010000 	.word	0x40010000
 8007278:	40000400 	.word	0x40000400
 800727c:	40000800 	.word	0x40000800
 8007280:	40000c00 	.word	0x40000c00
 8007284:	40014000 	.word	0x40014000

08007288 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007290:	bf00      	nop
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr

0800729c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072a4:	bf00      	nop
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80072b4:	4904      	ldr	r1, [pc, #16]	; (80072c8 <MX_FATFS_Init+0x18>)
 80072b6:	4805      	ldr	r0, [pc, #20]	; (80072cc <MX_FATFS_Init+0x1c>)
 80072b8:	f002 fef4 	bl	800a0a4 <FATFS_LinkDriver>
 80072bc:	4603      	mov	r3, r0
 80072be:	461a      	mov	r2, r3
 80072c0:	4b03      	ldr	r3, [pc, #12]	; (80072d0 <MX_FATFS_Init+0x20>)
 80072c2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80072c4:	bf00      	nop
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	20000d5c 	.word	0x20000d5c
 80072cc:	2000000c 	.word	0x2000000c
 80072d0:	20000d60 	.word	0x20000d60

080072d4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80072d4:	b480      	push	{r7}
 80072d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80072d8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80072da:	4618      	mov	r0, r3
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b082      	sub	sp, #8
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	4603      	mov	r3, r0
 80072ec:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); // own init function
 80072ee:	79fb      	ldrb	r3, [r7, #7]
 80072f0:	4618      	mov	r0, r3
 80072f2:	f000 f9d7 	bl	80076a4 <USER_SPI_initialize>
 80072f6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3708      	adds	r7, #8
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
 8007306:	4603      	mov	r3, r0
 8007308:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); // own status function
 800730a:	79fb      	ldrb	r3, [r7, #7]
 800730c:	4618      	mov	r0, r3
 800730e:	f000 fab5 	bl	800787c <USER_SPI_status>
 8007312:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007314:	4618      	mov	r0, r3
 8007316:	3708      	adds	r7, #8
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	60b9      	str	r1, [r7, #8]
 8007324:	607a      	str	r2, [r7, #4]
 8007326:	603b      	str	r3, [r7, #0]
 8007328:	4603      	mov	r3, r0
 800732a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); // own read function
 800732c:	7bf8      	ldrb	r0, [r7, #15]
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	68b9      	ldr	r1, [r7, #8]
 8007334:	f000 fab8 	bl	80078a8 <USER_SPI_read>
 8007338:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800733a:	4618      	mov	r0, r3
 800733c:	3710      	adds	r7, #16
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}

08007342 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007342:	b580      	push	{r7, lr}
 8007344:	b084      	sub	sp, #16
 8007346:	af00      	add	r7, sp, #0
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
 800734c:	603b      	str	r3, [r7, #0]
 800734e:	4603      	mov	r3, r0
 8007350:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); // own write function
 8007352:	7bf8      	ldrb	r0, [r7, #15]
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	68b9      	ldr	r1, [r7, #8]
 800735a:	f000 fb0b 	bl	8007974 <USER_SPI_write>
 800735e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007360:	4618      	mov	r0, r3
 8007362:	3710      	adds	r7, #16
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	4603      	mov	r3, r0
 8007370:	603a      	str	r2, [r7, #0]
 8007372:	71fb      	strb	r3, [r7, #7]
 8007374:	460b      	mov	r3, r1
 8007376:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8007378:	79b9      	ldrb	r1, [r7, #6]
 800737a:	79fb      	ldrb	r3, [r7, #7]
 800737c:	683a      	ldr	r2, [r7, #0]
 800737e:	4618      	mov	r0, r3
 8007380:	f000 fb74 	bl	8007a6c <USER_SPI_ioctl>
 8007384:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007386:	4618      	mov	r0, r3
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
	...

08007390 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007398:	f7fb ffcc 	bl	8003334 <HAL_GetTick>
 800739c:	4603      	mov	r3, r0
 800739e:	4a04      	ldr	r2, [pc, #16]	; (80073b0 <SPI_Timer_On+0x20>)
 80073a0:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80073a2:	4a04      	ldr	r2, [pc, #16]	; (80073b4 <SPI_Timer_On+0x24>)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6013      	str	r3, [r2, #0]
}
 80073a8:	bf00      	nop
 80073aa:	3708      	adds	r7, #8
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}
 80073b0:	200011c4 	.word	0x200011c4
 80073b4:	200011c8 	.word	0x200011c8

080073b8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80073b8:	b580      	push	{r7, lr}
 80073ba:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80073bc:	f7fb ffba 	bl	8003334 <HAL_GetTick>
 80073c0:	4602      	mov	r2, r0
 80073c2:	4b06      	ldr	r3, [pc, #24]	; (80073dc <SPI_Timer_Status+0x24>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	1ad2      	subs	r2, r2, r3
 80073c8:	4b05      	ldr	r3, [pc, #20]	; (80073e0 <SPI_Timer_Status+0x28>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	bf34      	ite	cc
 80073d0:	2301      	movcc	r3, #1
 80073d2:	2300      	movcs	r3, #0
 80073d4:	b2db      	uxtb	r3, r3
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop
 80073dc:	200011c4 	.word	0x200011c4
 80073e0:	200011c8 	.word	0x200011c8

080073e4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af02      	add	r7, sp, #8
 80073ea:	4603      	mov	r3, r0
 80073ec:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80073ee:	f107 020f 	add.w	r2, r7, #15
 80073f2:	1df9      	adds	r1, r7, #7
 80073f4:	2332      	movs	r3, #50	; 0x32
 80073f6:	9300      	str	r3, [sp, #0]
 80073f8:	2301      	movs	r3, #1
 80073fa:	4804      	ldr	r0, [pc, #16]	; (800740c <xchg_spi+0x28>)
 80073fc:	f7ff f897 	bl	800652e <HAL_SPI_TransmitReceive>
    return rxDat;
 8007400:	7bfb      	ldrb	r3, [r7, #15]
}
 8007402:	4618      	mov	r0, r3
 8007404:	3710      	adds	r7, #16
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	20000c70 	.word	0x20000c70

08007410 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007410:	b590      	push	{r4, r7, lr}
 8007412:	b085      	sub	sp, #20
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800741a:	2300      	movs	r3, #0
 800741c:	60fb      	str	r3, [r7, #12]
 800741e:	e00a      	b.n	8007436 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	18d4      	adds	r4, r2, r3
 8007426:	20ff      	movs	r0, #255	; 0xff
 8007428:	f7ff ffdc 	bl	80073e4 <xchg_spi>
 800742c:	4603      	mov	r3, r0
 800742e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	3301      	adds	r3, #1
 8007434:	60fb      	str	r3, [r7, #12]
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	429a      	cmp	r2, r3
 800743c:	d3f0      	bcc.n	8007420 <rcvr_spi_multi+0x10>
	}
}
 800743e:	bf00      	nop
 8007440:	bf00      	nop
 8007442:	3714      	adds	r7, #20
 8007444:	46bd      	mov	sp, r7
 8007446:	bd90      	pop	{r4, r7, pc}

08007448 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b082      	sub	sp, #8
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	b29a      	uxth	r2, r3
 8007456:	f04f 33ff 	mov.w	r3, #4294967295
 800745a:	6879      	ldr	r1, [r7, #4]
 800745c:	4803      	ldr	r0, [pc, #12]	; (800746c <xmit_spi_multi+0x24>)
 800745e:	f7fe ff2a 	bl	80062b6 <HAL_SPI_Transmit>
}
 8007462:	bf00      	nop
 8007464:	3708      	adds	r7, #8
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}
 800746a:	bf00      	nop
 800746c:	20000c70 	.word	0x20000c70

08007470 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b086      	sub	sp, #24
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8007478:	f7fb ff5c 	bl	8003334 <HAL_GetTick>
 800747c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8007482:	20ff      	movs	r0, #255	; 0xff
 8007484:	f7ff ffae 	bl	80073e4 <xchg_spi>
 8007488:	4603      	mov	r3, r0
 800748a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800748c:	7bfb      	ldrb	r3, [r7, #15]
 800748e:	2bff      	cmp	r3, #255	; 0xff
 8007490:	d007      	beq.n	80074a2 <wait_ready+0x32>
 8007492:	f7fb ff4f 	bl	8003334 <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	693a      	ldr	r2, [r7, #16]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d8ef      	bhi.n	8007482 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80074a2:	7bfb      	ldrb	r3, [r7, #15]
 80074a4:	2bff      	cmp	r3, #255	; 0xff
 80074a6:	bf0c      	ite	eq
 80074a8:	2301      	moveq	r3, #1
 80074aa:	2300      	movne	r3, #0
 80074ac:	b2db      	uxtb	r3, r3
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3718      	adds	r7, #24
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
	...

080074b8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80074bc:	2201      	movs	r2, #1
 80074be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80074c2:	4804      	ldr	r0, [pc, #16]	; (80074d4 <despiselect+0x1c>)
 80074c4:	f7fc fe28 	bl	8004118 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80074c8:	20ff      	movs	r0, #255	; 0xff
 80074ca:	f7ff ff8b 	bl	80073e4 <xchg_spi>

}
 80074ce:	bf00      	nop
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop
 80074d4:	40020400 	.word	0x40020400

080074d8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80074dc:	2200      	movs	r2, #0
 80074de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80074e2:	480a      	ldr	r0, [pc, #40]	; (800750c <spiselect+0x34>)
 80074e4:	f7fc fe18 	bl	8004118 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80074e8:	20ff      	movs	r0, #255	; 0xff
 80074ea:	f7ff ff7b 	bl	80073e4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80074ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80074f2:	f7ff ffbd 	bl	8007470 <wait_ready>
 80074f6:	4603      	mov	r3, r0
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d001      	beq.n	8007500 <spiselect+0x28>
 80074fc:	2301      	movs	r3, #1
 80074fe:	e002      	b.n	8007506 <spiselect+0x2e>

	despiselect();
 8007500:	f7ff ffda 	bl	80074b8 <despiselect>
	return 0;	/* Timeout */
 8007504:	2300      	movs	r3, #0
}
 8007506:	4618      	mov	r0, r3
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	40020400 	.word	0x40020400

08007510 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800751a:	20c8      	movs	r0, #200	; 0xc8
 800751c:	f7ff ff38 	bl	8007390 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8007520:	20ff      	movs	r0, #255	; 0xff
 8007522:	f7ff ff5f 	bl	80073e4 <xchg_spi>
 8007526:	4603      	mov	r3, r0
 8007528:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800752a:	7bfb      	ldrb	r3, [r7, #15]
 800752c:	2bff      	cmp	r3, #255	; 0xff
 800752e:	d104      	bne.n	800753a <rcvr_datablock+0x2a>
 8007530:	f7ff ff42 	bl	80073b8 <SPI_Timer_Status>
 8007534:	4603      	mov	r3, r0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1f2      	bne.n	8007520 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800753a:	7bfb      	ldrb	r3, [r7, #15]
 800753c:	2bfe      	cmp	r3, #254	; 0xfe
 800753e:	d001      	beq.n	8007544 <rcvr_datablock+0x34>
 8007540:	2300      	movs	r3, #0
 8007542:	e00a      	b.n	800755a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8007544:	6839      	ldr	r1, [r7, #0]
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f7ff ff62 	bl	8007410 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800754c:	20ff      	movs	r0, #255	; 0xff
 800754e:	f7ff ff49 	bl	80073e4 <xchg_spi>
 8007552:	20ff      	movs	r0, #255	; 0xff
 8007554:	f7ff ff46 	bl	80073e4 <xchg_spi>

	return 1;						/* Function succeeded */
 8007558:	2301      	movs	r3, #1
}
 800755a:	4618      	mov	r0, r3
 800755c:	3710      	adds	r7, #16
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}

08007562 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b084      	sub	sp, #16
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
 800756a:	460b      	mov	r3, r1
 800756c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800756e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007572:	f7ff ff7d 	bl	8007470 <wait_ready>
 8007576:	4603      	mov	r3, r0
 8007578:	2b00      	cmp	r3, #0
 800757a:	d101      	bne.n	8007580 <xmit_datablock+0x1e>
 800757c:	2300      	movs	r3, #0
 800757e:	e01e      	b.n	80075be <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007580:	78fb      	ldrb	r3, [r7, #3]
 8007582:	4618      	mov	r0, r3
 8007584:	f7ff ff2e 	bl	80073e4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007588:	78fb      	ldrb	r3, [r7, #3]
 800758a:	2bfd      	cmp	r3, #253	; 0xfd
 800758c:	d016      	beq.n	80075bc <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800758e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f7ff ff58 	bl	8007448 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007598:	20ff      	movs	r0, #255	; 0xff
 800759a:	f7ff ff23 	bl	80073e4 <xchg_spi>
 800759e:	20ff      	movs	r0, #255	; 0xff
 80075a0:	f7ff ff20 	bl	80073e4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80075a4:	20ff      	movs	r0, #255	; 0xff
 80075a6:	f7ff ff1d 	bl	80073e4 <xchg_spi>
 80075aa:	4603      	mov	r3, r0
 80075ac:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80075ae:	7bfb      	ldrb	r3, [r7, #15]
 80075b0:	f003 031f 	and.w	r3, r3, #31
 80075b4:	2b05      	cmp	r3, #5
 80075b6:	d001      	beq.n	80075bc <xmit_datablock+0x5a>
 80075b8:	2300      	movs	r3, #0
 80075ba:	e000      	b.n	80075be <xmit_datablock+0x5c>
	}
	return 1;
 80075bc:	2301      	movs	r3, #1
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3710      	adds	r7, #16
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}

080075c6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80075c6:	b580      	push	{r7, lr}
 80075c8:	b084      	sub	sp, #16
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	4603      	mov	r3, r0
 80075ce:	6039      	str	r1, [r7, #0]
 80075d0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80075d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	da0e      	bge.n	80075f8 <send_cmd+0x32>
		cmd &= 0x7F;
 80075da:	79fb      	ldrb	r3, [r7, #7]
 80075dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075e0:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80075e2:	2100      	movs	r1, #0
 80075e4:	2037      	movs	r0, #55	; 0x37
 80075e6:	f7ff ffee 	bl	80075c6 <send_cmd>
 80075ea:	4603      	mov	r3, r0
 80075ec:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80075ee:	7bbb      	ldrb	r3, [r7, #14]
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d901      	bls.n	80075f8 <send_cmd+0x32>
 80075f4:	7bbb      	ldrb	r3, [r7, #14]
 80075f6:	e051      	b.n	800769c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80075f8:	79fb      	ldrb	r3, [r7, #7]
 80075fa:	2b0c      	cmp	r3, #12
 80075fc:	d008      	beq.n	8007610 <send_cmd+0x4a>
		despiselect();
 80075fe:	f7ff ff5b 	bl	80074b8 <despiselect>
		if (!spiselect()) return 0xFF;
 8007602:	f7ff ff69 	bl	80074d8 <spiselect>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d101      	bne.n	8007610 <send_cmd+0x4a>
 800760c:	23ff      	movs	r3, #255	; 0xff
 800760e:	e045      	b.n	800769c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007610:	79fb      	ldrb	r3, [r7, #7]
 8007612:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007616:	b2db      	uxtb	r3, r3
 8007618:	4618      	mov	r0, r3
 800761a:	f7ff fee3 	bl	80073e4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	0e1b      	lsrs	r3, r3, #24
 8007622:	b2db      	uxtb	r3, r3
 8007624:	4618      	mov	r0, r3
 8007626:	f7ff fedd 	bl	80073e4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	0c1b      	lsrs	r3, r3, #16
 800762e:	b2db      	uxtb	r3, r3
 8007630:	4618      	mov	r0, r3
 8007632:	f7ff fed7 	bl	80073e4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	0a1b      	lsrs	r3, r3, #8
 800763a:	b2db      	uxtb	r3, r3
 800763c:	4618      	mov	r0, r3
 800763e:	f7ff fed1 	bl	80073e4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	b2db      	uxtb	r3, r3
 8007646:	4618      	mov	r0, r3
 8007648:	f7ff fecc 	bl	80073e4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800764c:	2301      	movs	r3, #1
 800764e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8007650:	79fb      	ldrb	r3, [r7, #7]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d101      	bne.n	800765a <send_cmd+0x94>
 8007656:	2395      	movs	r3, #149	; 0x95
 8007658:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800765a:	79fb      	ldrb	r3, [r7, #7]
 800765c:	2b08      	cmp	r3, #8
 800765e:	d101      	bne.n	8007664 <send_cmd+0x9e>
 8007660:	2387      	movs	r3, #135	; 0x87
 8007662:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8007664:	7bfb      	ldrb	r3, [r7, #15]
 8007666:	4618      	mov	r0, r3
 8007668:	f7ff febc 	bl	80073e4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800766c:	79fb      	ldrb	r3, [r7, #7]
 800766e:	2b0c      	cmp	r3, #12
 8007670:	d102      	bne.n	8007678 <send_cmd+0xb2>
 8007672:	20ff      	movs	r0, #255	; 0xff
 8007674:	f7ff feb6 	bl	80073e4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8007678:	230a      	movs	r3, #10
 800767a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800767c:	20ff      	movs	r0, #255	; 0xff
 800767e:	f7ff feb1 	bl	80073e4 <xchg_spi>
 8007682:	4603      	mov	r3, r0
 8007684:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8007686:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800768a:	2b00      	cmp	r3, #0
 800768c:	da05      	bge.n	800769a <send_cmd+0xd4>
 800768e:	7bfb      	ldrb	r3, [r7, #15]
 8007690:	3b01      	subs	r3, #1
 8007692:	73fb      	strb	r3, [r7, #15]
 8007694:	7bfb      	ldrb	r3, [r7, #15]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d1f0      	bne.n	800767c <send_cmd+0xb6>

	return res;							/* Return received response */
 800769a:	7bbb      	ldrb	r3, [r7, #14]
}
 800769c:	4618      	mov	r0, r3
 800769e:	3710      	adds	r7, #16
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80076a4:	b590      	push	{r4, r7, lr}
 80076a6:	b085      	sub	sp, #20
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	4603      	mov	r3, r0
 80076ac:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80076ae:	79fb      	ldrb	r3, [r7, #7]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d001      	beq.n	80076b8 <USER_SPI_initialize+0x14>
 80076b4:	2301      	movs	r3, #1
 80076b6:	e0d6      	b.n	8007866 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80076b8:	4b6d      	ldr	r3, [pc, #436]	; (8007870 <USER_SPI_initialize+0x1cc>)
 80076ba:	781b      	ldrb	r3, [r3, #0]
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	f003 0302 	and.w	r3, r3, #2
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d003      	beq.n	80076ce <USER_SPI_initialize+0x2a>
 80076c6:	4b6a      	ldr	r3, [pc, #424]	; (8007870 <USER_SPI_initialize+0x1cc>)
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	e0cb      	b.n	8007866 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80076ce:	4b69      	ldr	r3, [pc, #420]	; (8007874 <USER_SPI_initialize+0x1d0>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80076d8:	4b66      	ldr	r3, [pc, #408]	; (8007874 <USER_SPI_initialize+0x1d0>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f042 0228 	orr.w	r2, r2, #40	; 0x28
 80076e0:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80076e2:	230a      	movs	r3, #10
 80076e4:	73fb      	strb	r3, [r7, #15]
 80076e6:	e005      	b.n	80076f4 <USER_SPI_initialize+0x50>
 80076e8:	20ff      	movs	r0, #255	; 0xff
 80076ea:	f7ff fe7b 	bl	80073e4 <xchg_spi>
 80076ee:	7bfb      	ldrb	r3, [r7, #15]
 80076f0:	3b01      	subs	r3, #1
 80076f2:	73fb      	strb	r3, [r7, #15]
 80076f4:	7bfb      	ldrb	r3, [r7, #15]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1f6      	bne.n	80076e8 <USER_SPI_initialize+0x44>

	ty = 0;
 80076fa:	2300      	movs	r3, #0
 80076fc:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80076fe:	2100      	movs	r1, #0
 8007700:	2000      	movs	r0, #0
 8007702:	f7ff ff60 	bl	80075c6 <send_cmd>
 8007706:	4603      	mov	r3, r0
 8007708:	2b01      	cmp	r3, #1
 800770a:	f040 808b 	bne.w	8007824 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800770e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007712:	f7ff fe3d 	bl	8007390 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8007716:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800771a:	2008      	movs	r0, #8
 800771c:	f7ff ff53 	bl	80075c6 <send_cmd>
 8007720:	4603      	mov	r3, r0
 8007722:	2b01      	cmp	r3, #1
 8007724:	d151      	bne.n	80077ca <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8007726:	2300      	movs	r3, #0
 8007728:	73fb      	strb	r3, [r7, #15]
 800772a:	e00d      	b.n	8007748 <USER_SPI_initialize+0xa4>
 800772c:	7bfc      	ldrb	r4, [r7, #15]
 800772e:	20ff      	movs	r0, #255	; 0xff
 8007730:	f7ff fe58 	bl	80073e4 <xchg_spi>
 8007734:	4603      	mov	r3, r0
 8007736:	461a      	mov	r2, r3
 8007738:	f107 0310 	add.w	r3, r7, #16
 800773c:	4423      	add	r3, r4
 800773e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007742:	7bfb      	ldrb	r3, [r7, #15]
 8007744:	3301      	adds	r3, #1
 8007746:	73fb      	strb	r3, [r7, #15]
 8007748:	7bfb      	ldrb	r3, [r7, #15]
 800774a:	2b03      	cmp	r3, #3
 800774c:	d9ee      	bls.n	800772c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800774e:	7abb      	ldrb	r3, [r7, #10]
 8007750:	2b01      	cmp	r3, #1
 8007752:	d167      	bne.n	8007824 <USER_SPI_initialize+0x180>
 8007754:	7afb      	ldrb	r3, [r7, #11]
 8007756:	2baa      	cmp	r3, #170	; 0xaa
 8007758:	d164      	bne.n	8007824 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800775a:	bf00      	nop
 800775c:	f7ff fe2c 	bl	80073b8 <SPI_Timer_Status>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d007      	beq.n	8007776 <USER_SPI_initialize+0xd2>
 8007766:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800776a:	20a9      	movs	r0, #169	; 0xa9
 800776c:	f7ff ff2b 	bl	80075c6 <send_cmd>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1f2      	bne.n	800775c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8007776:	f7ff fe1f 	bl	80073b8 <SPI_Timer_Status>
 800777a:	4603      	mov	r3, r0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d051      	beq.n	8007824 <USER_SPI_initialize+0x180>
 8007780:	2100      	movs	r1, #0
 8007782:	203a      	movs	r0, #58	; 0x3a
 8007784:	f7ff ff1f 	bl	80075c6 <send_cmd>
 8007788:	4603      	mov	r3, r0
 800778a:	2b00      	cmp	r3, #0
 800778c:	d14a      	bne.n	8007824 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800778e:	2300      	movs	r3, #0
 8007790:	73fb      	strb	r3, [r7, #15]
 8007792:	e00d      	b.n	80077b0 <USER_SPI_initialize+0x10c>
 8007794:	7bfc      	ldrb	r4, [r7, #15]
 8007796:	20ff      	movs	r0, #255	; 0xff
 8007798:	f7ff fe24 	bl	80073e4 <xchg_spi>
 800779c:	4603      	mov	r3, r0
 800779e:	461a      	mov	r2, r3
 80077a0:	f107 0310 	add.w	r3, r7, #16
 80077a4:	4423      	add	r3, r4
 80077a6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80077aa:	7bfb      	ldrb	r3, [r7, #15]
 80077ac:	3301      	adds	r3, #1
 80077ae:	73fb      	strb	r3, [r7, #15]
 80077b0:	7bfb      	ldrb	r3, [r7, #15]
 80077b2:	2b03      	cmp	r3, #3
 80077b4:	d9ee      	bls.n	8007794 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80077b6:	7a3b      	ldrb	r3, [r7, #8]
 80077b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d001      	beq.n	80077c4 <USER_SPI_initialize+0x120>
 80077c0:	230c      	movs	r3, #12
 80077c2:	e000      	b.n	80077c6 <USER_SPI_initialize+0x122>
 80077c4:	2304      	movs	r3, #4
 80077c6:	737b      	strb	r3, [r7, #13]
 80077c8:	e02c      	b.n	8007824 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80077ca:	2100      	movs	r1, #0
 80077cc:	20a9      	movs	r0, #169	; 0xa9
 80077ce:	f7ff fefa 	bl	80075c6 <send_cmd>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d804      	bhi.n	80077e2 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80077d8:	2302      	movs	r3, #2
 80077da:	737b      	strb	r3, [r7, #13]
 80077dc:	23a9      	movs	r3, #169	; 0xa9
 80077de:	73bb      	strb	r3, [r7, #14]
 80077e0:	e003      	b.n	80077ea <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80077e2:	2301      	movs	r3, #1
 80077e4:	737b      	strb	r3, [r7, #13]
 80077e6:	2301      	movs	r3, #1
 80077e8:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80077ea:	bf00      	nop
 80077ec:	f7ff fde4 	bl	80073b8 <SPI_Timer_Status>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d007      	beq.n	8007806 <USER_SPI_initialize+0x162>
 80077f6:	7bbb      	ldrb	r3, [r7, #14]
 80077f8:	2100      	movs	r1, #0
 80077fa:	4618      	mov	r0, r3
 80077fc:	f7ff fee3 	bl	80075c6 <send_cmd>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d1f2      	bne.n	80077ec <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8007806:	f7ff fdd7 	bl	80073b8 <SPI_Timer_Status>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d007      	beq.n	8007820 <USER_SPI_initialize+0x17c>
 8007810:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007814:	2010      	movs	r0, #16
 8007816:	f7ff fed6 	bl	80075c6 <send_cmd>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d001      	beq.n	8007824 <USER_SPI_initialize+0x180>
				ty = 0;
 8007820:	2300      	movs	r3, #0
 8007822:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8007824:	4a14      	ldr	r2, [pc, #80]	; (8007878 <USER_SPI_initialize+0x1d4>)
 8007826:	7b7b      	ldrb	r3, [r7, #13]
 8007828:	7013      	strb	r3, [r2, #0]
	despiselect();
 800782a:	f7ff fe45 	bl	80074b8 <despiselect>

	if (ty) {			/* OK */
 800782e:	7b7b      	ldrb	r3, [r7, #13]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d012      	beq.n	800785a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8007834:	4b0f      	ldr	r3, [pc, #60]	; (8007874 <USER_SPI_initialize+0x1d0>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800783e:	4b0d      	ldr	r3, [pc, #52]	; (8007874 <USER_SPI_initialize+0x1d0>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f042 0210 	orr.w	r2, r2, #16
 8007846:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007848:	4b09      	ldr	r3, [pc, #36]	; (8007870 <USER_SPI_initialize+0x1cc>)
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	b2db      	uxtb	r3, r3
 800784e:	f023 0301 	bic.w	r3, r3, #1
 8007852:	b2da      	uxtb	r2, r3
 8007854:	4b06      	ldr	r3, [pc, #24]	; (8007870 <USER_SPI_initialize+0x1cc>)
 8007856:	701a      	strb	r2, [r3, #0]
 8007858:	e002      	b.n	8007860 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800785a:	4b05      	ldr	r3, [pc, #20]	; (8007870 <USER_SPI_initialize+0x1cc>)
 800785c:	2201      	movs	r2, #1
 800785e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007860:	4b03      	ldr	r3, [pc, #12]	; (8007870 <USER_SPI_initialize+0x1cc>)
 8007862:	781b      	ldrb	r3, [r3, #0]
 8007864:	b2db      	uxtb	r3, r3
}
 8007866:	4618      	mov	r0, r3
 8007868:	3714      	adds	r7, #20
 800786a:	46bd      	mov	sp, r7
 800786c:	bd90      	pop	{r4, r7, pc}
 800786e:	bf00      	nop
 8007870:	20000020 	.word	0x20000020
 8007874:	20000c70 	.word	0x20000c70
 8007878:	2000061c 	.word	0x2000061c

0800787c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	4603      	mov	r3, r0
 8007884:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8007886:	79fb      	ldrb	r3, [r7, #7]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d001      	beq.n	8007890 <USER_SPI_status+0x14>
 800788c:	2301      	movs	r3, #1
 800788e:	e002      	b.n	8007896 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007890:	4b04      	ldr	r3, [pc, #16]	; (80078a4 <USER_SPI_status+0x28>)
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	b2db      	uxtb	r3, r3
}
 8007896:	4618      	mov	r0, r3
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	20000020 	.word	0x20000020

080078a8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b084      	sub	sp, #16
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	60b9      	str	r1, [r7, #8]
 80078b0:	607a      	str	r2, [r7, #4]
 80078b2:	603b      	str	r3, [r7, #0]
 80078b4:	4603      	mov	r3, r0
 80078b6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80078b8:	7bfb      	ldrb	r3, [r7, #15]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d102      	bne.n	80078c4 <USER_SPI_read+0x1c>
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d101      	bne.n	80078c8 <USER_SPI_read+0x20>
 80078c4:	2304      	movs	r3, #4
 80078c6:	e04d      	b.n	8007964 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80078c8:	4b28      	ldr	r3, [pc, #160]	; (800796c <USER_SPI_read+0xc4>)
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	f003 0301 	and.w	r3, r3, #1
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d001      	beq.n	80078da <USER_SPI_read+0x32>
 80078d6:	2303      	movs	r3, #3
 80078d8:	e044      	b.n	8007964 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80078da:	4b25      	ldr	r3, [pc, #148]	; (8007970 <USER_SPI_read+0xc8>)
 80078dc:	781b      	ldrb	r3, [r3, #0]
 80078de:	f003 0308 	and.w	r3, r3, #8
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d102      	bne.n	80078ec <USER_SPI_read+0x44>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	025b      	lsls	r3, r3, #9
 80078ea:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d111      	bne.n	8007916 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80078f2:	6879      	ldr	r1, [r7, #4]
 80078f4:	2011      	movs	r0, #17
 80078f6:	f7ff fe66 	bl	80075c6 <send_cmd>
 80078fa:	4603      	mov	r3, r0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d129      	bne.n	8007954 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007900:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007904:	68b8      	ldr	r0, [r7, #8]
 8007906:	f7ff fe03 	bl	8007510 <rcvr_datablock>
 800790a:	4603      	mov	r3, r0
 800790c:	2b00      	cmp	r3, #0
 800790e:	d021      	beq.n	8007954 <USER_SPI_read+0xac>
			count = 0;
 8007910:	2300      	movs	r3, #0
 8007912:	603b      	str	r3, [r7, #0]
 8007914:	e01e      	b.n	8007954 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007916:	6879      	ldr	r1, [r7, #4]
 8007918:	2012      	movs	r0, #18
 800791a:	f7ff fe54 	bl	80075c6 <send_cmd>
 800791e:	4603      	mov	r3, r0
 8007920:	2b00      	cmp	r3, #0
 8007922:	d117      	bne.n	8007954 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007924:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007928:	68b8      	ldr	r0, [r7, #8]
 800792a:	f7ff fdf1 	bl	8007510 <rcvr_datablock>
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00a      	beq.n	800794a <USER_SPI_read+0xa2>
				buff += 512;
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800793a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	3b01      	subs	r3, #1
 8007940:	603b      	str	r3, [r7, #0]
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1ed      	bne.n	8007924 <USER_SPI_read+0x7c>
 8007948:	e000      	b.n	800794c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800794a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800794c:	2100      	movs	r1, #0
 800794e:	200c      	movs	r0, #12
 8007950:	f7ff fe39 	bl	80075c6 <send_cmd>
		}
	}
	despiselect();
 8007954:	f7ff fdb0 	bl	80074b8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	bf14      	ite	ne
 800795e:	2301      	movne	r3, #1
 8007960:	2300      	moveq	r3, #0
 8007962:	b2db      	uxtb	r3, r3
}
 8007964:	4618      	mov	r0, r3
 8007966:	3710      	adds	r7, #16
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}
 800796c:	20000020 	.word	0x20000020
 8007970:	2000061c 	.word	0x2000061c

08007974 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b084      	sub	sp, #16
 8007978:	af00      	add	r7, sp, #0
 800797a:	60b9      	str	r1, [r7, #8]
 800797c:	607a      	str	r2, [r7, #4]
 800797e:	603b      	str	r3, [r7, #0]
 8007980:	4603      	mov	r3, r0
 8007982:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007984:	7bfb      	ldrb	r3, [r7, #15]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d102      	bne.n	8007990 <USER_SPI_write+0x1c>
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d101      	bne.n	8007994 <USER_SPI_write+0x20>
 8007990:	2304      	movs	r3, #4
 8007992:	e063      	b.n	8007a5c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007994:	4b33      	ldr	r3, [pc, #204]	; (8007a64 <USER_SPI_write+0xf0>)
 8007996:	781b      	ldrb	r3, [r3, #0]
 8007998:	b2db      	uxtb	r3, r3
 800799a:	f003 0301 	and.w	r3, r3, #1
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d001      	beq.n	80079a6 <USER_SPI_write+0x32>
 80079a2:	2303      	movs	r3, #3
 80079a4:	e05a      	b.n	8007a5c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80079a6:	4b2f      	ldr	r3, [pc, #188]	; (8007a64 <USER_SPI_write+0xf0>)
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	f003 0304 	and.w	r3, r3, #4
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d001      	beq.n	80079b8 <USER_SPI_write+0x44>
 80079b4:	2302      	movs	r3, #2
 80079b6:	e051      	b.n	8007a5c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80079b8:	4b2b      	ldr	r3, [pc, #172]	; (8007a68 <USER_SPI_write+0xf4>)
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	f003 0308 	and.w	r3, r3, #8
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d102      	bne.n	80079ca <USER_SPI_write+0x56>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	025b      	lsls	r3, r3, #9
 80079c8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d110      	bne.n	80079f2 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80079d0:	6879      	ldr	r1, [r7, #4]
 80079d2:	2018      	movs	r0, #24
 80079d4:	f7ff fdf7 	bl	80075c6 <send_cmd>
 80079d8:	4603      	mov	r3, r0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d136      	bne.n	8007a4c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80079de:	21fe      	movs	r1, #254	; 0xfe
 80079e0:	68b8      	ldr	r0, [r7, #8]
 80079e2:	f7ff fdbe 	bl	8007562 <xmit_datablock>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d02f      	beq.n	8007a4c <USER_SPI_write+0xd8>
			count = 0;
 80079ec:	2300      	movs	r3, #0
 80079ee:	603b      	str	r3, [r7, #0]
 80079f0:	e02c      	b.n	8007a4c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80079f2:	4b1d      	ldr	r3, [pc, #116]	; (8007a68 <USER_SPI_write+0xf4>)
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	f003 0306 	and.w	r3, r3, #6
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d003      	beq.n	8007a06 <USER_SPI_write+0x92>
 80079fe:	6839      	ldr	r1, [r7, #0]
 8007a00:	2097      	movs	r0, #151	; 0x97
 8007a02:	f7ff fde0 	bl	80075c6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007a06:	6879      	ldr	r1, [r7, #4]
 8007a08:	2019      	movs	r0, #25
 8007a0a:	f7ff fddc 	bl	80075c6 <send_cmd>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d11b      	bne.n	8007a4c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007a14:	21fc      	movs	r1, #252	; 0xfc
 8007a16:	68b8      	ldr	r0, [r7, #8]
 8007a18:	f7ff fda3 	bl	8007562 <xmit_datablock>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d00a      	beq.n	8007a38 <USER_SPI_write+0xc4>
				buff += 512;
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007a28:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	603b      	str	r3, [r7, #0]
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1ee      	bne.n	8007a14 <USER_SPI_write+0xa0>
 8007a36:	e000      	b.n	8007a3a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007a38:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007a3a:	21fd      	movs	r1, #253	; 0xfd
 8007a3c:	2000      	movs	r0, #0
 8007a3e:	f7ff fd90 	bl	8007562 <xmit_datablock>
 8007a42:	4603      	mov	r3, r0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d101      	bne.n	8007a4c <USER_SPI_write+0xd8>
 8007a48:	2301      	movs	r3, #1
 8007a4a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007a4c:	f7ff fd34 	bl	80074b8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	bf14      	ite	ne
 8007a56:	2301      	movne	r3, #1
 8007a58:	2300      	moveq	r3, #0
 8007a5a:	b2db      	uxtb	r3, r3
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3710      	adds	r7, #16
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	20000020 	.word	0x20000020
 8007a68:	2000061c 	.word	0x2000061c

08007a6c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b08c      	sub	sp, #48	; 0x30
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	4603      	mov	r3, r0
 8007a74:	603a      	str	r2, [r7, #0]
 8007a76:	71fb      	strb	r3, [r7, #7]
 8007a78:	460b      	mov	r3, r1
 8007a7a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007a7c:	79fb      	ldrb	r3, [r7, #7]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d001      	beq.n	8007a86 <USER_SPI_ioctl+0x1a>
 8007a82:	2304      	movs	r3, #4
 8007a84:	e15a      	b.n	8007d3c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007a86:	4baf      	ldr	r3, [pc, #700]	; (8007d44 <USER_SPI_ioctl+0x2d8>)
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	f003 0301 	and.w	r3, r3, #1
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d001      	beq.n	8007a98 <USER_SPI_ioctl+0x2c>
 8007a94:	2303      	movs	r3, #3
 8007a96:	e151      	b.n	8007d3c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8007a9e:	79bb      	ldrb	r3, [r7, #6]
 8007aa0:	2b04      	cmp	r3, #4
 8007aa2:	f200 8136 	bhi.w	8007d12 <USER_SPI_ioctl+0x2a6>
 8007aa6:	a201      	add	r2, pc, #4	; (adr r2, 8007aac <USER_SPI_ioctl+0x40>)
 8007aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aac:	08007ac1 	.word	0x08007ac1
 8007ab0:	08007ad5 	.word	0x08007ad5
 8007ab4:	08007d13 	.word	0x08007d13
 8007ab8:	08007b81 	.word	0x08007b81
 8007abc:	08007c77 	.word	0x08007c77
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007ac0:	f7ff fd0a 	bl	80074d8 <spiselect>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	f000 8127 	beq.w	8007d1a <USER_SPI_ioctl+0x2ae>
 8007acc:	2300      	movs	r3, #0
 8007ace:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8007ad2:	e122      	b.n	8007d1a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	2009      	movs	r0, #9
 8007ad8:	f7ff fd75 	bl	80075c6 <send_cmd>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f040 811d 	bne.w	8007d1e <USER_SPI_ioctl+0x2b2>
 8007ae4:	f107 030c 	add.w	r3, r7, #12
 8007ae8:	2110      	movs	r1, #16
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7ff fd10 	bl	8007510 <rcvr_datablock>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	f000 8113 	beq.w	8007d1e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007af8:	7b3b      	ldrb	r3, [r7, #12]
 8007afa:	099b      	lsrs	r3, r3, #6
 8007afc:	b2db      	uxtb	r3, r3
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d111      	bne.n	8007b26 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007b02:	7d7b      	ldrb	r3, [r7, #21]
 8007b04:	461a      	mov	r2, r3
 8007b06:	7d3b      	ldrb	r3, [r7, #20]
 8007b08:	021b      	lsls	r3, r3, #8
 8007b0a:	4413      	add	r3, r2
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	7cfb      	ldrb	r3, [r7, #19]
 8007b10:	041b      	lsls	r3, r3, #16
 8007b12:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8007b16:	4413      	add	r3, r2
 8007b18:	3301      	adds	r3, #1
 8007b1a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007b1c:	69fb      	ldr	r3, [r7, #28]
 8007b1e:	029a      	lsls	r2, r3, #10
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	601a      	str	r2, [r3, #0]
 8007b24:	e028      	b.n	8007b78 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007b26:	7c7b      	ldrb	r3, [r7, #17]
 8007b28:	f003 030f 	and.w	r3, r3, #15
 8007b2c:	b2da      	uxtb	r2, r3
 8007b2e:	7dbb      	ldrb	r3, [r7, #22]
 8007b30:	09db      	lsrs	r3, r3, #7
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	4413      	add	r3, r2
 8007b36:	b2da      	uxtb	r2, r3
 8007b38:	7d7b      	ldrb	r3, [r7, #21]
 8007b3a:	005b      	lsls	r3, r3, #1
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	f003 0306 	and.w	r3, r3, #6
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	4413      	add	r3, r2
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	3302      	adds	r3, #2
 8007b4a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007b4e:	7d3b      	ldrb	r3, [r7, #20]
 8007b50:	099b      	lsrs	r3, r3, #6
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	461a      	mov	r2, r3
 8007b56:	7cfb      	ldrb	r3, [r7, #19]
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	441a      	add	r2, r3
 8007b5c:	7cbb      	ldrb	r3, [r7, #18]
 8007b5e:	029b      	lsls	r3, r3, #10
 8007b60:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007b64:	4413      	add	r3, r2
 8007b66:	3301      	adds	r3, #1
 8007b68:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007b6a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007b6e:	3b09      	subs	r3, #9
 8007b70:	69fa      	ldr	r2, [r7, #28]
 8007b72:	409a      	lsls	r2, r3
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8007b7e:	e0ce      	b.n	8007d1e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007b80:	4b71      	ldr	r3, [pc, #452]	; (8007d48 <USER_SPI_ioctl+0x2dc>)
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	f003 0304 	and.w	r3, r3, #4
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d031      	beq.n	8007bf0 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007b8c:	2100      	movs	r1, #0
 8007b8e:	208d      	movs	r0, #141	; 0x8d
 8007b90:	f7ff fd19 	bl	80075c6 <send_cmd>
 8007b94:	4603      	mov	r3, r0
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	f040 80c3 	bne.w	8007d22 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007b9c:	20ff      	movs	r0, #255	; 0xff
 8007b9e:	f7ff fc21 	bl	80073e4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007ba2:	f107 030c 	add.w	r3, r7, #12
 8007ba6:	2110      	movs	r1, #16
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f7ff fcb1 	bl	8007510 <rcvr_datablock>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f000 80b6 	beq.w	8007d22 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007bb6:	2330      	movs	r3, #48	; 0x30
 8007bb8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8007bbc:	e007      	b.n	8007bce <USER_SPI_ioctl+0x162>
 8007bbe:	20ff      	movs	r0, #255	; 0xff
 8007bc0:	f7ff fc10 	bl	80073e4 <xchg_spi>
 8007bc4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8007bce:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d1f3      	bne.n	8007bbe <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007bd6:	7dbb      	ldrb	r3, [r7, #22]
 8007bd8:	091b      	lsrs	r3, r3, #4
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	461a      	mov	r2, r3
 8007bde:	2310      	movs	r3, #16
 8007be0:	fa03 f202 	lsl.w	r2, r3, r2
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007be8:	2300      	movs	r3, #0
 8007bea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007bee:	e098      	b.n	8007d22 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007bf0:	2100      	movs	r1, #0
 8007bf2:	2009      	movs	r0, #9
 8007bf4:	f7ff fce7 	bl	80075c6 <send_cmd>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	f040 8091 	bne.w	8007d22 <USER_SPI_ioctl+0x2b6>
 8007c00:	f107 030c 	add.w	r3, r7, #12
 8007c04:	2110      	movs	r1, #16
 8007c06:	4618      	mov	r0, r3
 8007c08:	f7ff fc82 	bl	8007510 <rcvr_datablock>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f000 8087 	beq.w	8007d22 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007c14:	4b4c      	ldr	r3, [pc, #304]	; (8007d48 <USER_SPI_ioctl+0x2dc>)
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	f003 0302 	and.w	r3, r3, #2
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d012      	beq.n	8007c46 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007c20:	7dbb      	ldrb	r3, [r7, #22]
 8007c22:	005b      	lsls	r3, r3, #1
 8007c24:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8007c28:	7dfa      	ldrb	r2, [r7, #23]
 8007c2a:	09d2      	lsrs	r2, r2, #7
 8007c2c:	b2d2      	uxtb	r2, r2
 8007c2e:	4413      	add	r3, r2
 8007c30:	1c5a      	adds	r2, r3, #1
 8007c32:	7e7b      	ldrb	r3, [r7, #25]
 8007c34:	099b      	lsrs	r3, r3, #6
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	3b01      	subs	r3, #1
 8007c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c3e:	461a      	mov	r2, r3
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	601a      	str	r2, [r3, #0]
 8007c44:	e013      	b.n	8007c6e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8007c46:	7dbb      	ldrb	r3, [r7, #22]
 8007c48:	109b      	asrs	r3, r3, #2
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	f003 031f 	and.w	r3, r3, #31
 8007c50:	3301      	adds	r3, #1
 8007c52:	7dfa      	ldrb	r2, [r7, #23]
 8007c54:	00d2      	lsls	r2, r2, #3
 8007c56:	f002 0218 	and.w	r2, r2, #24
 8007c5a:	7df9      	ldrb	r1, [r7, #23]
 8007c5c:	0949      	lsrs	r1, r1, #5
 8007c5e:	b2c9      	uxtb	r1, r1
 8007c60:	440a      	add	r2, r1
 8007c62:	3201      	adds	r2, #1
 8007c64:	fb02 f303 	mul.w	r3, r2, r3
 8007c68:	461a      	mov	r2, r3
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8007c74:	e055      	b.n	8007d22 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007c76:	4b34      	ldr	r3, [pc, #208]	; (8007d48 <USER_SPI_ioctl+0x2dc>)
 8007c78:	781b      	ldrb	r3, [r3, #0]
 8007c7a:	f003 0306 	and.w	r3, r3, #6
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d051      	beq.n	8007d26 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007c82:	f107 020c 	add.w	r2, r7, #12
 8007c86:	79fb      	ldrb	r3, [r7, #7]
 8007c88:	210b      	movs	r1, #11
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f7ff feee 	bl	8007a6c <USER_SPI_ioctl>
 8007c90:	4603      	mov	r3, r0
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d149      	bne.n	8007d2a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007c96:	7b3b      	ldrb	r3, [r7, #12]
 8007c98:	099b      	lsrs	r3, r3, #6
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d104      	bne.n	8007caa <USER_SPI_ioctl+0x23e>
 8007ca0:	7dbb      	ldrb	r3, [r7, #22]
 8007ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d041      	beq.n	8007d2e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	623b      	str	r3, [r7, #32]
 8007cae:	6a3b      	ldr	r3, [r7, #32]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cb4:	6a3b      	ldr	r3, [r7, #32]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8007cba:	4b23      	ldr	r3, [pc, #140]	; (8007d48 <USER_SPI_ioctl+0x2dc>)
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	f003 0308 	and.w	r3, r3, #8
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d105      	bne.n	8007cd2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8007cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cc8:	025b      	lsls	r3, r3, #9
 8007cca:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cce:	025b      	lsls	r3, r3, #9
 8007cd0:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007cd2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007cd4:	2020      	movs	r0, #32
 8007cd6:	f7ff fc76 	bl	80075c6 <send_cmd>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d128      	bne.n	8007d32 <USER_SPI_ioctl+0x2c6>
 8007ce0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007ce2:	2021      	movs	r0, #33	; 0x21
 8007ce4:	f7ff fc6f 	bl	80075c6 <send_cmd>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d121      	bne.n	8007d32 <USER_SPI_ioctl+0x2c6>
 8007cee:	2100      	movs	r1, #0
 8007cf0:	2026      	movs	r0, #38	; 0x26
 8007cf2:	f7ff fc68 	bl	80075c6 <send_cmd>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d11a      	bne.n	8007d32 <USER_SPI_ioctl+0x2c6>
 8007cfc:	f247 5030 	movw	r0, #30000	; 0x7530
 8007d00:	f7ff fbb6 	bl	8007470 <wait_ready>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d013      	beq.n	8007d32 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8007d10:	e00f      	b.n	8007d32 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8007d12:	2304      	movs	r3, #4
 8007d14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007d18:	e00c      	b.n	8007d34 <USER_SPI_ioctl+0x2c8>
		break;
 8007d1a:	bf00      	nop
 8007d1c:	e00a      	b.n	8007d34 <USER_SPI_ioctl+0x2c8>
		break;
 8007d1e:	bf00      	nop
 8007d20:	e008      	b.n	8007d34 <USER_SPI_ioctl+0x2c8>
		break;
 8007d22:	bf00      	nop
 8007d24:	e006      	b.n	8007d34 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007d26:	bf00      	nop
 8007d28:	e004      	b.n	8007d34 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007d2a:	bf00      	nop
 8007d2c:	e002      	b.n	8007d34 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007d2e:	bf00      	nop
 8007d30:	e000      	b.n	8007d34 <USER_SPI_ioctl+0x2c8>
		break;
 8007d32:	bf00      	nop
	}

	despiselect();
 8007d34:	f7ff fbc0 	bl	80074b8 <despiselect>

	return res;
 8007d38:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3730      	adds	r7, #48	; 0x30
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	20000020 	.word	0x20000020
 8007d48:	2000061c 	.word	0x2000061c

08007d4c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	4603      	mov	r3, r0
 8007d54:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007d56:	79fb      	ldrb	r3, [r7, #7]
 8007d58:	4a08      	ldr	r2, [pc, #32]	; (8007d7c <disk_status+0x30>)
 8007d5a:	009b      	lsls	r3, r3, #2
 8007d5c:	4413      	add	r3, r2
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	79fa      	ldrb	r2, [r7, #7]
 8007d64:	4905      	ldr	r1, [pc, #20]	; (8007d7c <disk_status+0x30>)
 8007d66:	440a      	add	r2, r1
 8007d68:	7a12      	ldrb	r2, [r2, #8]
 8007d6a:	4610      	mov	r0, r2
 8007d6c:	4798      	blx	r3
 8007d6e:	4603      	mov	r3, r0
 8007d70:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3710      	adds	r7, #16
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	20000648 	.word	0x20000648

08007d80 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b084      	sub	sp, #16
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	4603      	mov	r3, r0
 8007d88:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007d8e:	79fb      	ldrb	r3, [r7, #7]
 8007d90:	4a0d      	ldr	r2, [pc, #52]	; (8007dc8 <disk_initialize+0x48>)
 8007d92:	5cd3      	ldrb	r3, [r2, r3]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d111      	bne.n	8007dbc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007d98:	79fb      	ldrb	r3, [r7, #7]
 8007d9a:	4a0b      	ldr	r2, [pc, #44]	; (8007dc8 <disk_initialize+0x48>)
 8007d9c:	2101      	movs	r1, #1
 8007d9e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007da0:	79fb      	ldrb	r3, [r7, #7]
 8007da2:	4a09      	ldr	r2, [pc, #36]	; (8007dc8 <disk_initialize+0x48>)
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	4413      	add	r3, r2
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	79fa      	ldrb	r2, [r7, #7]
 8007dae:	4906      	ldr	r1, [pc, #24]	; (8007dc8 <disk_initialize+0x48>)
 8007db0:	440a      	add	r2, r1
 8007db2:	7a12      	ldrb	r2, [r2, #8]
 8007db4:	4610      	mov	r0, r2
 8007db6:	4798      	blx	r3
 8007db8:	4603      	mov	r3, r0
 8007dba:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	20000648 	.word	0x20000648

08007dcc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007dcc:	b590      	push	{r4, r7, lr}
 8007dce:	b087      	sub	sp, #28
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60b9      	str	r1, [r7, #8]
 8007dd4:	607a      	str	r2, [r7, #4]
 8007dd6:	603b      	str	r3, [r7, #0]
 8007dd8:	4603      	mov	r3, r0
 8007dda:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007ddc:	7bfb      	ldrb	r3, [r7, #15]
 8007dde:	4a0a      	ldr	r2, [pc, #40]	; (8007e08 <disk_read+0x3c>)
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	4413      	add	r3, r2
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	689c      	ldr	r4, [r3, #8]
 8007de8:	7bfb      	ldrb	r3, [r7, #15]
 8007dea:	4a07      	ldr	r2, [pc, #28]	; (8007e08 <disk_read+0x3c>)
 8007dec:	4413      	add	r3, r2
 8007dee:	7a18      	ldrb	r0, [r3, #8]
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	68b9      	ldr	r1, [r7, #8]
 8007df6:	47a0      	blx	r4
 8007df8:	4603      	mov	r3, r0
 8007dfa:	75fb      	strb	r3, [r7, #23]
  return res;
 8007dfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	371c      	adds	r7, #28
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd90      	pop	{r4, r7, pc}
 8007e06:	bf00      	nop
 8007e08:	20000648 	.word	0x20000648

08007e0c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007e0c:	b590      	push	{r4, r7, lr}
 8007e0e:	b087      	sub	sp, #28
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60b9      	str	r1, [r7, #8]
 8007e14:	607a      	str	r2, [r7, #4]
 8007e16:	603b      	str	r3, [r7, #0]
 8007e18:	4603      	mov	r3, r0
 8007e1a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007e1c:	7bfb      	ldrb	r3, [r7, #15]
 8007e1e:	4a0a      	ldr	r2, [pc, #40]	; (8007e48 <disk_write+0x3c>)
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	4413      	add	r3, r2
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	68dc      	ldr	r4, [r3, #12]
 8007e28:	7bfb      	ldrb	r3, [r7, #15]
 8007e2a:	4a07      	ldr	r2, [pc, #28]	; (8007e48 <disk_write+0x3c>)
 8007e2c:	4413      	add	r3, r2
 8007e2e:	7a18      	ldrb	r0, [r3, #8]
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	68b9      	ldr	r1, [r7, #8]
 8007e36:	47a0      	blx	r4
 8007e38:	4603      	mov	r3, r0
 8007e3a:	75fb      	strb	r3, [r7, #23]
  return res;
 8007e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	371c      	adds	r7, #28
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd90      	pop	{r4, r7, pc}
 8007e46:	bf00      	nop
 8007e48:	20000648 	.word	0x20000648

08007e4c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	4603      	mov	r3, r0
 8007e54:	603a      	str	r2, [r7, #0]
 8007e56:	71fb      	strb	r3, [r7, #7]
 8007e58:	460b      	mov	r3, r1
 8007e5a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007e5c:	79fb      	ldrb	r3, [r7, #7]
 8007e5e:	4a09      	ldr	r2, [pc, #36]	; (8007e84 <disk_ioctl+0x38>)
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	4413      	add	r3, r2
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	691b      	ldr	r3, [r3, #16]
 8007e68:	79fa      	ldrb	r2, [r7, #7]
 8007e6a:	4906      	ldr	r1, [pc, #24]	; (8007e84 <disk_ioctl+0x38>)
 8007e6c:	440a      	add	r2, r1
 8007e6e:	7a10      	ldrb	r0, [r2, #8]
 8007e70:	79b9      	ldrb	r1, [r7, #6]
 8007e72:	683a      	ldr	r2, [r7, #0]
 8007e74:	4798      	blx	r3
 8007e76:	4603      	mov	r3, r0
 8007e78:	73fb      	strb	r3, [r7, #15]
  return res;
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	20000648 	.word	0x20000648

08007e88 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	3301      	adds	r3, #1
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007e98:	89fb      	ldrh	r3, [r7, #14]
 8007e9a:	021b      	lsls	r3, r3, #8
 8007e9c:	b21a      	sxth	r2, r3
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	b21b      	sxth	r3, r3
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	b21b      	sxth	r3, r3
 8007ea8:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007eaa:	89fb      	ldrh	r3, [r7, #14]
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3714      	adds	r7, #20
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb6:	4770      	bx	lr

08007eb8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b085      	sub	sp, #20
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	3303      	adds	r3, #3
 8007ec4:	781b      	ldrb	r3, [r3, #0]
 8007ec6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	021b      	lsls	r3, r3, #8
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	3202      	adds	r2, #2
 8007ed0:	7812      	ldrb	r2, [r2, #0]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	021b      	lsls	r3, r3, #8
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	3201      	adds	r2, #1
 8007ede:	7812      	ldrb	r2, [r2, #0]
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	021b      	lsls	r3, r3, #8
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	7812      	ldrb	r2, [r2, #0]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	60fb      	str	r3, [r7, #12]
	return rv;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3714      	adds	r7, #20
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007efe:	b480      	push	{r7}
 8007f00:	b083      	sub	sp, #12
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
 8007f06:	460b      	mov	r3, r1
 8007f08:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	1c5a      	adds	r2, r3, #1
 8007f0e:	607a      	str	r2, [r7, #4]
 8007f10:	887a      	ldrh	r2, [r7, #2]
 8007f12:	b2d2      	uxtb	r2, r2
 8007f14:	701a      	strb	r2, [r3, #0]
 8007f16:	887b      	ldrh	r3, [r7, #2]
 8007f18:	0a1b      	lsrs	r3, r3, #8
 8007f1a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	1c5a      	adds	r2, r3, #1
 8007f20:	607a      	str	r2, [r7, #4]
 8007f22:	887a      	ldrh	r2, [r7, #2]
 8007f24:	b2d2      	uxtb	r2, r2
 8007f26:	701a      	strb	r2, [r3, #0]
}
 8007f28:	bf00      	nop
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	1c5a      	adds	r2, r3, #1
 8007f42:	607a      	str	r2, [r7, #4]
 8007f44:	683a      	ldr	r2, [r7, #0]
 8007f46:	b2d2      	uxtb	r2, r2
 8007f48:	701a      	strb	r2, [r3, #0]
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	0a1b      	lsrs	r3, r3, #8
 8007f4e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	1c5a      	adds	r2, r3, #1
 8007f54:	607a      	str	r2, [r7, #4]
 8007f56:	683a      	ldr	r2, [r7, #0]
 8007f58:	b2d2      	uxtb	r2, r2
 8007f5a:	701a      	strb	r2, [r3, #0]
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	0a1b      	lsrs	r3, r3, #8
 8007f60:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	1c5a      	adds	r2, r3, #1
 8007f66:	607a      	str	r2, [r7, #4]
 8007f68:	683a      	ldr	r2, [r7, #0]
 8007f6a:	b2d2      	uxtb	r2, r2
 8007f6c:	701a      	strb	r2, [r3, #0]
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	0a1b      	lsrs	r3, r3, #8
 8007f72:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	1c5a      	adds	r2, r3, #1
 8007f78:	607a      	str	r2, [r7, #4]
 8007f7a:	683a      	ldr	r2, [r7, #0]
 8007f7c:	b2d2      	uxtb	r2, r2
 8007f7e:	701a      	strb	r2, [r3, #0]
}
 8007f80:	bf00      	nop
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr

08007f8c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007f8c:	b480      	push	{r7}
 8007f8e:	b087      	sub	sp, #28
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00d      	beq.n	8007fc2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007fa6:	693a      	ldr	r2, [r7, #16]
 8007fa8:	1c53      	adds	r3, r2, #1
 8007faa:	613b      	str	r3, [r7, #16]
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	1c59      	adds	r1, r3, #1
 8007fb0:	6179      	str	r1, [r7, #20]
 8007fb2:	7812      	ldrb	r2, [r2, #0]
 8007fb4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	607b      	str	r3, [r7, #4]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d1f1      	bne.n	8007fa6 <mem_cpy+0x1a>
	}
}
 8007fc2:	bf00      	nop
 8007fc4:	371c      	adds	r7, #28
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr

08007fce <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007fce:	b480      	push	{r7}
 8007fd0:	b087      	sub	sp, #28
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	60f8      	str	r0, [r7, #12]
 8007fd6:	60b9      	str	r1, [r7, #8]
 8007fd8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	1c5a      	adds	r2, r3, #1
 8007fe2:	617a      	str	r2, [r7, #20]
 8007fe4:	68ba      	ldr	r2, [r7, #8]
 8007fe6:	b2d2      	uxtb	r2, r2
 8007fe8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	3b01      	subs	r3, #1
 8007fee:	607b      	str	r3, [r7, #4]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1f3      	bne.n	8007fde <mem_set+0x10>
}
 8007ff6:	bf00      	nop
 8007ff8:	bf00      	nop
 8007ffa:	371c      	adds	r7, #28
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr

08008004 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008004:	b480      	push	{r7}
 8008006:	b089      	sub	sp, #36	; 0x24
 8008008:	af00      	add	r7, sp, #0
 800800a:	60f8      	str	r0, [r7, #12]
 800800c:	60b9      	str	r1, [r7, #8]
 800800e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	61fb      	str	r3, [r7, #28]
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008018:	2300      	movs	r3, #0
 800801a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	1c5a      	adds	r2, r3, #1
 8008020:	61fa      	str	r2, [r7, #28]
 8008022:	781b      	ldrb	r3, [r3, #0]
 8008024:	4619      	mov	r1, r3
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	1c5a      	adds	r2, r3, #1
 800802a:	61ba      	str	r2, [r7, #24]
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	1acb      	subs	r3, r1, r3
 8008030:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	3b01      	subs	r3, #1
 8008036:	607b      	str	r3, [r7, #4]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d002      	beq.n	8008044 <mem_cmp+0x40>
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d0eb      	beq.n	800801c <mem_cmp+0x18>

	return r;
 8008044:	697b      	ldr	r3, [r7, #20]
}
 8008046:	4618      	mov	r0, r3
 8008048:	3724      	adds	r7, #36	; 0x24
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr

08008052 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008052:	b480      	push	{r7}
 8008054:	b083      	sub	sp, #12
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800805c:	e002      	b.n	8008064 <chk_chr+0x12>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	3301      	adds	r3, #1
 8008062:	607b      	str	r3, [r7, #4]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d005      	beq.n	8008078 <chk_chr+0x26>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	461a      	mov	r2, r3
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	4293      	cmp	r3, r2
 8008076:	d1f2      	bne.n	800805e <chk_chr+0xc>
	return *str;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	781b      	ldrb	r3, [r3, #0]
}
 800807c:	4618      	mov	r0, r3
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008088:	b480      	push	{r7}
 800808a:	b085      	sub	sp, #20
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008092:	2300      	movs	r3, #0
 8008094:	60bb      	str	r3, [r7, #8]
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	60fb      	str	r3, [r7, #12]
 800809a:	e029      	b.n	80080f0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800809c:	4a27      	ldr	r2, [pc, #156]	; (800813c <chk_lock+0xb4>)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	011b      	lsls	r3, r3, #4
 80080a2:	4413      	add	r3, r2
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d01d      	beq.n	80080e6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80080aa:	4a24      	ldr	r2, [pc, #144]	; (800813c <chk_lock+0xb4>)
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	011b      	lsls	r3, r3, #4
 80080b0:	4413      	add	r3, r2
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d116      	bne.n	80080ea <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80080bc:	4a1f      	ldr	r2, [pc, #124]	; (800813c <chk_lock+0xb4>)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	011b      	lsls	r3, r3, #4
 80080c2:	4413      	add	r3, r2
 80080c4:	3304      	adds	r3, #4
 80080c6:	681a      	ldr	r2, [r3, #0]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d10c      	bne.n	80080ea <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80080d0:	4a1a      	ldr	r2, [pc, #104]	; (800813c <chk_lock+0xb4>)
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	011b      	lsls	r3, r3, #4
 80080d6:	4413      	add	r3, r2
 80080d8:	3308      	adds	r3, #8
 80080da:	681a      	ldr	r2, [r3, #0]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d102      	bne.n	80080ea <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80080e4:	e007      	b.n	80080f6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80080e6:	2301      	movs	r3, #1
 80080e8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	3301      	adds	r3, #1
 80080ee:	60fb      	str	r3, [r7, #12]
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d9d2      	bls.n	800809c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	2b02      	cmp	r3, #2
 80080fa:	d109      	bne.n	8008110 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d102      	bne.n	8008108 <chk_lock+0x80>
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	2b02      	cmp	r3, #2
 8008106:	d101      	bne.n	800810c <chk_lock+0x84>
 8008108:	2300      	movs	r3, #0
 800810a:	e010      	b.n	800812e <chk_lock+0xa6>
 800810c:	2312      	movs	r3, #18
 800810e:	e00e      	b.n	800812e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d108      	bne.n	8008128 <chk_lock+0xa0>
 8008116:	4a09      	ldr	r2, [pc, #36]	; (800813c <chk_lock+0xb4>)
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	011b      	lsls	r3, r3, #4
 800811c:	4413      	add	r3, r2
 800811e:	330c      	adds	r3, #12
 8008120:	881b      	ldrh	r3, [r3, #0]
 8008122:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008126:	d101      	bne.n	800812c <chk_lock+0xa4>
 8008128:	2310      	movs	r3, #16
 800812a:	e000      	b.n	800812e <chk_lock+0xa6>
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3714      	adds	r7, #20
 8008132:	46bd      	mov	sp, r7
 8008134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop
 800813c:	20000628 	.word	0x20000628

08008140 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008146:	2300      	movs	r3, #0
 8008148:	607b      	str	r3, [r7, #4]
 800814a:	e002      	b.n	8008152 <enq_lock+0x12>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	3301      	adds	r3, #1
 8008150:	607b      	str	r3, [r7, #4]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2b01      	cmp	r3, #1
 8008156:	d806      	bhi.n	8008166 <enq_lock+0x26>
 8008158:	4a09      	ldr	r2, [pc, #36]	; (8008180 <enq_lock+0x40>)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	011b      	lsls	r3, r3, #4
 800815e:	4413      	add	r3, r2
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d1f2      	bne.n	800814c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2b02      	cmp	r3, #2
 800816a:	bf14      	ite	ne
 800816c:	2301      	movne	r3, #1
 800816e:	2300      	moveq	r3, #0
 8008170:	b2db      	uxtb	r3, r3
}
 8008172:	4618      	mov	r0, r3
 8008174:	370c      	adds	r7, #12
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr
 800817e:	bf00      	nop
 8008180:	20000628 	.word	0x20000628

08008184 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008184:	b480      	push	{r7}
 8008186:	b085      	sub	sp, #20
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800818e:	2300      	movs	r3, #0
 8008190:	60fb      	str	r3, [r7, #12]
 8008192:	e01f      	b.n	80081d4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008194:	4a41      	ldr	r2, [pc, #260]	; (800829c <inc_lock+0x118>)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	011b      	lsls	r3, r3, #4
 800819a:	4413      	add	r3, r2
 800819c:	681a      	ldr	r2, [r3, #0]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d113      	bne.n	80081ce <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80081a6:	4a3d      	ldr	r2, [pc, #244]	; (800829c <inc_lock+0x118>)
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	011b      	lsls	r3, r3, #4
 80081ac:	4413      	add	r3, r2
 80081ae:	3304      	adds	r3, #4
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d109      	bne.n	80081ce <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80081ba:	4a38      	ldr	r2, [pc, #224]	; (800829c <inc_lock+0x118>)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	011b      	lsls	r3, r3, #4
 80081c0:	4413      	add	r3, r2
 80081c2:	3308      	adds	r3, #8
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80081ca:	429a      	cmp	r2, r3
 80081cc:	d006      	beq.n	80081dc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	3301      	adds	r3, #1
 80081d2:	60fb      	str	r3, [r7, #12]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d9dc      	bls.n	8008194 <inc_lock+0x10>
 80081da:	e000      	b.n	80081de <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80081dc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2b02      	cmp	r3, #2
 80081e2:	d132      	bne.n	800824a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80081e4:	2300      	movs	r3, #0
 80081e6:	60fb      	str	r3, [r7, #12]
 80081e8:	e002      	b.n	80081f0 <inc_lock+0x6c>
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	3301      	adds	r3, #1
 80081ee:	60fb      	str	r3, [r7, #12]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d806      	bhi.n	8008204 <inc_lock+0x80>
 80081f6:	4a29      	ldr	r2, [pc, #164]	; (800829c <inc_lock+0x118>)
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	011b      	lsls	r3, r3, #4
 80081fc:	4413      	add	r3, r2
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d1f2      	bne.n	80081ea <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2b02      	cmp	r3, #2
 8008208:	d101      	bne.n	800820e <inc_lock+0x8a>
 800820a:	2300      	movs	r3, #0
 800820c:	e040      	b.n	8008290 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681a      	ldr	r2, [r3, #0]
 8008212:	4922      	ldr	r1, [pc, #136]	; (800829c <inc_lock+0x118>)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	011b      	lsls	r3, r3, #4
 8008218:	440b      	add	r3, r1
 800821a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	689a      	ldr	r2, [r3, #8]
 8008220:	491e      	ldr	r1, [pc, #120]	; (800829c <inc_lock+0x118>)
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	011b      	lsls	r3, r3, #4
 8008226:	440b      	add	r3, r1
 8008228:	3304      	adds	r3, #4
 800822a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	695a      	ldr	r2, [r3, #20]
 8008230:	491a      	ldr	r1, [pc, #104]	; (800829c <inc_lock+0x118>)
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	011b      	lsls	r3, r3, #4
 8008236:	440b      	add	r3, r1
 8008238:	3308      	adds	r3, #8
 800823a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800823c:	4a17      	ldr	r2, [pc, #92]	; (800829c <inc_lock+0x118>)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	011b      	lsls	r3, r3, #4
 8008242:	4413      	add	r3, r2
 8008244:	330c      	adds	r3, #12
 8008246:	2200      	movs	r2, #0
 8008248:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d009      	beq.n	8008264 <inc_lock+0xe0>
 8008250:	4a12      	ldr	r2, [pc, #72]	; (800829c <inc_lock+0x118>)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	011b      	lsls	r3, r3, #4
 8008256:	4413      	add	r3, r2
 8008258:	330c      	adds	r3, #12
 800825a:	881b      	ldrh	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d001      	beq.n	8008264 <inc_lock+0xe0>
 8008260:	2300      	movs	r3, #0
 8008262:	e015      	b.n	8008290 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d108      	bne.n	800827c <inc_lock+0xf8>
 800826a:	4a0c      	ldr	r2, [pc, #48]	; (800829c <inc_lock+0x118>)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	011b      	lsls	r3, r3, #4
 8008270:	4413      	add	r3, r2
 8008272:	330c      	adds	r3, #12
 8008274:	881b      	ldrh	r3, [r3, #0]
 8008276:	3301      	adds	r3, #1
 8008278:	b29a      	uxth	r2, r3
 800827a:	e001      	b.n	8008280 <inc_lock+0xfc>
 800827c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008280:	4906      	ldr	r1, [pc, #24]	; (800829c <inc_lock+0x118>)
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	011b      	lsls	r3, r3, #4
 8008286:	440b      	add	r3, r1
 8008288:	330c      	adds	r3, #12
 800828a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	3301      	adds	r3, #1
}
 8008290:	4618      	mov	r0, r3
 8008292:	3714      	adds	r7, #20
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr
 800829c:	20000628 	.word	0x20000628

080082a0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b085      	sub	sp, #20
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	3b01      	subs	r3, #1
 80082ac:	607b      	str	r3, [r7, #4]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d825      	bhi.n	8008300 <dec_lock+0x60>
		n = Files[i].ctr;
 80082b4:	4a17      	ldr	r2, [pc, #92]	; (8008314 <dec_lock+0x74>)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	011b      	lsls	r3, r3, #4
 80082ba:	4413      	add	r3, r2
 80082bc:	330c      	adds	r3, #12
 80082be:	881b      	ldrh	r3, [r3, #0]
 80082c0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80082c2:	89fb      	ldrh	r3, [r7, #14]
 80082c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082c8:	d101      	bne.n	80082ce <dec_lock+0x2e>
 80082ca:	2300      	movs	r3, #0
 80082cc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80082ce:	89fb      	ldrh	r3, [r7, #14]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d002      	beq.n	80082da <dec_lock+0x3a>
 80082d4:	89fb      	ldrh	r3, [r7, #14]
 80082d6:	3b01      	subs	r3, #1
 80082d8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80082da:	4a0e      	ldr	r2, [pc, #56]	; (8008314 <dec_lock+0x74>)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	011b      	lsls	r3, r3, #4
 80082e0:	4413      	add	r3, r2
 80082e2:	330c      	adds	r3, #12
 80082e4:	89fa      	ldrh	r2, [r7, #14]
 80082e6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80082e8:	89fb      	ldrh	r3, [r7, #14]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d105      	bne.n	80082fa <dec_lock+0x5a>
 80082ee:	4a09      	ldr	r2, [pc, #36]	; (8008314 <dec_lock+0x74>)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	011b      	lsls	r3, r3, #4
 80082f4:	4413      	add	r3, r2
 80082f6:	2200      	movs	r2, #0
 80082f8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80082fa:	2300      	movs	r3, #0
 80082fc:	737b      	strb	r3, [r7, #13]
 80082fe:	e001      	b.n	8008304 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008300:	2302      	movs	r3, #2
 8008302:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008304:	7b7b      	ldrb	r3, [r7, #13]
}
 8008306:	4618      	mov	r0, r3
 8008308:	3714      	adds	r7, #20
 800830a:	46bd      	mov	sp, r7
 800830c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008310:	4770      	bx	lr
 8008312:	bf00      	nop
 8008314:	20000628 	.word	0x20000628

08008318 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008318:	b480      	push	{r7}
 800831a:	b085      	sub	sp, #20
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008320:	2300      	movs	r3, #0
 8008322:	60fb      	str	r3, [r7, #12]
 8008324:	e010      	b.n	8008348 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008326:	4a0d      	ldr	r2, [pc, #52]	; (800835c <clear_lock+0x44>)
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	011b      	lsls	r3, r3, #4
 800832c:	4413      	add	r3, r2
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	429a      	cmp	r2, r3
 8008334:	d105      	bne.n	8008342 <clear_lock+0x2a>
 8008336:	4a09      	ldr	r2, [pc, #36]	; (800835c <clear_lock+0x44>)
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	011b      	lsls	r3, r3, #4
 800833c:	4413      	add	r3, r2
 800833e:	2200      	movs	r2, #0
 8008340:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	3301      	adds	r3, #1
 8008346:	60fb      	str	r3, [r7, #12]
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2b01      	cmp	r3, #1
 800834c:	d9eb      	bls.n	8008326 <clear_lock+0xe>
	}
}
 800834e:	bf00      	nop
 8008350:	bf00      	nop
 8008352:	3714      	adds	r7, #20
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr
 800835c:	20000628 	.word	0x20000628

08008360 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b086      	sub	sp, #24
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008368:	2300      	movs	r3, #0
 800836a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	78db      	ldrb	r3, [r3, #3]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d034      	beq.n	80083de <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008378:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	7858      	ldrb	r0, [r3, #1]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008384:	2301      	movs	r3, #1
 8008386:	697a      	ldr	r2, [r7, #20]
 8008388:	f7ff fd40 	bl	8007e0c <disk_write>
 800838c:	4603      	mov	r3, r0
 800838e:	2b00      	cmp	r3, #0
 8008390:	d002      	beq.n	8008398 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008392:	2301      	movs	r3, #1
 8008394:	73fb      	strb	r3, [r7, #15]
 8008396:	e022      	b.n	80083de <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6a1b      	ldr	r3, [r3, #32]
 80083a2:	697a      	ldr	r2, [r7, #20]
 80083a4:	1ad2      	subs	r2, r2, r3
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	699b      	ldr	r3, [r3, #24]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d217      	bcs.n	80083de <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	789b      	ldrb	r3, [r3, #2]
 80083b2:	613b      	str	r3, [r7, #16]
 80083b4:	e010      	b.n	80083d8 <sync_window+0x78>
					wsect += fs->fsize;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	699b      	ldr	r3, [r3, #24]
 80083ba:	697a      	ldr	r2, [r7, #20]
 80083bc:	4413      	add	r3, r2
 80083be:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	7858      	ldrb	r0, [r3, #1]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80083ca:	2301      	movs	r3, #1
 80083cc:	697a      	ldr	r2, [r7, #20]
 80083ce:	f7ff fd1d 	bl	8007e0c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	3b01      	subs	r3, #1
 80083d6:	613b      	str	r3, [r7, #16]
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d8eb      	bhi.n	80083b6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80083de:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3718      	adds	r7, #24
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80083f2:	2300      	movs	r3, #0
 80083f4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083fa:	683a      	ldr	r2, [r7, #0]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d01b      	beq.n	8008438 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f7ff ffad 	bl	8008360 <sync_window>
 8008406:	4603      	mov	r3, r0
 8008408:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d113      	bne.n	8008438 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	7858      	ldrb	r0, [r3, #1]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800841a:	2301      	movs	r3, #1
 800841c:	683a      	ldr	r2, [r7, #0]
 800841e:	f7ff fcd5 	bl	8007dcc <disk_read>
 8008422:	4603      	mov	r3, r0
 8008424:	2b00      	cmp	r3, #0
 8008426:	d004      	beq.n	8008432 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008428:	f04f 33ff 	mov.w	r3, #4294967295
 800842c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800842e:	2301      	movs	r3, #1
 8008430:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	683a      	ldr	r2, [r7, #0]
 8008436:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8008438:	7bfb      	ldrb	r3, [r7, #15]
}
 800843a:	4618      	mov	r0, r3
 800843c:	3710      	adds	r7, #16
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}
	...

08008444 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f7ff ff87 	bl	8008360 <sync_window>
 8008452:	4603      	mov	r3, r0
 8008454:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008456:	7bfb      	ldrb	r3, [r7, #15]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d158      	bne.n	800850e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	781b      	ldrb	r3, [r3, #0]
 8008460:	2b03      	cmp	r3, #3
 8008462:	d148      	bne.n	80084f6 <sync_fs+0xb2>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	791b      	ldrb	r3, [r3, #4]
 8008468:	2b01      	cmp	r3, #1
 800846a:	d144      	bne.n	80084f6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	3330      	adds	r3, #48	; 0x30
 8008470:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008474:	2100      	movs	r1, #0
 8008476:	4618      	mov	r0, r3
 8008478:	f7ff fda9 	bl	8007fce <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	3330      	adds	r3, #48	; 0x30
 8008480:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008484:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008488:	4618      	mov	r0, r3
 800848a:	f7ff fd38 	bl	8007efe <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	3330      	adds	r3, #48	; 0x30
 8008492:	4921      	ldr	r1, [pc, #132]	; (8008518 <sync_fs+0xd4>)
 8008494:	4618      	mov	r0, r3
 8008496:	f7ff fd4d 	bl	8007f34 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	3330      	adds	r3, #48	; 0x30
 800849e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80084a2:	491e      	ldr	r1, [pc, #120]	; (800851c <sync_fs+0xd8>)
 80084a4:	4618      	mov	r0, r3
 80084a6:	f7ff fd45 	bl	8007f34 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	3330      	adds	r3, #48	; 0x30
 80084ae:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	691b      	ldr	r3, [r3, #16]
 80084b6:	4619      	mov	r1, r3
 80084b8:	4610      	mov	r0, r2
 80084ba:	f7ff fd3b 	bl	8007f34 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	3330      	adds	r3, #48	; 0x30
 80084c2:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	68db      	ldr	r3, [r3, #12]
 80084ca:	4619      	mov	r1, r3
 80084cc:	4610      	mov	r0, r2
 80084ce:	f7ff fd31 	bl	8007f34 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	69db      	ldr	r3, [r3, #28]
 80084d6:	1c5a      	adds	r2, r3, #1
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	7858      	ldrb	r0, [r3, #1]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ea:	2301      	movs	r3, #1
 80084ec:	f7ff fc8e 	bl	8007e0c <disk_write>
			fs->fsi_flag = 0;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	785b      	ldrb	r3, [r3, #1]
 80084fa:	2200      	movs	r2, #0
 80084fc:	2100      	movs	r1, #0
 80084fe:	4618      	mov	r0, r3
 8008500:	f7ff fca4 	bl	8007e4c <disk_ioctl>
 8008504:	4603      	mov	r3, r0
 8008506:	2b00      	cmp	r3, #0
 8008508:	d001      	beq.n	800850e <sync_fs+0xca>
 800850a:	2301      	movs	r3, #1
 800850c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800850e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3710      	adds	r7, #16
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	41615252 	.word	0x41615252
 800851c:	61417272 	.word	0x61417272

08008520 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	3b02      	subs	r3, #2
 800852e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	695b      	ldr	r3, [r3, #20]
 8008534:	3b02      	subs	r3, #2
 8008536:	683a      	ldr	r2, [r7, #0]
 8008538:	429a      	cmp	r2, r3
 800853a:	d301      	bcc.n	8008540 <clust2sect+0x20>
 800853c:	2300      	movs	r3, #0
 800853e:	e008      	b.n	8008552 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	895b      	ldrh	r3, [r3, #10]
 8008544:	461a      	mov	r2, r3
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	fb03 f202 	mul.w	r2, r3, r2
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008550:	4413      	add	r3, r2
}
 8008552:	4618      	mov	r0, r3
 8008554:	370c      	adds	r7, #12
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr

0800855e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800855e:	b580      	push	{r7, lr}
 8008560:	b086      	sub	sp, #24
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
 8008566:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	2b01      	cmp	r3, #1
 8008572:	d904      	bls.n	800857e <get_fat+0x20>
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	695b      	ldr	r3, [r3, #20]
 8008578:	683a      	ldr	r2, [r7, #0]
 800857a:	429a      	cmp	r2, r3
 800857c:	d302      	bcc.n	8008584 <get_fat+0x26>
		val = 1;	/* Internal error */
 800857e:	2301      	movs	r3, #1
 8008580:	617b      	str	r3, [r7, #20]
 8008582:	e08f      	b.n	80086a4 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008584:	f04f 33ff 	mov.w	r3, #4294967295
 8008588:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	2b03      	cmp	r3, #3
 8008590:	d062      	beq.n	8008658 <get_fat+0xfa>
 8008592:	2b03      	cmp	r3, #3
 8008594:	dc7c      	bgt.n	8008690 <get_fat+0x132>
 8008596:	2b01      	cmp	r3, #1
 8008598:	d002      	beq.n	80085a0 <get_fat+0x42>
 800859a:	2b02      	cmp	r3, #2
 800859c:	d042      	beq.n	8008624 <get_fat+0xc6>
 800859e:	e077      	b.n	8008690 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	60fb      	str	r3, [r7, #12]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	085b      	lsrs	r3, r3, #1
 80085a8:	68fa      	ldr	r2, [r7, #12]
 80085aa:	4413      	add	r3, r2
 80085ac:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	6a1a      	ldr	r2, [r3, #32]
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	0a5b      	lsrs	r3, r3, #9
 80085b6:	4413      	add	r3, r2
 80085b8:	4619      	mov	r1, r3
 80085ba:	6938      	ldr	r0, [r7, #16]
 80085bc:	f7ff ff14 	bl	80083e8 <move_window>
 80085c0:	4603      	mov	r3, r0
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d167      	bne.n	8008696 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	1c5a      	adds	r2, r3, #1
 80085ca:	60fa      	str	r2, [r7, #12]
 80085cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085d0:	693a      	ldr	r2, [r7, #16]
 80085d2:	4413      	add	r3, r2
 80085d4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80085d8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	6a1a      	ldr	r2, [r3, #32]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	0a5b      	lsrs	r3, r3, #9
 80085e2:	4413      	add	r3, r2
 80085e4:	4619      	mov	r1, r3
 80085e6:	6938      	ldr	r0, [r7, #16]
 80085e8:	f7ff fefe 	bl	80083e8 <move_window>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d153      	bne.n	800869a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085f8:	693a      	ldr	r2, [r7, #16]
 80085fa:	4413      	add	r3, r2
 80085fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008600:	021b      	lsls	r3, r3, #8
 8008602:	461a      	mov	r2, r3
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	4313      	orrs	r3, r2
 8008608:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	f003 0301 	and.w	r3, r3, #1
 8008610:	2b00      	cmp	r3, #0
 8008612:	d002      	beq.n	800861a <get_fat+0xbc>
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	091b      	lsrs	r3, r3, #4
 8008618:	e002      	b.n	8008620 <get_fat+0xc2>
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008620:	617b      	str	r3, [r7, #20]
			break;
 8008622:	e03f      	b.n	80086a4 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	6a1a      	ldr	r2, [r3, #32]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	0a1b      	lsrs	r3, r3, #8
 800862c:	4413      	add	r3, r2
 800862e:	4619      	mov	r1, r3
 8008630:	6938      	ldr	r0, [r7, #16]
 8008632:	f7ff fed9 	bl	80083e8 <move_window>
 8008636:	4603      	mov	r3, r0
 8008638:	2b00      	cmp	r3, #0
 800863a:	d130      	bne.n	800869e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800863c:	693b      	ldr	r3, [r7, #16]
 800863e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	005b      	lsls	r3, r3, #1
 8008646:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800864a:	4413      	add	r3, r2
 800864c:	4618      	mov	r0, r3
 800864e:	f7ff fc1b 	bl	8007e88 <ld_word>
 8008652:	4603      	mov	r3, r0
 8008654:	617b      	str	r3, [r7, #20]
			break;
 8008656:	e025      	b.n	80086a4 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	6a1a      	ldr	r2, [r3, #32]
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	09db      	lsrs	r3, r3, #7
 8008660:	4413      	add	r3, r2
 8008662:	4619      	mov	r1, r3
 8008664:	6938      	ldr	r0, [r7, #16]
 8008666:	f7ff febf 	bl	80083e8 <move_window>
 800866a:	4603      	mov	r3, r0
 800866c:	2b00      	cmp	r3, #0
 800866e:	d118      	bne.n	80086a2 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800867e:	4413      	add	r3, r2
 8008680:	4618      	mov	r0, r3
 8008682:	f7ff fc19 	bl	8007eb8 <ld_dword>
 8008686:	4603      	mov	r3, r0
 8008688:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800868c:	617b      	str	r3, [r7, #20]
			break;
 800868e:	e009      	b.n	80086a4 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008690:	2301      	movs	r3, #1
 8008692:	617b      	str	r3, [r7, #20]
 8008694:	e006      	b.n	80086a4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008696:	bf00      	nop
 8008698:	e004      	b.n	80086a4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800869a:	bf00      	nop
 800869c:	e002      	b.n	80086a4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800869e:	bf00      	nop
 80086a0:	e000      	b.n	80086a4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80086a2:	bf00      	nop
		}
	}

	return val;
 80086a4:	697b      	ldr	r3, [r7, #20]
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3718      	adds	r7, #24
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}

080086ae <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80086ae:	b590      	push	{r4, r7, lr}
 80086b0:	b089      	sub	sp, #36	; 0x24
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	60f8      	str	r0, [r7, #12]
 80086b6:	60b9      	str	r1, [r7, #8]
 80086b8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80086ba:	2302      	movs	r3, #2
 80086bc:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	f240 80d2 	bls.w	800886a <put_fat+0x1bc>
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	695b      	ldr	r3, [r3, #20]
 80086ca:	68ba      	ldr	r2, [r7, #8]
 80086cc:	429a      	cmp	r2, r3
 80086ce:	f080 80cc 	bcs.w	800886a <put_fat+0x1bc>
		switch (fs->fs_type) {
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	2b03      	cmp	r3, #3
 80086d8:	f000 8096 	beq.w	8008808 <put_fat+0x15a>
 80086dc:	2b03      	cmp	r3, #3
 80086de:	f300 80cd 	bgt.w	800887c <put_fat+0x1ce>
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d002      	beq.n	80086ec <put_fat+0x3e>
 80086e6:	2b02      	cmp	r3, #2
 80086e8:	d06e      	beq.n	80087c8 <put_fat+0x11a>
 80086ea:	e0c7      	b.n	800887c <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	61bb      	str	r3, [r7, #24]
 80086f0:	69bb      	ldr	r3, [r7, #24]
 80086f2:	085b      	lsrs	r3, r3, #1
 80086f4:	69ba      	ldr	r2, [r7, #24]
 80086f6:	4413      	add	r3, r2
 80086f8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6a1a      	ldr	r2, [r3, #32]
 80086fe:	69bb      	ldr	r3, [r7, #24]
 8008700:	0a5b      	lsrs	r3, r3, #9
 8008702:	4413      	add	r3, r2
 8008704:	4619      	mov	r1, r3
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f7ff fe6e 	bl	80083e8 <move_window>
 800870c:	4603      	mov	r3, r0
 800870e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008710:	7ffb      	ldrb	r3, [r7, #31]
 8008712:	2b00      	cmp	r3, #0
 8008714:	f040 80ab 	bne.w	800886e <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800871e:	69bb      	ldr	r3, [r7, #24]
 8008720:	1c59      	adds	r1, r3, #1
 8008722:	61b9      	str	r1, [r7, #24]
 8008724:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008728:	4413      	add	r3, r2
 800872a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	f003 0301 	and.w	r3, r3, #1
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00d      	beq.n	8008752 <put_fat+0xa4>
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	b25b      	sxtb	r3, r3
 800873c:	f003 030f 	and.w	r3, r3, #15
 8008740:	b25a      	sxtb	r2, r3
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	b2db      	uxtb	r3, r3
 8008746:	011b      	lsls	r3, r3, #4
 8008748:	b25b      	sxtb	r3, r3
 800874a:	4313      	orrs	r3, r2
 800874c:	b25b      	sxtb	r3, r3
 800874e:	b2db      	uxtb	r3, r3
 8008750:	e001      	b.n	8008756 <put_fat+0xa8>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	b2db      	uxtb	r3, r3
 8008756:	697a      	ldr	r2, [r7, #20]
 8008758:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2201      	movs	r2, #1
 800875e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6a1a      	ldr	r2, [r3, #32]
 8008764:	69bb      	ldr	r3, [r7, #24]
 8008766:	0a5b      	lsrs	r3, r3, #9
 8008768:	4413      	add	r3, r2
 800876a:	4619      	mov	r1, r3
 800876c:	68f8      	ldr	r0, [r7, #12]
 800876e:	f7ff fe3b 	bl	80083e8 <move_window>
 8008772:	4603      	mov	r3, r0
 8008774:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008776:	7ffb      	ldrb	r3, [r7, #31]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d17a      	bne.n	8008872 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008782:	69bb      	ldr	r3, [r7, #24]
 8008784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008788:	4413      	add	r3, r2
 800878a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	f003 0301 	and.w	r3, r3, #1
 8008792:	2b00      	cmp	r3, #0
 8008794:	d003      	beq.n	800879e <put_fat+0xf0>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	091b      	lsrs	r3, r3, #4
 800879a:	b2db      	uxtb	r3, r3
 800879c:	e00e      	b.n	80087bc <put_fat+0x10e>
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	b25b      	sxtb	r3, r3
 80087a4:	f023 030f 	bic.w	r3, r3, #15
 80087a8:	b25a      	sxtb	r2, r3
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	0a1b      	lsrs	r3, r3, #8
 80087ae:	b25b      	sxtb	r3, r3
 80087b0:	f003 030f 	and.w	r3, r3, #15
 80087b4:	b25b      	sxtb	r3, r3
 80087b6:	4313      	orrs	r3, r2
 80087b8:	b25b      	sxtb	r3, r3
 80087ba:	b2db      	uxtb	r3, r3
 80087bc:	697a      	ldr	r2, [r7, #20]
 80087be:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2201      	movs	r2, #1
 80087c4:	70da      	strb	r2, [r3, #3]
			break;
 80087c6:	e059      	b.n	800887c <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	6a1a      	ldr	r2, [r3, #32]
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	0a1b      	lsrs	r3, r3, #8
 80087d0:	4413      	add	r3, r2
 80087d2:	4619      	mov	r1, r3
 80087d4:	68f8      	ldr	r0, [r7, #12]
 80087d6:	f7ff fe07 	bl	80083e8 <move_window>
 80087da:	4603      	mov	r3, r0
 80087dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80087de:	7ffb      	ldrb	r3, [r7, #31]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d148      	bne.n	8008876 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	005b      	lsls	r3, r3, #1
 80087ee:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80087f2:	4413      	add	r3, r2
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	b292      	uxth	r2, r2
 80087f8:	4611      	mov	r1, r2
 80087fa:	4618      	mov	r0, r3
 80087fc:	f7ff fb7f 	bl	8007efe <st_word>
			fs->wflag = 1;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2201      	movs	r2, #1
 8008804:	70da      	strb	r2, [r3, #3]
			break;
 8008806:	e039      	b.n	800887c <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	6a1a      	ldr	r2, [r3, #32]
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	09db      	lsrs	r3, r3, #7
 8008810:	4413      	add	r3, r2
 8008812:	4619      	mov	r1, r3
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	f7ff fde7 	bl	80083e8 <move_window>
 800881a:	4603      	mov	r3, r0
 800881c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800881e:	7ffb      	ldrb	r3, [r7, #31]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d12a      	bne.n	800887a <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	009b      	lsls	r3, r3, #2
 8008834:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008838:	4413      	add	r3, r2
 800883a:	4618      	mov	r0, r3
 800883c:	f7ff fb3c 	bl	8007eb8 <ld_dword>
 8008840:	4603      	mov	r3, r0
 8008842:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008846:	4323      	orrs	r3, r4
 8008848:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008858:	4413      	add	r3, r2
 800885a:	6879      	ldr	r1, [r7, #4]
 800885c:	4618      	mov	r0, r3
 800885e:	f7ff fb69 	bl	8007f34 <st_dword>
			fs->wflag = 1;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2201      	movs	r2, #1
 8008866:	70da      	strb	r2, [r3, #3]
			break;
 8008868:	e008      	b.n	800887c <put_fat+0x1ce>
		}
	}
 800886a:	bf00      	nop
 800886c:	e006      	b.n	800887c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800886e:	bf00      	nop
 8008870:	e004      	b.n	800887c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008872:	bf00      	nop
 8008874:	e002      	b.n	800887c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008876:	bf00      	nop
 8008878:	e000      	b.n	800887c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800887a:	bf00      	nop
	return res;
 800887c:	7ffb      	ldrb	r3, [r7, #31]
}
 800887e:	4618      	mov	r0, r3
 8008880:	3724      	adds	r7, #36	; 0x24
 8008882:	46bd      	mov	sp, r7
 8008884:	bd90      	pop	{r4, r7, pc}

08008886 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008886:	b580      	push	{r7, lr}
 8008888:	b088      	sub	sp, #32
 800888a:	af00      	add	r7, sp, #0
 800888c:	60f8      	str	r0, [r7, #12]
 800888e:	60b9      	str	r1, [r7, #8]
 8008890:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008892:	2300      	movs	r3, #0
 8008894:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d904      	bls.n	80088ac <remove_chain+0x26>
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	695b      	ldr	r3, [r3, #20]
 80088a6:	68ba      	ldr	r2, [r7, #8]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d301      	bcc.n	80088b0 <remove_chain+0x2a>
 80088ac:	2302      	movs	r3, #2
 80088ae:	e04b      	b.n	8008948 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d00c      	beq.n	80088d0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80088b6:	f04f 32ff 	mov.w	r2, #4294967295
 80088ba:	6879      	ldr	r1, [r7, #4]
 80088bc:	69b8      	ldr	r0, [r7, #24]
 80088be:	f7ff fef6 	bl	80086ae <put_fat>
 80088c2:	4603      	mov	r3, r0
 80088c4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80088c6:	7ffb      	ldrb	r3, [r7, #31]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d001      	beq.n	80088d0 <remove_chain+0x4a>
 80088cc:	7ffb      	ldrb	r3, [r7, #31]
 80088ce:	e03b      	b.n	8008948 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80088d0:	68b9      	ldr	r1, [r7, #8]
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f7ff fe43 	bl	800855e <get_fat>
 80088d8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d031      	beq.n	8008944 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d101      	bne.n	80088ea <remove_chain+0x64>
 80088e6:	2302      	movs	r3, #2
 80088e8:	e02e      	b.n	8008948 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088f0:	d101      	bne.n	80088f6 <remove_chain+0x70>
 80088f2:	2301      	movs	r3, #1
 80088f4:	e028      	b.n	8008948 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80088f6:	2200      	movs	r2, #0
 80088f8:	68b9      	ldr	r1, [r7, #8]
 80088fa:	69b8      	ldr	r0, [r7, #24]
 80088fc:	f7ff fed7 	bl	80086ae <put_fat>
 8008900:	4603      	mov	r3, r0
 8008902:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008904:	7ffb      	ldrb	r3, [r7, #31]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d001      	beq.n	800890e <remove_chain+0x88>
 800890a:	7ffb      	ldrb	r3, [r7, #31]
 800890c:	e01c      	b.n	8008948 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800890e:	69bb      	ldr	r3, [r7, #24]
 8008910:	691a      	ldr	r2, [r3, #16]
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	3b02      	subs	r3, #2
 8008918:	429a      	cmp	r2, r3
 800891a:	d20b      	bcs.n	8008934 <remove_chain+0xae>
			fs->free_clst++;
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	691b      	ldr	r3, [r3, #16]
 8008920:	1c5a      	adds	r2, r3, #1
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	791b      	ldrb	r3, [r3, #4]
 800892a:	f043 0301 	orr.w	r3, r3, #1
 800892e:	b2da      	uxtb	r2, r3
 8008930:	69bb      	ldr	r3, [r7, #24]
 8008932:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008938:	69bb      	ldr	r3, [r7, #24]
 800893a:	695b      	ldr	r3, [r3, #20]
 800893c:	68ba      	ldr	r2, [r7, #8]
 800893e:	429a      	cmp	r2, r3
 8008940:	d3c6      	bcc.n	80088d0 <remove_chain+0x4a>
 8008942:	e000      	b.n	8008946 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008944:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008946:	2300      	movs	r3, #0
}
 8008948:	4618      	mov	r0, r3
 800894a:	3720      	adds	r7, #32
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b088      	sub	sp, #32
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d10d      	bne.n	8008982 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	68db      	ldr	r3, [r3, #12]
 800896a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800896c:	69bb      	ldr	r3, [r7, #24]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d004      	beq.n	800897c <create_chain+0x2c>
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	695b      	ldr	r3, [r3, #20]
 8008976:	69ba      	ldr	r2, [r7, #24]
 8008978:	429a      	cmp	r2, r3
 800897a:	d31b      	bcc.n	80089b4 <create_chain+0x64>
 800897c:	2301      	movs	r3, #1
 800897e:	61bb      	str	r3, [r7, #24]
 8008980:	e018      	b.n	80089b4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008982:	6839      	ldr	r1, [r7, #0]
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f7ff fdea 	bl	800855e <get_fat>
 800898a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2b01      	cmp	r3, #1
 8008990:	d801      	bhi.n	8008996 <create_chain+0x46>
 8008992:	2301      	movs	r3, #1
 8008994:	e070      	b.n	8008a78 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800899c:	d101      	bne.n	80089a2 <create_chain+0x52>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	e06a      	b.n	8008a78 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	695b      	ldr	r3, [r3, #20]
 80089a6:	68fa      	ldr	r2, [r7, #12]
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d201      	bcs.n	80089b0 <create_chain+0x60>
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	e063      	b.n	8008a78 <create_chain+0x128>
		scl = clst;
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80089b8:	69fb      	ldr	r3, [r7, #28]
 80089ba:	3301      	adds	r3, #1
 80089bc:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	695b      	ldr	r3, [r3, #20]
 80089c2:	69fa      	ldr	r2, [r7, #28]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d307      	bcc.n	80089d8 <create_chain+0x88>
				ncl = 2;
 80089c8:	2302      	movs	r3, #2
 80089ca:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80089cc:	69fa      	ldr	r2, [r7, #28]
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d901      	bls.n	80089d8 <create_chain+0x88>
 80089d4:	2300      	movs	r3, #0
 80089d6:	e04f      	b.n	8008a78 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80089d8:	69f9      	ldr	r1, [r7, #28]
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f7ff fdbf 	bl	800855e <get_fat>
 80089e0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d00e      	beq.n	8008a06 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d003      	beq.n	80089f6 <create_chain+0xa6>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f4:	d101      	bne.n	80089fa <create_chain+0xaa>
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	e03e      	b.n	8008a78 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80089fa:	69fa      	ldr	r2, [r7, #28]
 80089fc:	69bb      	ldr	r3, [r7, #24]
 80089fe:	429a      	cmp	r2, r3
 8008a00:	d1da      	bne.n	80089b8 <create_chain+0x68>
 8008a02:	2300      	movs	r3, #0
 8008a04:	e038      	b.n	8008a78 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008a06:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008a08:	f04f 32ff 	mov.w	r2, #4294967295
 8008a0c:	69f9      	ldr	r1, [r7, #28]
 8008a0e:	6938      	ldr	r0, [r7, #16]
 8008a10:	f7ff fe4d 	bl	80086ae <put_fat>
 8008a14:	4603      	mov	r3, r0
 8008a16:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008a18:	7dfb      	ldrb	r3, [r7, #23]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d109      	bne.n	8008a32 <create_chain+0xe2>
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d006      	beq.n	8008a32 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008a24:	69fa      	ldr	r2, [r7, #28]
 8008a26:	6839      	ldr	r1, [r7, #0]
 8008a28:	6938      	ldr	r0, [r7, #16]
 8008a2a:	f7ff fe40 	bl	80086ae <put_fat>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008a32:	7dfb      	ldrb	r3, [r7, #23]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d116      	bne.n	8008a66 <create_chain+0x116>
		fs->last_clst = ncl;
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	69fa      	ldr	r2, [r7, #28]
 8008a3c:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	691a      	ldr	r2, [r3, #16]
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	695b      	ldr	r3, [r3, #20]
 8008a46:	3b02      	subs	r3, #2
 8008a48:	429a      	cmp	r2, r3
 8008a4a:	d804      	bhi.n	8008a56 <create_chain+0x106>
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	691b      	ldr	r3, [r3, #16]
 8008a50:	1e5a      	subs	r2, r3, #1
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	791b      	ldrb	r3, [r3, #4]
 8008a5a:	f043 0301 	orr.w	r3, r3, #1
 8008a5e:	b2da      	uxtb	r2, r3
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	711a      	strb	r2, [r3, #4]
 8008a64:	e007      	b.n	8008a76 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008a66:	7dfb      	ldrb	r3, [r7, #23]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d102      	bne.n	8008a72 <create_chain+0x122>
 8008a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a70:	e000      	b.n	8008a74 <create_chain+0x124>
 8008a72:	2301      	movs	r3, #1
 8008a74:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008a76:	69fb      	ldr	r3, [r7, #28]
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3720      	adds	r7, #32
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b087      	sub	sp, #28
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a94:	3304      	adds	r3, #4
 8008a96:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	0a5b      	lsrs	r3, r3, #9
 8008a9c:	68fa      	ldr	r2, [r7, #12]
 8008a9e:	8952      	ldrh	r2, [r2, #10]
 8008aa0:	fbb3 f3f2 	udiv	r3, r3, r2
 8008aa4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	1d1a      	adds	r2, r3, #4
 8008aaa:	613a      	str	r2, [r7, #16]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d101      	bne.n	8008aba <clmt_clust+0x3a>
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	e010      	b.n	8008adc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008aba:	697a      	ldr	r2, [r7, #20]
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d307      	bcc.n	8008ad2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008ac2:	697a      	ldr	r2, [r7, #20]
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	1ad3      	subs	r3, r2, r3
 8008ac8:	617b      	str	r3, [r7, #20]
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	3304      	adds	r3, #4
 8008ace:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008ad0:	e7e9      	b.n	8008aa6 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008ad2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	681a      	ldr	r2, [r3, #0]
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	4413      	add	r3, r2
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	371c      	adds	r7, #28
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b086      	sub	sp, #24
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008afe:	d204      	bcs.n	8008b0a <dir_sdi+0x22>
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	f003 031f 	and.w	r3, r3, #31
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d001      	beq.n	8008b0e <dir_sdi+0x26>
		return FR_INT_ERR;
 8008b0a:	2302      	movs	r3, #2
 8008b0c:	e063      	b.n	8008bd6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	683a      	ldr	r2, [r7, #0]
 8008b12:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d106      	bne.n	8008b2e <dir_sdi+0x46>
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d902      	bls.n	8008b2e <dir_sdi+0x46>
		clst = fs->dirbase;
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d10c      	bne.n	8008b4e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	095b      	lsrs	r3, r3, #5
 8008b38:	693a      	ldr	r2, [r7, #16]
 8008b3a:	8912      	ldrh	r2, [r2, #8]
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d301      	bcc.n	8008b44 <dir_sdi+0x5c>
 8008b40:	2302      	movs	r3, #2
 8008b42:	e048      	b.n	8008bd6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	61da      	str	r2, [r3, #28]
 8008b4c:	e029      	b.n	8008ba2 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	895b      	ldrh	r3, [r3, #10]
 8008b52:	025b      	lsls	r3, r3, #9
 8008b54:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008b56:	e019      	b.n	8008b8c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6979      	ldr	r1, [r7, #20]
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f7ff fcfe 	bl	800855e <get_fat>
 8008b62:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b6a:	d101      	bne.n	8008b70 <dir_sdi+0x88>
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e032      	b.n	8008bd6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	d904      	bls.n	8008b80 <dir_sdi+0x98>
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	695b      	ldr	r3, [r3, #20]
 8008b7a:	697a      	ldr	r2, [r7, #20]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d301      	bcc.n	8008b84 <dir_sdi+0x9c>
 8008b80:	2302      	movs	r3, #2
 8008b82:	e028      	b.n	8008bd6 <dir_sdi+0xee>
			ofs -= csz;
 8008b84:	683a      	ldr	r2, [r7, #0]
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	1ad3      	subs	r3, r2, r3
 8008b8a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008b8c:	683a      	ldr	r2, [r7, #0]
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d2e1      	bcs.n	8008b58 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008b94:	6979      	ldr	r1, [r7, #20]
 8008b96:	6938      	ldr	r0, [r7, #16]
 8008b98:	f7ff fcc2 	bl	8008520 <clust2sect>
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	697a      	ldr	r2, [r7, #20]
 8008ba6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	69db      	ldr	r3, [r3, #28]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d101      	bne.n	8008bb4 <dir_sdi+0xcc>
 8008bb0:	2302      	movs	r3, #2
 8008bb2:	e010      	b.n	8008bd6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	69da      	ldr	r2, [r3, #28]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	0a5b      	lsrs	r3, r3, #9
 8008bbc:	441a      	add	r2, r3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bce:	441a      	add	r2, r3
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008bd4:	2300      	movs	r3, #0
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3718      	adds	r7, #24
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}

08008bde <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008bde:	b580      	push	{r7, lr}
 8008be0:	b086      	sub	sp, #24
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6078      	str	r0, [r7, #4]
 8008be6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	695b      	ldr	r3, [r3, #20]
 8008bf2:	3320      	adds	r3, #32
 8008bf4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	69db      	ldr	r3, [r3, #28]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d003      	beq.n	8008c06 <dir_next+0x28>
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008c04:	d301      	bcc.n	8008c0a <dir_next+0x2c>
 8008c06:	2304      	movs	r3, #4
 8008c08:	e0aa      	b.n	8008d60 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f040 8098 	bne.w	8008d46 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	69db      	ldr	r3, [r3, #28]
 8008c1a:	1c5a      	adds	r2, r3, #1
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	699b      	ldr	r3, [r3, #24]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d10b      	bne.n	8008c40 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	095b      	lsrs	r3, r3, #5
 8008c2c:	68fa      	ldr	r2, [r7, #12]
 8008c2e:	8912      	ldrh	r2, [r2, #8]
 8008c30:	4293      	cmp	r3, r2
 8008c32:	f0c0 8088 	bcc.w	8008d46 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	61da      	str	r2, [r3, #28]
 8008c3c:	2304      	movs	r3, #4
 8008c3e:	e08f      	b.n	8008d60 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	0a5b      	lsrs	r3, r3, #9
 8008c44:	68fa      	ldr	r2, [r7, #12]
 8008c46:	8952      	ldrh	r2, [r2, #10]
 8008c48:	3a01      	subs	r2, #1
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d17a      	bne.n	8008d46 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	699b      	ldr	r3, [r3, #24]
 8008c56:	4619      	mov	r1, r3
 8008c58:	4610      	mov	r0, r2
 8008c5a:	f7ff fc80 	bl	800855e <get_fat>
 8008c5e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d801      	bhi.n	8008c6a <dir_next+0x8c>
 8008c66:	2302      	movs	r3, #2
 8008c68:	e07a      	b.n	8008d60 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c70:	d101      	bne.n	8008c76 <dir_next+0x98>
 8008c72:	2301      	movs	r3, #1
 8008c74:	e074      	b.n	8008d60 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	695b      	ldr	r3, [r3, #20]
 8008c7a:	697a      	ldr	r2, [r7, #20]
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d358      	bcc.n	8008d32 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d104      	bne.n	8008c90 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	61da      	str	r2, [r3, #28]
 8008c8c:	2304      	movs	r3, #4
 8008c8e:	e067      	b.n	8008d60 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008c90:	687a      	ldr	r2, [r7, #4]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	699b      	ldr	r3, [r3, #24]
 8008c96:	4619      	mov	r1, r3
 8008c98:	4610      	mov	r0, r2
 8008c9a:	f7ff fe59 	bl	8008950 <create_chain>
 8008c9e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d101      	bne.n	8008caa <dir_next+0xcc>
 8008ca6:	2307      	movs	r3, #7
 8008ca8:	e05a      	b.n	8008d60 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d101      	bne.n	8008cb4 <dir_next+0xd6>
 8008cb0:	2302      	movs	r3, #2
 8008cb2:	e055      	b.n	8008d60 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cba:	d101      	bne.n	8008cc0 <dir_next+0xe2>
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e04f      	b.n	8008d60 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008cc0:	68f8      	ldr	r0, [r7, #12]
 8008cc2:	f7ff fb4d 	bl	8008360 <sync_window>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d001      	beq.n	8008cd0 <dir_next+0xf2>
 8008ccc:	2301      	movs	r3, #1
 8008cce:	e047      	b.n	8008d60 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	3330      	adds	r3, #48	; 0x30
 8008cd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008cd8:	2100      	movs	r1, #0
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f7ff f977 	bl	8007fce <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	613b      	str	r3, [r7, #16]
 8008ce4:	6979      	ldr	r1, [r7, #20]
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f7ff fc1a 	bl	8008520 <clust2sect>
 8008cec:	4602      	mov	r2, r0
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	62da      	str	r2, [r3, #44]	; 0x2c
 8008cf2:	e012      	b.n	8008d1a <dir_next+0x13c>
						fs->wflag = 1;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008cfa:	68f8      	ldr	r0, [r7, #12]
 8008cfc:	f7ff fb30 	bl	8008360 <sync_window>
 8008d00:	4603      	mov	r3, r0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d001      	beq.n	8008d0a <dir_next+0x12c>
 8008d06:	2301      	movs	r3, #1
 8008d08:	e02a      	b.n	8008d60 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	613b      	str	r3, [r7, #16]
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d14:	1c5a      	adds	r2, r3, #1
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	62da      	str	r2, [r3, #44]	; 0x2c
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	895b      	ldrh	r3, [r3, #10]
 8008d1e:	461a      	mov	r2, r3
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d3e6      	bcc.n	8008cf4 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	1ad2      	subs	r2, r2, r3
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	697a      	ldr	r2, [r7, #20]
 8008d36:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008d38:	6979      	ldr	r1, [r7, #20]
 8008d3a:	68f8      	ldr	r0, [r7, #12]
 8008d3c:	f7ff fbf0 	bl	8008520 <clust2sect>
 8008d40:	4602      	mov	r2, r0
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	68ba      	ldr	r2, [r7, #8]
 8008d4a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d58:	441a      	add	r2, r3
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3718      	adds	r7, #24
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b086      	sub	sp, #24
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008d78:	2100      	movs	r1, #0
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f7ff feb4 	bl	8008ae8 <dir_sdi>
 8008d80:	4603      	mov	r3, r0
 8008d82:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008d84:	7dfb      	ldrb	r3, [r7, #23]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d12b      	bne.n	8008de2 <dir_alloc+0x7a>
		n = 0;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	69db      	ldr	r3, [r3, #28]
 8008d92:	4619      	mov	r1, r3
 8008d94:	68f8      	ldr	r0, [r7, #12]
 8008d96:	f7ff fb27 	bl	80083e8 <move_window>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008d9e:	7dfb      	ldrb	r3, [r7, #23]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d11d      	bne.n	8008de0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6a1b      	ldr	r3, [r3, #32]
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	2be5      	cmp	r3, #229	; 0xe5
 8008dac:	d004      	beq.n	8008db8 <dir_alloc+0x50>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	781b      	ldrb	r3, [r3, #0]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d107      	bne.n	8008dc8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	3301      	adds	r3, #1
 8008dbc:	613b      	str	r3, [r7, #16]
 8008dbe:	693a      	ldr	r2, [r7, #16]
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d102      	bne.n	8008dcc <dir_alloc+0x64>
 8008dc6:	e00c      	b.n	8008de2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008dc8:	2300      	movs	r3, #0
 8008dca:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008dcc:	2101      	movs	r1, #1
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f7ff ff05 	bl	8008bde <dir_next>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008dd8:	7dfb      	ldrb	r3, [r7, #23]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d0d7      	beq.n	8008d8e <dir_alloc+0x26>
 8008dde:	e000      	b.n	8008de2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008de0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008de2:	7dfb      	ldrb	r3, [r7, #23]
 8008de4:	2b04      	cmp	r3, #4
 8008de6:	d101      	bne.n	8008dec <dir_alloc+0x84>
 8008de8:	2307      	movs	r3, #7
 8008dea:	75fb      	strb	r3, [r7, #23]
	return res;
 8008dec:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3718      	adds	r7, #24
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}

08008df6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008df6:	b580      	push	{r7, lr}
 8008df8:	b084      	sub	sp, #16
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	6078      	str	r0, [r7, #4]
 8008dfe:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	331a      	adds	r3, #26
 8008e04:	4618      	mov	r0, r3
 8008e06:	f7ff f83f 	bl	8007e88 <ld_word>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	2b03      	cmp	r3, #3
 8008e14:	d109      	bne.n	8008e2a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	3314      	adds	r3, #20
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f7ff f834 	bl	8007e88 <ld_word>
 8008e20:	4603      	mov	r3, r0
 8008e22:	041b      	lsls	r3, r3, #16
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3710      	adds	r7, #16
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	331a      	adds	r3, #26
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	b292      	uxth	r2, r2
 8008e48:	4611      	mov	r1, r2
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f7ff f857 	bl	8007efe <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	781b      	ldrb	r3, [r3, #0]
 8008e54:	2b03      	cmp	r3, #3
 8008e56:	d109      	bne.n	8008e6c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	f103 0214 	add.w	r2, r3, #20
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	0c1b      	lsrs	r3, r3, #16
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	4619      	mov	r1, r3
 8008e66:	4610      	mov	r0, r2
 8008e68:	f7ff f849 	bl	8007efe <st_word>
	}
}
 8008e6c:	bf00      	nop
 8008e6e:	3710      	adds	r7, #16
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b086      	sub	sp, #24
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008e82:	2100      	movs	r1, #0
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f7ff fe2f 	bl	8008ae8 <dir_sdi>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008e8e:	7dfb      	ldrb	r3, [r7, #23]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d001      	beq.n	8008e98 <dir_find+0x24>
 8008e94:	7dfb      	ldrb	r3, [r7, #23]
 8008e96:	e03e      	b.n	8008f16 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	69db      	ldr	r3, [r3, #28]
 8008e9c:	4619      	mov	r1, r3
 8008e9e:	6938      	ldr	r0, [r7, #16]
 8008ea0:	f7ff faa2 	bl	80083e8 <move_window>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008ea8:	7dfb      	ldrb	r3, [r7, #23]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d12f      	bne.n	8008f0e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a1b      	ldr	r3, [r3, #32]
 8008eb2:	781b      	ldrb	r3, [r3, #0]
 8008eb4:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008eb6:	7bfb      	ldrb	r3, [r7, #15]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d102      	bne.n	8008ec2 <dir_find+0x4e>
 8008ebc:	2304      	movs	r3, #4
 8008ebe:	75fb      	strb	r3, [r7, #23]
 8008ec0:	e028      	b.n	8008f14 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a1b      	ldr	r3, [r3, #32]
 8008ec6:	330b      	adds	r3, #11
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ece:	b2da      	uxtb	r2, r3
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6a1b      	ldr	r3, [r3, #32]
 8008ed8:	330b      	adds	r3, #11
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	f003 0308 	and.w	r3, r3, #8
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d10a      	bne.n	8008efa <dir_find+0x86>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6a18      	ldr	r0, [r3, #32]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	3324      	adds	r3, #36	; 0x24
 8008eec:	220b      	movs	r2, #11
 8008eee:	4619      	mov	r1, r3
 8008ef0:	f7ff f888 	bl	8008004 <mem_cmp>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d00b      	beq.n	8008f12 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008efa:	2100      	movs	r1, #0
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f7ff fe6e 	bl	8008bde <dir_next>
 8008f02:	4603      	mov	r3, r0
 8008f04:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008f06:	7dfb      	ldrb	r3, [r7, #23]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d0c5      	beq.n	8008e98 <dir_find+0x24>
 8008f0c:	e002      	b.n	8008f14 <dir_find+0xa0>
		if (res != FR_OK) break;
 8008f0e:	bf00      	nop
 8008f10:	e000      	b.n	8008f14 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008f12:	bf00      	nop

	return res;
 8008f14:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3718      	adds	r7, #24
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}

08008f1e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b084      	sub	sp, #16
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008f2c:	2101      	movs	r1, #1
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f7ff ff1a 	bl	8008d68 <dir_alloc>
 8008f34:	4603      	mov	r3, r0
 8008f36:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008f38:	7bfb      	ldrb	r3, [r7, #15]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d11c      	bne.n	8008f78 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	69db      	ldr	r3, [r3, #28]
 8008f42:	4619      	mov	r1, r3
 8008f44:	68b8      	ldr	r0, [r7, #8]
 8008f46:	f7ff fa4f 	bl	80083e8 <move_window>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008f4e:	7bfb      	ldrb	r3, [r7, #15]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d111      	bne.n	8008f78 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6a1b      	ldr	r3, [r3, #32]
 8008f58:	2220      	movs	r2, #32
 8008f5a:	2100      	movs	r1, #0
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f7ff f836 	bl	8007fce <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a18      	ldr	r0, [r3, #32]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	3324      	adds	r3, #36	; 0x24
 8008f6a:	220b      	movs	r2, #11
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	f7ff f80d 	bl	8007f8c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	2201      	movs	r2, #1
 8008f76:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3710      	adds	r7, #16
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
	...

08008f84 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b088      	sub	sp, #32
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	60fb      	str	r3, [r7, #12]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	3324      	adds	r3, #36	; 0x24
 8008f98:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008f9a:	220b      	movs	r2, #11
 8008f9c:	2120      	movs	r1, #32
 8008f9e:	68b8      	ldr	r0, [r7, #8]
 8008fa0:	f7ff f815 	bl	8007fce <mem_set>
	si = i = 0; ni = 8;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	613b      	str	r3, [r7, #16]
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	61fb      	str	r3, [r7, #28]
 8008fac:	2308      	movs	r3, #8
 8008fae:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	1c5a      	adds	r2, r3, #1
 8008fb4:	61fa      	str	r2, [r7, #28]
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	4413      	add	r3, r2
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008fbe:	7efb      	ldrb	r3, [r7, #27]
 8008fc0:	2b20      	cmp	r3, #32
 8008fc2:	d94e      	bls.n	8009062 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008fc4:	7efb      	ldrb	r3, [r7, #27]
 8008fc6:	2b2f      	cmp	r3, #47	; 0x2f
 8008fc8:	d006      	beq.n	8008fd8 <create_name+0x54>
 8008fca:	7efb      	ldrb	r3, [r7, #27]
 8008fcc:	2b5c      	cmp	r3, #92	; 0x5c
 8008fce:	d110      	bne.n	8008ff2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008fd0:	e002      	b.n	8008fd8 <create_name+0x54>
 8008fd2:	69fb      	ldr	r3, [r7, #28]
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	61fb      	str	r3, [r7, #28]
 8008fd8:	68fa      	ldr	r2, [r7, #12]
 8008fda:	69fb      	ldr	r3, [r7, #28]
 8008fdc:	4413      	add	r3, r2
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	2b2f      	cmp	r3, #47	; 0x2f
 8008fe2:	d0f6      	beq.n	8008fd2 <create_name+0x4e>
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	69fb      	ldr	r3, [r7, #28]
 8008fe8:	4413      	add	r3, r2
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	2b5c      	cmp	r3, #92	; 0x5c
 8008fee:	d0f0      	beq.n	8008fd2 <create_name+0x4e>
			break;
 8008ff0:	e038      	b.n	8009064 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008ff2:	7efb      	ldrb	r3, [r7, #27]
 8008ff4:	2b2e      	cmp	r3, #46	; 0x2e
 8008ff6:	d003      	beq.n	8009000 <create_name+0x7c>
 8008ff8:	693a      	ldr	r2, [r7, #16]
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d30c      	bcc.n	800901a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	2b0b      	cmp	r3, #11
 8009004:	d002      	beq.n	800900c <create_name+0x88>
 8009006:	7efb      	ldrb	r3, [r7, #27]
 8009008:	2b2e      	cmp	r3, #46	; 0x2e
 800900a:	d001      	beq.n	8009010 <create_name+0x8c>
 800900c:	2306      	movs	r3, #6
 800900e:	e044      	b.n	800909a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8009010:	2308      	movs	r3, #8
 8009012:	613b      	str	r3, [r7, #16]
 8009014:	230b      	movs	r3, #11
 8009016:	617b      	str	r3, [r7, #20]
			continue;
 8009018:	e022      	b.n	8009060 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800901a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800901e:	2b00      	cmp	r3, #0
 8009020:	da04      	bge.n	800902c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8009022:	7efb      	ldrb	r3, [r7, #27]
 8009024:	3b80      	subs	r3, #128	; 0x80
 8009026:	4a1f      	ldr	r2, [pc, #124]	; (80090a4 <create_name+0x120>)
 8009028:	5cd3      	ldrb	r3, [r2, r3]
 800902a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800902c:	7efb      	ldrb	r3, [r7, #27]
 800902e:	4619      	mov	r1, r3
 8009030:	481d      	ldr	r0, [pc, #116]	; (80090a8 <create_name+0x124>)
 8009032:	f7ff f80e 	bl	8008052 <chk_chr>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d001      	beq.n	8009040 <create_name+0xbc>
 800903c:	2306      	movs	r3, #6
 800903e:	e02c      	b.n	800909a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8009040:	7efb      	ldrb	r3, [r7, #27]
 8009042:	2b60      	cmp	r3, #96	; 0x60
 8009044:	d905      	bls.n	8009052 <create_name+0xce>
 8009046:	7efb      	ldrb	r3, [r7, #27]
 8009048:	2b7a      	cmp	r3, #122	; 0x7a
 800904a:	d802      	bhi.n	8009052 <create_name+0xce>
 800904c:	7efb      	ldrb	r3, [r7, #27]
 800904e:	3b20      	subs	r3, #32
 8009050:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	1c5a      	adds	r2, r3, #1
 8009056:	613a      	str	r2, [r7, #16]
 8009058:	68ba      	ldr	r2, [r7, #8]
 800905a:	4413      	add	r3, r2
 800905c:	7efa      	ldrb	r2, [r7, #27]
 800905e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8009060:	e7a6      	b.n	8008fb0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009062:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009064:	68fa      	ldr	r2, [r7, #12]
 8009066:	69fb      	ldr	r3, [r7, #28]
 8009068:	441a      	add	r2, r3
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d101      	bne.n	8009078 <create_name+0xf4>
 8009074:	2306      	movs	r3, #6
 8009076:	e010      	b.n	800909a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	2be5      	cmp	r3, #229	; 0xe5
 800907e:	d102      	bne.n	8009086 <create_name+0x102>
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	2205      	movs	r2, #5
 8009084:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009086:	7efb      	ldrb	r3, [r7, #27]
 8009088:	2b20      	cmp	r3, #32
 800908a:	d801      	bhi.n	8009090 <create_name+0x10c>
 800908c:	2204      	movs	r2, #4
 800908e:	e000      	b.n	8009092 <create_name+0x10e>
 8009090:	2200      	movs	r2, #0
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	330b      	adds	r3, #11
 8009096:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8009098:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800909a:	4618      	mov	r0, r3
 800909c:	3720      	adds	r7, #32
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop
 80090a4:	0800d5fc 	.word	0x0800d5fc
 80090a8:	0800cf94 	.word	0x0800cf94

080090ac <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b086      	sub	sp, #24
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80090c0:	e002      	b.n	80090c8 <follow_path+0x1c>
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	3301      	adds	r3, #1
 80090c6:	603b      	str	r3, [r7, #0]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	2b2f      	cmp	r3, #47	; 0x2f
 80090ce:	d0f8      	beq.n	80090c2 <follow_path+0x16>
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	2b5c      	cmp	r3, #92	; 0x5c
 80090d6:	d0f4      	beq.n	80090c2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	2200      	movs	r2, #0
 80090dc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	781b      	ldrb	r3, [r3, #0]
 80090e2:	2b1f      	cmp	r3, #31
 80090e4:	d80a      	bhi.n	80090fc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2280      	movs	r2, #128	; 0x80
 80090ea:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80090ee:	2100      	movs	r1, #0
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f7ff fcf9 	bl	8008ae8 <dir_sdi>
 80090f6:	4603      	mov	r3, r0
 80090f8:	75fb      	strb	r3, [r7, #23]
 80090fa:	e043      	b.n	8009184 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80090fc:	463b      	mov	r3, r7
 80090fe:	4619      	mov	r1, r3
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f7ff ff3f 	bl	8008f84 <create_name>
 8009106:	4603      	mov	r3, r0
 8009108:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800910a:	7dfb      	ldrb	r3, [r7, #23]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d134      	bne.n	800917a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7ff feaf 	bl	8008e74 <dir_find>
 8009116:	4603      	mov	r3, r0
 8009118:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009120:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009122:	7dfb      	ldrb	r3, [r7, #23]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d00a      	beq.n	800913e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009128:	7dfb      	ldrb	r3, [r7, #23]
 800912a:	2b04      	cmp	r3, #4
 800912c:	d127      	bne.n	800917e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800912e:	7afb      	ldrb	r3, [r7, #11]
 8009130:	f003 0304 	and.w	r3, r3, #4
 8009134:	2b00      	cmp	r3, #0
 8009136:	d122      	bne.n	800917e <follow_path+0xd2>
 8009138:	2305      	movs	r3, #5
 800913a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800913c:	e01f      	b.n	800917e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800913e:	7afb      	ldrb	r3, [r7, #11]
 8009140:	f003 0304 	and.w	r3, r3, #4
 8009144:	2b00      	cmp	r3, #0
 8009146:	d11c      	bne.n	8009182 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	799b      	ldrb	r3, [r3, #6]
 800914c:	f003 0310 	and.w	r3, r3, #16
 8009150:	2b00      	cmp	r3, #0
 8009152:	d102      	bne.n	800915a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009154:	2305      	movs	r3, #5
 8009156:	75fb      	strb	r3, [r7, #23]
 8009158:	e014      	b.n	8009184 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	695b      	ldr	r3, [r3, #20]
 8009164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009168:	4413      	add	r3, r2
 800916a:	4619      	mov	r1, r3
 800916c:	68f8      	ldr	r0, [r7, #12]
 800916e:	f7ff fe42 	bl	8008df6 <ld_clust>
 8009172:	4602      	mov	r2, r0
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009178:	e7c0      	b.n	80090fc <follow_path+0x50>
			if (res != FR_OK) break;
 800917a:	bf00      	nop
 800917c:	e002      	b.n	8009184 <follow_path+0xd8>
				break;
 800917e:	bf00      	nop
 8009180:	e000      	b.n	8009184 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009182:	bf00      	nop
			}
		}
	}

	return res;
 8009184:	7dfb      	ldrb	r3, [r7, #23]
}
 8009186:	4618      	mov	r0, r3
 8009188:	3718      	adds	r7, #24
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800918e:	b480      	push	{r7}
 8009190:	b087      	sub	sp, #28
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009196:	f04f 33ff 	mov.w	r3, #4294967295
 800919a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d031      	beq.n	8009208 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	617b      	str	r3, [r7, #20]
 80091aa:	e002      	b.n	80091b2 <get_ldnumber+0x24>
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	3301      	adds	r3, #1
 80091b0:	617b      	str	r3, [r7, #20]
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	2b20      	cmp	r3, #32
 80091b8:	d903      	bls.n	80091c2 <get_ldnumber+0x34>
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	781b      	ldrb	r3, [r3, #0]
 80091be:	2b3a      	cmp	r3, #58	; 0x3a
 80091c0:	d1f4      	bne.n	80091ac <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	2b3a      	cmp	r3, #58	; 0x3a
 80091c8:	d11c      	bne.n	8009204 <get_ldnumber+0x76>
			tp = *path;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	1c5a      	adds	r2, r3, #1
 80091d4:	60fa      	str	r2, [r7, #12]
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	3b30      	subs	r3, #48	; 0x30
 80091da:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	2b09      	cmp	r3, #9
 80091e0:	d80e      	bhi.n	8009200 <get_ldnumber+0x72>
 80091e2:	68fa      	ldr	r2, [r7, #12]
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d10a      	bne.n	8009200 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d107      	bne.n	8009200 <get_ldnumber+0x72>
					vol = (int)i;
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	3301      	adds	r3, #1
 80091f8:	617b      	str	r3, [r7, #20]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	697a      	ldr	r2, [r7, #20]
 80091fe:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	e002      	b.n	800920a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009204:	2300      	movs	r3, #0
 8009206:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009208:	693b      	ldr	r3, [r7, #16]
}
 800920a:	4618      	mov	r0, r3
 800920c:	371c      	adds	r7, #28
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr
	...

08009218 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b082      	sub	sp, #8
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2200      	movs	r2, #0
 8009226:	70da      	strb	r2, [r3, #3]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f04f 32ff 	mov.w	r2, #4294967295
 800922e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009230:	6839      	ldr	r1, [r7, #0]
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f7ff f8d8 	bl	80083e8 <move_window>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d001      	beq.n	8009242 <check_fs+0x2a>
 800923e:	2304      	movs	r3, #4
 8009240:	e038      	b.n	80092b4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	3330      	adds	r3, #48	; 0x30
 8009246:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800924a:	4618      	mov	r0, r3
 800924c:	f7fe fe1c 	bl	8007e88 <ld_word>
 8009250:	4603      	mov	r3, r0
 8009252:	461a      	mov	r2, r3
 8009254:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009258:	429a      	cmp	r2, r3
 800925a:	d001      	beq.n	8009260 <check_fs+0x48>
 800925c:	2303      	movs	r3, #3
 800925e:	e029      	b.n	80092b4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009266:	2be9      	cmp	r3, #233	; 0xe9
 8009268:	d009      	beq.n	800927e <check_fs+0x66>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009270:	2beb      	cmp	r3, #235	; 0xeb
 8009272:	d11e      	bne.n	80092b2 <check_fs+0x9a>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800927a:	2b90      	cmp	r3, #144	; 0x90
 800927c:	d119      	bne.n	80092b2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	3330      	adds	r3, #48	; 0x30
 8009282:	3336      	adds	r3, #54	; 0x36
 8009284:	4618      	mov	r0, r3
 8009286:	f7fe fe17 	bl	8007eb8 <ld_dword>
 800928a:	4603      	mov	r3, r0
 800928c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009290:	4a0a      	ldr	r2, [pc, #40]	; (80092bc <check_fs+0xa4>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d101      	bne.n	800929a <check_fs+0x82>
 8009296:	2300      	movs	r3, #0
 8009298:	e00c      	b.n	80092b4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	3330      	adds	r3, #48	; 0x30
 800929e:	3352      	adds	r3, #82	; 0x52
 80092a0:	4618      	mov	r0, r3
 80092a2:	f7fe fe09 	bl	8007eb8 <ld_dword>
 80092a6:	4603      	mov	r3, r0
 80092a8:	4a05      	ldr	r2, [pc, #20]	; (80092c0 <check_fs+0xa8>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d101      	bne.n	80092b2 <check_fs+0x9a>
 80092ae:	2300      	movs	r3, #0
 80092b0:	e000      	b.n	80092b4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80092b2:	2302      	movs	r3, #2
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3708      	adds	r7, #8
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}
 80092bc:	00544146 	.word	0x00544146
 80092c0:	33544146 	.word	0x33544146

080092c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b096      	sub	sp, #88	; 0x58
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	60b9      	str	r1, [r7, #8]
 80092ce:	4613      	mov	r3, r2
 80092d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	2200      	movs	r2, #0
 80092d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80092d8:	68f8      	ldr	r0, [r7, #12]
 80092da:	f7ff ff58 	bl	800918e <get_ldnumber>
 80092de:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80092e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	da01      	bge.n	80092ea <find_volume+0x26>
 80092e6:	230b      	movs	r3, #11
 80092e8:	e22e      	b.n	8009748 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80092ea:	4aa8      	ldr	r2, [pc, #672]	; (800958c <find_volume+0x2c8>)
 80092ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80092f2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80092f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d101      	bne.n	80092fe <find_volume+0x3a>
 80092fa:	230c      	movs	r3, #12
 80092fc:	e224      	b.n	8009748 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009302:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009304:	79fb      	ldrb	r3, [r7, #7]
 8009306:	f023 0301 	bic.w	r3, r3, #1
 800930a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800930c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d01a      	beq.n	800934a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009316:	785b      	ldrb	r3, [r3, #1]
 8009318:	4618      	mov	r0, r3
 800931a:	f7fe fd17 	bl	8007d4c <disk_status>
 800931e:	4603      	mov	r3, r0
 8009320:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009324:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009328:	f003 0301 	and.w	r3, r3, #1
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10c      	bne.n	800934a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009330:	79fb      	ldrb	r3, [r7, #7]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d007      	beq.n	8009346 <find_volume+0x82>
 8009336:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800933a:	f003 0304 	and.w	r3, r3, #4
 800933e:	2b00      	cmp	r3, #0
 8009340:	d001      	beq.n	8009346 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009342:	230a      	movs	r3, #10
 8009344:	e200      	b.n	8009748 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8009346:	2300      	movs	r3, #0
 8009348:	e1fe      	b.n	8009748 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800934a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800934c:	2200      	movs	r2, #0
 800934e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009352:	b2da      	uxtb	r2, r3
 8009354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009356:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800935a:	785b      	ldrb	r3, [r3, #1]
 800935c:	4618      	mov	r0, r3
 800935e:	f7fe fd0f 	bl	8007d80 <disk_initialize>
 8009362:	4603      	mov	r3, r0
 8009364:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009368:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800936c:	f003 0301 	and.w	r3, r3, #1
 8009370:	2b00      	cmp	r3, #0
 8009372:	d001      	beq.n	8009378 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009374:	2303      	movs	r3, #3
 8009376:	e1e7      	b.n	8009748 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009378:	79fb      	ldrb	r3, [r7, #7]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d007      	beq.n	800938e <find_volume+0xca>
 800937e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009382:	f003 0304 	and.w	r3, r3, #4
 8009386:	2b00      	cmp	r3, #0
 8009388:	d001      	beq.n	800938e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800938a:	230a      	movs	r3, #10
 800938c:	e1dc      	b.n	8009748 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800938e:	2300      	movs	r3, #0
 8009390:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009392:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009394:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009396:	f7ff ff3f 	bl	8009218 <check_fs>
 800939a:	4603      	mov	r3, r0
 800939c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80093a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d14b      	bne.n	8009440 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80093a8:	2300      	movs	r3, #0
 80093aa:	643b      	str	r3, [r7, #64]	; 0x40
 80093ac:	e01f      	b.n	80093ee <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80093ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80093b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093b6:	011b      	lsls	r3, r3, #4
 80093b8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80093bc:	4413      	add	r3, r2
 80093be:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80093c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c2:	3304      	adds	r3, #4
 80093c4:	781b      	ldrb	r3, [r3, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d006      	beq.n	80093d8 <find_volume+0x114>
 80093ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093cc:	3308      	adds	r3, #8
 80093ce:	4618      	mov	r0, r3
 80093d0:	f7fe fd72 	bl	8007eb8 <ld_dword>
 80093d4:	4602      	mov	r2, r0
 80093d6:	e000      	b.n	80093da <find_volume+0x116>
 80093d8:	2200      	movs	r2, #0
 80093da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80093e2:	440b      	add	r3, r1
 80093e4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80093e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093ea:	3301      	adds	r3, #1
 80093ec:	643b      	str	r3, [r7, #64]	; 0x40
 80093ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093f0:	2b03      	cmp	r3, #3
 80093f2:	d9dc      	bls.n	80093ae <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80093f4:	2300      	movs	r3, #0
 80093f6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80093f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d002      	beq.n	8009404 <find_volume+0x140>
 80093fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009400:	3b01      	subs	r3, #1
 8009402:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009404:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009406:	009b      	lsls	r3, r3, #2
 8009408:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800940c:	4413      	add	r3, r2
 800940e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009412:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009414:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009416:	2b00      	cmp	r3, #0
 8009418:	d005      	beq.n	8009426 <find_volume+0x162>
 800941a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800941c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800941e:	f7ff fefb 	bl	8009218 <check_fs>
 8009422:	4603      	mov	r3, r0
 8009424:	e000      	b.n	8009428 <find_volume+0x164>
 8009426:	2303      	movs	r3, #3
 8009428:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800942c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009430:	2b01      	cmp	r3, #1
 8009432:	d905      	bls.n	8009440 <find_volume+0x17c>
 8009434:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009436:	3301      	adds	r3, #1
 8009438:	643b      	str	r3, [r7, #64]	; 0x40
 800943a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800943c:	2b03      	cmp	r3, #3
 800943e:	d9e1      	bls.n	8009404 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009440:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009444:	2b04      	cmp	r3, #4
 8009446:	d101      	bne.n	800944c <find_volume+0x188>
 8009448:	2301      	movs	r3, #1
 800944a:	e17d      	b.n	8009748 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800944c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009450:	2b01      	cmp	r3, #1
 8009452:	d901      	bls.n	8009458 <find_volume+0x194>
 8009454:	230d      	movs	r3, #13
 8009456:	e177      	b.n	8009748 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800945a:	3330      	adds	r3, #48	; 0x30
 800945c:	330b      	adds	r3, #11
 800945e:	4618      	mov	r0, r3
 8009460:	f7fe fd12 	bl	8007e88 <ld_word>
 8009464:	4603      	mov	r3, r0
 8009466:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800946a:	d001      	beq.n	8009470 <find_volume+0x1ac>
 800946c:	230d      	movs	r3, #13
 800946e:	e16b      	b.n	8009748 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009472:	3330      	adds	r3, #48	; 0x30
 8009474:	3316      	adds	r3, #22
 8009476:	4618      	mov	r0, r3
 8009478:	f7fe fd06 	bl	8007e88 <ld_word>
 800947c:	4603      	mov	r3, r0
 800947e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009480:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009482:	2b00      	cmp	r3, #0
 8009484:	d106      	bne.n	8009494 <find_volume+0x1d0>
 8009486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009488:	3330      	adds	r3, #48	; 0x30
 800948a:	3324      	adds	r3, #36	; 0x24
 800948c:	4618      	mov	r0, r3
 800948e:	f7fe fd13 	bl	8007eb8 <ld_dword>
 8009492:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009496:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009498:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800949a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800949c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80094a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80094a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a6:	789b      	ldrb	r3, [r3, #2]
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d005      	beq.n	80094b8 <find_volume+0x1f4>
 80094ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ae:	789b      	ldrb	r3, [r3, #2]
 80094b0:	2b02      	cmp	r3, #2
 80094b2:	d001      	beq.n	80094b8 <find_volume+0x1f4>
 80094b4:	230d      	movs	r3, #13
 80094b6:	e147      	b.n	8009748 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80094b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ba:	789b      	ldrb	r3, [r3, #2]
 80094bc:	461a      	mov	r2, r3
 80094be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094c0:	fb02 f303 	mul.w	r3, r2, r3
 80094c4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80094c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094cc:	b29a      	uxth	r2, r3
 80094ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80094d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d4:	895b      	ldrh	r3, [r3, #10]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d008      	beq.n	80094ec <find_volume+0x228>
 80094da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094dc:	895b      	ldrh	r3, [r3, #10]
 80094de:	461a      	mov	r2, r3
 80094e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e2:	895b      	ldrh	r3, [r3, #10]
 80094e4:	3b01      	subs	r3, #1
 80094e6:	4013      	ands	r3, r2
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d001      	beq.n	80094f0 <find_volume+0x22c>
 80094ec:	230d      	movs	r3, #13
 80094ee:	e12b      	b.n	8009748 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80094f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f2:	3330      	adds	r3, #48	; 0x30
 80094f4:	3311      	adds	r3, #17
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7fe fcc6 	bl	8007e88 <ld_word>
 80094fc:	4603      	mov	r3, r0
 80094fe:	461a      	mov	r2, r3
 8009500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009502:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009506:	891b      	ldrh	r3, [r3, #8]
 8009508:	f003 030f 	and.w	r3, r3, #15
 800950c:	b29b      	uxth	r3, r3
 800950e:	2b00      	cmp	r3, #0
 8009510:	d001      	beq.n	8009516 <find_volume+0x252>
 8009512:	230d      	movs	r3, #13
 8009514:	e118      	b.n	8009748 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009518:	3330      	adds	r3, #48	; 0x30
 800951a:	3313      	adds	r3, #19
 800951c:	4618      	mov	r0, r3
 800951e:	f7fe fcb3 	bl	8007e88 <ld_word>
 8009522:	4603      	mov	r3, r0
 8009524:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009526:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009528:	2b00      	cmp	r3, #0
 800952a:	d106      	bne.n	800953a <find_volume+0x276>
 800952c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800952e:	3330      	adds	r3, #48	; 0x30
 8009530:	3320      	adds	r3, #32
 8009532:	4618      	mov	r0, r3
 8009534:	f7fe fcc0 	bl	8007eb8 <ld_dword>
 8009538:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800953a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800953c:	3330      	adds	r3, #48	; 0x30
 800953e:	330e      	adds	r3, #14
 8009540:	4618      	mov	r0, r3
 8009542:	f7fe fca1 	bl	8007e88 <ld_word>
 8009546:	4603      	mov	r3, r0
 8009548:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800954a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800954c:	2b00      	cmp	r3, #0
 800954e:	d101      	bne.n	8009554 <find_volume+0x290>
 8009550:	230d      	movs	r3, #13
 8009552:	e0f9      	b.n	8009748 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009554:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009556:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009558:	4413      	add	r3, r2
 800955a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800955c:	8912      	ldrh	r2, [r2, #8]
 800955e:	0912      	lsrs	r2, r2, #4
 8009560:	b292      	uxth	r2, r2
 8009562:	4413      	add	r3, r2
 8009564:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009566:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800956a:	429a      	cmp	r2, r3
 800956c:	d201      	bcs.n	8009572 <find_volume+0x2ae>
 800956e:	230d      	movs	r3, #13
 8009570:	e0ea      	b.n	8009748 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009572:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009576:	1ad3      	subs	r3, r2, r3
 8009578:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800957a:	8952      	ldrh	r2, [r2, #10]
 800957c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009580:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009584:	2b00      	cmp	r3, #0
 8009586:	d103      	bne.n	8009590 <find_volume+0x2cc>
 8009588:	230d      	movs	r3, #13
 800958a:	e0dd      	b.n	8009748 <find_volume+0x484>
 800958c:	20000620 	.word	0x20000620
		fmt = FS_FAT32;
 8009590:	2303      	movs	r3, #3
 8009592:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009598:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800959c:	4293      	cmp	r3, r2
 800959e:	d802      	bhi.n	80095a6 <find_volume+0x2e2>
 80095a0:	2302      	movs	r3, #2
 80095a2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80095a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095a8:	f640 72f5 	movw	r2, #4085	; 0xff5
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d802      	bhi.n	80095b6 <find_volume+0x2f2>
 80095b0:	2301      	movs	r3, #1
 80095b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80095b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b8:	1c9a      	adds	r2, r3, #2
 80095ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095bc:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80095be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095c0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80095c2:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80095c4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80095c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80095c8:	441a      	add	r2, r3
 80095ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095cc:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80095ce:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80095d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095d2:	441a      	add	r2, r3
 80095d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095d6:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80095d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80095dc:	2b03      	cmp	r3, #3
 80095de:	d11e      	bne.n	800961e <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80095e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095e2:	3330      	adds	r3, #48	; 0x30
 80095e4:	332a      	adds	r3, #42	; 0x2a
 80095e6:	4618      	mov	r0, r3
 80095e8:	f7fe fc4e 	bl	8007e88 <ld_word>
 80095ec:	4603      	mov	r3, r0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d001      	beq.n	80095f6 <find_volume+0x332>
 80095f2:	230d      	movs	r3, #13
 80095f4:	e0a8      	b.n	8009748 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80095f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095f8:	891b      	ldrh	r3, [r3, #8]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d001      	beq.n	8009602 <find_volume+0x33e>
 80095fe:	230d      	movs	r3, #13
 8009600:	e0a2      	b.n	8009748 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009604:	3330      	adds	r3, #48	; 0x30
 8009606:	332c      	adds	r3, #44	; 0x2c
 8009608:	4618      	mov	r0, r3
 800960a:	f7fe fc55 	bl	8007eb8 <ld_dword>
 800960e:	4602      	mov	r2, r0
 8009610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009612:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009616:	695b      	ldr	r3, [r3, #20]
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	647b      	str	r3, [r7, #68]	; 0x44
 800961c:	e01f      	b.n	800965e <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800961e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009620:	891b      	ldrh	r3, [r3, #8]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d101      	bne.n	800962a <find_volume+0x366>
 8009626:	230d      	movs	r3, #13
 8009628:	e08e      	b.n	8009748 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800962a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800962c:	6a1a      	ldr	r2, [r3, #32]
 800962e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009630:	441a      	add	r2, r3
 8009632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009634:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009636:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800963a:	2b02      	cmp	r3, #2
 800963c:	d103      	bne.n	8009646 <find_volume+0x382>
 800963e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009640:	695b      	ldr	r3, [r3, #20]
 8009642:	005b      	lsls	r3, r3, #1
 8009644:	e00a      	b.n	800965c <find_volume+0x398>
 8009646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009648:	695a      	ldr	r2, [r3, #20]
 800964a:	4613      	mov	r3, r2
 800964c:	005b      	lsls	r3, r3, #1
 800964e:	4413      	add	r3, r2
 8009650:	085a      	lsrs	r2, r3, #1
 8009652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009654:	695b      	ldr	r3, [r3, #20]
 8009656:	f003 0301 	and.w	r3, r3, #1
 800965a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800965c:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800965e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009660:	699a      	ldr	r2, [r3, #24]
 8009662:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009664:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009668:	0a5b      	lsrs	r3, r3, #9
 800966a:	429a      	cmp	r2, r3
 800966c:	d201      	bcs.n	8009672 <find_volume+0x3ae>
 800966e:	230d      	movs	r3, #13
 8009670:	e06a      	b.n	8009748 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009674:	f04f 32ff 	mov.w	r2, #4294967295
 8009678:	611a      	str	r2, [r3, #16]
 800967a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800967c:	691a      	ldr	r2, [r3, #16]
 800967e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009680:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8009682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009684:	2280      	movs	r2, #128	; 0x80
 8009686:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009688:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800968c:	2b03      	cmp	r3, #3
 800968e:	d149      	bne.n	8009724 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009692:	3330      	adds	r3, #48	; 0x30
 8009694:	3330      	adds	r3, #48	; 0x30
 8009696:	4618      	mov	r0, r3
 8009698:	f7fe fbf6 	bl	8007e88 <ld_word>
 800969c:	4603      	mov	r3, r0
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d140      	bne.n	8009724 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 80096a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096a4:	3301      	adds	r3, #1
 80096a6:	4619      	mov	r1, r3
 80096a8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80096aa:	f7fe fe9d 	bl	80083e8 <move_window>
 80096ae:	4603      	mov	r3, r0
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d137      	bne.n	8009724 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 80096b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b6:	2200      	movs	r2, #0
 80096b8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80096ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096bc:	3330      	adds	r3, #48	; 0x30
 80096be:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7fe fbe0 	bl	8007e88 <ld_word>
 80096c8:	4603      	mov	r3, r0
 80096ca:	461a      	mov	r2, r3
 80096cc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d127      	bne.n	8009724 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80096d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d6:	3330      	adds	r3, #48	; 0x30
 80096d8:	4618      	mov	r0, r3
 80096da:	f7fe fbed 	bl	8007eb8 <ld_dword>
 80096de:	4603      	mov	r3, r0
 80096e0:	4a1b      	ldr	r2, [pc, #108]	; (8009750 <find_volume+0x48c>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d11e      	bne.n	8009724 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80096e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096e8:	3330      	adds	r3, #48	; 0x30
 80096ea:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80096ee:	4618      	mov	r0, r3
 80096f0:	f7fe fbe2 	bl	8007eb8 <ld_dword>
 80096f4:	4603      	mov	r3, r0
 80096f6:	4a17      	ldr	r2, [pc, #92]	; (8009754 <find_volume+0x490>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d113      	bne.n	8009724 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80096fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096fe:	3330      	adds	r3, #48	; 0x30
 8009700:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009704:	4618      	mov	r0, r3
 8009706:	f7fe fbd7 	bl	8007eb8 <ld_dword>
 800970a:	4602      	mov	r2, r0
 800970c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800970e:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009712:	3330      	adds	r3, #48	; 0x30
 8009714:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009718:	4618      	mov	r0, r3
 800971a:	f7fe fbcd 	bl	8007eb8 <ld_dword>
 800971e:	4602      	mov	r2, r0
 8009720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009722:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009726:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800972a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800972c:	4b0a      	ldr	r3, [pc, #40]	; (8009758 <find_volume+0x494>)
 800972e:	881b      	ldrh	r3, [r3, #0]
 8009730:	3301      	adds	r3, #1
 8009732:	b29a      	uxth	r2, r3
 8009734:	4b08      	ldr	r3, [pc, #32]	; (8009758 <find_volume+0x494>)
 8009736:	801a      	strh	r2, [r3, #0]
 8009738:	4b07      	ldr	r3, [pc, #28]	; (8009758 <find_volume+0x494>)
 800973a:	881a      	ldrh	r2, [r3, #0]
 800973c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800973e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009740:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009742:	f7fe fde9 	bl	8008318 <clear_lock>
#endif
	return FR_OK;
 8009746:	2300      	movs	r3, #0
}
 8009748:	4618      	mov	r0, r3
 800974a:	3758      	adds	r7, #88	; 0x58
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}
 8009750:	41615252 	.word	0x41615252
 8009754:	61417272 	.word	0x61417272
 8009758:	20000624 	.word	0x20000624

0800975c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b084      	sub	sp, #16
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009766:	2309      	movs	r3, #9
 8009768:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d01c      	beq.n	80097aa <validate+0x4e>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d018      	beq.n	80097aa <validate+0x4e>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	781b      	ldrb	r3, [r3, #0]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d013      	beq.n	80097aa <validate+0x4e>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	889a      	ldrh	r2, [r3, #4]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	88db      	ldrh	r3, [r3, #6]
 800978c:	429a      	cmp	r2, r3
 800978e:	d10c      	bne.n	80097aa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	785b      	ldrb	r3, [r3, #1]
 8009796:	4618      	mov	r0, r3
 8009798:	f7fe fad8 	bl	8007d4c <disk_status>
 800979c:	4603      	mov	r3, r0
 800979e:	f003 0301 	and.w	r3, r3, #1
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d101      	bne.n	80097aa <validate+0x4e>
			res = FR_OK;
 80097a6:	2300      	movs	r3, #0
 80097a8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80097aa:	7bfb      	ldrb	r3, [r7, #15]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d102      	bne.n	80097b6 <validate+0x5a>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	e000      	b.n	80097b8 <validate+0x5c>
 80097b6:	2300      	movs	r3, #0
 80097b8:	683a      	ldr	r2, [r7, #0]
 80097ba:	6013      	str	r3, [r2, #0]
	return res;
 80097bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3710      	adds	r7, #16
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
	...

080097c8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b088      	sub	sp, #32
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	60f8      	str	r0, [r7, #12]
 80097d0:	60b9      	str	r1, [r7, #8]
 80097d2:	4613      	mov	r3, r2
 80097d4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80097da:	f107 0310 	add.w	r3, r7, #16
 80097de:	4618      	mov	r0, r3
 80097e0:	f7ff fcd5 	bl	800918e <get_ldnumber>
 80097e4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80097e6:	69fb      	ldr	r3, [r7, #28]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	da01      	bge.n	80097f0 <f_mount+0x28>
 80097ec:	230b      	movs	r3, #11
 80097ee:	e02b      	b.n	8009848 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80097f0:	4a17      	ldr	r2, [pc, #92]	; (8009850 <f_mount+0x88>)
 80097f2:	69fb      	ldr	r3, [r7, #28]
 80097f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097f8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80097fa:	69bb      	ldr	r3, [r7, #24]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d005      	beq.n	800980c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009800:	69b8      	ldr	r0, [r7, #24]
 8009802:	f7fe fd89 	bl	8008318 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009806:	69bb      	ldr	r3, [r7, #24]
 8009808:	2200      	movs	r2, #0
 800980a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d002      	beq.n	8009818 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2200      	movs	r2, #0
 8009816:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009818:	68fa      	ldr	r2, [r7, #12]
 800981a:	490d      	ldr	r1, [pc, #52]	; (8009850 <f_mount+0x88>)
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d002      	beq.n	800982e <f_mount+0x66>
 8009828:	79fb      	ldrb	r3, [r7, #7]
 800982a:	2b01      	cmp	r3, #1
 800982c:	d001      	beq.n	8009832 <f_mount+0x6a>
 800982e:	2300      	movs	r3, #0
 8009830:	e00a      	b.n	8009848 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009832:	f107 010c 	add.w	r1, r7, #12
 8009836:	f107 0308 	add.w	r3, r7, #8
 800983a:	2200      	movs	r2, #0
 800983c:	4618      	mov	r0, r3
 800983e:	f7ff fd41 	bl	80092c4 <find_volume>
 8009842:	4603      	mov	r3, r0
 8009844:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009846:	7dfb      	ldrb	r3, [r7, #23]
}
 8009848:	4618      	mov	r0, r3
 800984a:	3720      	adds	r7, #32
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}
 8009850:	20000620 	.word	0x20000620

08009854 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b098      	sub	sp, #96	; 0x60
 8009858:	af00      	add	r7, sp, #0
 800985a:	60f8      	str	r0, [r7, #12]
 800985c:	60b9      	str	r1, [r7, #8]
 800985e:	4613      	mov	r3, r2
 8009860:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d101      	bne.n	800986c <f_open+0x18>
 8009868:	2309      	movs	r3, #9
 800986a:	e1ad      	b.n	8009bc8 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800986c:	79fb      	ldrb	r3, [r7, #7]
 800986e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009872:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009874:	79fa      	ldrb	r2, [r7, #7]
 8009876:	f107 0110 	add.w	r1, r7, #16
 800987a:	f107 0308 	add.w	r3, r7, #8
 800987e:	4618      	mov	r0, r3
 8009880:	f7ff fd20 	bl	80092c4 <find_volume>
 8009884:	4603      	mov	r3, r0
 8009886:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800988a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800988e:	2b00      	cmp	r3, #0
 8009890:	f040 8191 	bne.w	8009bb6 <f_open+0x362>
		dj.obj.fs = fs;
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009898:	68ba      	ldr	r2, [r7, #8]
 800989a:	f107 0314 	add.w	r3, r7, #20
 800989e:	4611      	mov	r1, r2
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7ff fc03 	bl	80090ac <follow_path>
 80098a6:	4603      	mov	r3, r0
 80098a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80098ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d11a      	bne.n	80098ea <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80098b4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80098b8:	b25b      	sxtb	r3, r3
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	da03      	bge.n	80098c6 <f_open+0x72>
				res = FR_INVALID_NAME;
 80098be:	2306      	movs	r3, #6
 80098c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80098c4:	e011      	b.n	80098ea <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80098c6:	79fb      	ldrb	r3, [r7, #7]
 80098c8:	f023 0301 	bic.w	r3, r3, #1
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	bf14      	ite	ne
 80098d0:	2301      	movne	r3, #1
 80098d2:	2300      	moveq	r3, #0
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	461a      	mov	r2, r3
 80098d8:	f107 0314 	add.w	r3, r7, #20
 80098dc:	4611      	mov	r1, r2
 80098de:	4618      	mov	r0, r3
 80098e0:	f7fe fbd2 	bl	8008088 <chk_lock>
 80098e4:	4603      	mov	r3, r0
 80098e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80098ea:	79fb      	ldrb	r3, [r7, #7]
 80098ec:	f003 031c 	and.w	r3, r3, #28
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d07f      	beq.n	80099f4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80098f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d017      	beq.n	800992c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80098fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009900:	2b04      	cmp	r3, #4
 8009902:	d10e      	bne.n	8009922 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009904:	f7fe fc1c 	bl	8008140 <enq_lock>
 8009908:	4603      	mov	r3, r0
 800990a:	2b00      	cmp	r3, #0
 800990c:	d006      	beq.n	800991c <f_open+0xc8>
 800990e:	f107 0314 	add.w	r3, r7, #20
 8009912:	4618      	mov	r0, r3
 8009914:	f7ff fb03 	bl	8008f1e <dir_register>
 8009918:	4603      	mov	r3, r0
 800991a:	e000      	b.n	800991e <f_open+0xca>
 800991c:	2312      	movs	r3, #18
 800991e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009922:	79fb      	ldrb	r3, [r7, #7]
 8009924:	f043 0308 	orr.w	r3, r3, #8
 8009928:	71fb      	strb	r3, [r7, #7]
 800992a:	e010      	b.n	800994e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800992c:	7ebb      	ldrb	r3, [r7, #26]
 800992e:	f003 0311 	and.w	r3, r3, #17
 8009932:	2b00      	cmp	r3, #0
 8009934:	d003      	beq.n	800993e <f_open+0xea>
					res = FR_DENIED;
 8009936:	2307      	movs	r3, #7
 8009938:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800993c:	e007      	b.n	800994e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800993e:	79fb      	ldrb	r3, [r7, #7]
 8009940:	f003 0304 	and.w	r3, r3, #4
 8009944:	2b00      	cmp	r3, #0
 8009946:	d002      	beq.n	800994e <f_open+0xfa>
 8009948:	2308      	movs	r3, #8
 800994a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800994e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009952:	2b00      	cmp	r3, #0
 8009954:	d168      	bne.n	8009a28 <f_open+0x1d4>
 8009956:	79fb      	ldrb	r3, [r7, #7]
 8009958:	f003 0308 	and.w	r3, r3, #8
 800995c:	2b00      	cmp	r3, #0
 800995e:	d063      	beq.n	8009a28 <f_open+0x1d4>
				dw = GET_FATTIME();
 8009960:	f7fd fcb8 	bl	80072d4 <get_fattime>
 8009964:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009968:	330e      	adds	r3, #14
 800996a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800996c:	4618      	mov	r0, r3
 800996e:	f7fe fae1 	bl	8007f34 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009972:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009974:	3316      	adds	r3, #22
 8009976:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009978:	4618      	mov	r0, r3
 800997a:	f7fe fadb 	bl	8007f34 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800997e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009980:	330b      	adds	r3, #11
 8009982:	2220      	movs	r2, #32
 8009984:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800998a:	4611      	mov	r1, r2
 800998c:	4618      	mov	r0, r3
 800998e:	f7ff fa32 	bl	8008df6 <ld_clust>
 8009992:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009998:	2200      	movs	r2, #0
 800999a:	4618      	mov	r0, r3
 800999c:	f7ff fa4a 	bl	8008e34 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80099a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099a2:	331c      	adds	r3, #28
 80099a4:	2100      	movs	r1, #0
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7fe fac4 	bl	8007f34 <st_dword>
					fs->wflag = 1;
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	2201      	movs	r2, #1
 80099b0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80099b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d037      	beq.n	8009a28 <f_open+0x1d4>
						dw = fs->winsect;
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099bc:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80099be:	f107 0314 	add.w	r3, r7, #20
 80099c2:	2200      	movs	r2, #0
 80099c4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80099c6:	4618      	mov	r0, r3
 80099c8:	f7fe ff5d 	bl	8008886 <remove_chain>
 80099cc:	4603      	mov	r3, r0
 80099ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80099d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d126      	bne.n	8009a28 <f_open+0x1d4>
							res = move_window(fs, dw);
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80099de:	4618      	mov	r0, r3
 80099e0:	f7fe fd02 	bl	80083e8 <move_window>
 80099e4:	4603      	mov	r3, r0
 80099e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80099ee:	3a01      	subs	r2, #1
 80099f0:	60da      	str	r2, [r3, #12]
 80099f2:	e019      	b.n	8009a28 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80099f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d115      	bne.n	8009a28 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80099fc:	7ebb      	ldrb	r3, [r7, #26]
 80099fe:	f003 0310 	and.w	r3, r3, #16
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d003      	beq.n	8009a0e <f_open+0x1ba>
					res = FR_NO_FILE;
 8009a06:	2304      	movs	r3, #4
 8009a08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009a0c:	e00c      	b.n	8009a28 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009a0e:	79fb      	ldrb	r3, [r7, #7]
 8009a10:	f003 0302 	and.w	r3, r3, #2
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d007      	beq.n	8009a28 <f_open+0x1d4>
 8009a18:	7ebb      	ldrb	r3, [r7, #26]
 8009a1a:	f003 0301 	and.w	r3, r3, #1
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d002      	beq.n	8009a28 <f_open+0x1d4>
						res = FR_DENIED;
 8009a22:	2307      	movs	r3, #7
 8009a24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009a28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d128      	bne.n	8009a82 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009a30:	79fb      	ldrb	r3, [r7, #7]
 8009a32:	f003 0308 	and.w	r3, r3, #8
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d003      	beq.n	8009a42 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8009a3a:	79fb      	ldrb	r3, [r7, #7]
 8009a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a40:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009a4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009a50:	79fb      	ldrb	r3, [r7, #7]
 8009a52:	f023 0301 	bic.w	r3, r3, #1
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	bf14      	ite	ne
 8009a5a:	2301      	movne	r3, #1
 8009a5c:	2300      	moveq	r3, #0
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	461a      	mov	r2, r3
 8009a62:	f107 0314 	add.w	r3, r7, #20
 8009a66:	4611      	mov	r1, r2
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7fe fb8b 	bl	8008184 <inc_lock>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	691b      	ldr	r3, [r3, #16]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d102      	bne.n	8009a82 <f_open+0x22e>
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009a82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	f040 8095 	bne.w	8009bb6 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a90:	4611      	mov	r1, r2
 8009a92:	4618      	mov	r0, r3
 8009a94:	f7ff f9af 	bl	8008df6 <ld_clust>
 8009a98:	4602      	mov	r2, r0
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009a9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009aa0:	331c      	adds	r3, #28
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7fe fa08 	bl	8007eb8 <ld_dword>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009ab4:	693a      	ldr	r2, [r7, #16]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	88da      	ldrh	r2, [r3, #6]
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	79fa      	ldrb	r2, [r7, #7]
 8009ac6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2200      	movs	r2, #0
 8009acc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	3330      	adds	r3, #48	; 0x30
 8009ade:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ae2:	2100      	movs	r1, #0
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f7fe fa72 	bl	8007fce <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009aea:	79fb      	ldrb	r3, [r7, #7]
 8009aec:	f003 0320 	and.w	r3, r3, #32
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d060      	beq.n	8009bb6 <f_open+0x362>
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	68db      	ldr	r3, [r3, #12]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d05c      	beq.n	8009bb6 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	68da      	ldr	r2, [r3, #12]
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	895b      	ldrh	r3, [r3, #10]
 8009b08:	025b      	lsls	r3, r3, #9
 8009b0a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	68db      	ldr	r3, [r3, #12]
 8009b16:	657b      	str	r3, [r7, #84]	; 0x54
 8009b18:	e016      	b.n	8009b48 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f7fe fd1d 	bl	800855e <get_fat>
 8009b24:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009b26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d802      	bhi.n	8009b32 <f_open+0x2de>
 8009b2c:	2302      	movs	r3, #2
 8009b2e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009b32:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b38:	d102      	bne.n	8009b40 <f_open+0x2ec>
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009b40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009b42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b44:	1ad3      	subs	r3, r2, r3
 8009b46:	657b      	str	r3, [r7, #84]	; 0x54
 8009b48:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d103      	bne.n	8009b58 <f_open+0x304>
 8009b50:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009b52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d8e0      	bhi.n	8009b1a <f_open+0x2c6>
				}
				fp->clust = clst;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009b5c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009b5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d127      	bne.n	8009bb6 <f_open+0x362>
 8009b66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d022      	beq.n	8009bb6 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009b74:	4618      	mov	r0, r3
 8009b76:	f7fe fcd3 	bl	8008520 <clust2sect>
 8009b7a:	6478      	str	r0, [r7, #68]	; 0x44
 8009b7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d103      	bne.n	8009b8a <f_open+0x336>
						res = FR_INT_ERR;
 8009b82:	2302      	movs	r3, #2
 8009b84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009b88:	e015      	b.n	8009bb6 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009b8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b8c:	0a5a      	lsrs	r2, r3, #9
 8009b8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b90:	441a      	add	r2, r3
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	7858      	ldrb	r0, [r3, #1]
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	6a1a      	ldr	r2, [r3, #32]
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	f7fe f911 	bl	8007dcc <disk_read>
 8009baa:	4603      	mov	r3, r0
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d002      	beq.n	8009bb6 <f_open+0x362>
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009bb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d002      	beq.n	8009bc4 <f_open+0x370>
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009bc4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3760      	adds	r7, #96	; 0x60
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}

08009bd0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b08c      	sub	sp, #48	; 0x30
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
 8009bdc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	2200      	movs	r2, #0
 8009be6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f107 0210 	add.w	r2, r7, #16
 8009bee:	4611      	mov	r1, r2
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	f7ff fdb3 	bl	800975c <validate>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009bfc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d107      	bne.n	8009c14 <f_write+0x44>
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	7d5b      	ldrb	r3, [r3, #21]
 8009c08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009c0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d002      	beq.n	8009c1a <f_write+0x4a>
 8009c14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c18:	e14b      	b.n	8009eb2 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	7d1b      	ldrb	r3, [r3, #20]
 8009c1e:	f003 0302 	and.w	r3, r3, #2
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d101      	bne.n	8009c2a <f_write+0x5a>
 8009c26:	2307      	movs	r3, #7
 8009c28:	e143      	b.n	8009eb2 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	699a      	ldr	r2, [r3, #24]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	441a      	add	r2, r3
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	699b      	ldr	r3, [r3, #24]
 8009c36:	429a      	cmp	r2, r3
 8009c38:	f080 812d 	bcs.w	8009e96 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	699b      	ldr	r3, [r3, #24]
 8009c40:	43db      	mvns	r3, r3
 8009c42:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009c44:	e127      	b.n	8009e96 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	699b      	ldr	r3, [r3, #24]
 8009c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	f040 80e3 	bne.w	8009e1a <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	699b      	ldr	r3, [r3, #24]
 8009c58:	0a5b      	lsrs	r3, r3, #9
 8009c5a:	693a      	ldr	r2, [r7, #16]
 8009c5c:	8952      	ldrh	r2, [r2, #10]
 8009c5e:	3a01      	subs	r2, #1
 8009c60:	4013      	ands	r3, r2
 8009c62:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009c64:	69bb      	ldr	r3, [r7, #24]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d143      	bne.n	8009cf2 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	699b      	ldr	r3, [r3, #24]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10c      	bne.n	8009c8c <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	689b      	ldr	r3, [r3, #8]
 8009c76:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d11a      	bne.n	8009cb4 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2100      	movs	r1, #0
 8009c82:	4618      	mov	r0, r3
 8009c84:	f7fe fe64 	bl	8008950 <create_chain>
 8009c88:	62b8      	str	r0, [r7, #40]	; 0x28
 8009c8a:	e013      	b.n	8009cb4 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d007      	beq.n	8009ca4 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	699b      	ldr	r3, [r3, #24]
 8009c98:	4619      	mov	r1, r3
 8009c9a:	68f8      	ldr	r0, [r7, #12]
 8009c9c:	f7fe fef0 	bl	8008a80 <clmt_clust>
 8009ca0:	62b8      	str	r0, [r7, #40]	; 0x28
 8009ca2:	e007      	b.n	8009cb4 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009ca4:	68fa      	ldr	r2, [r7, #12]
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	69db      	ldr	r3, [r3, #28]
 8009caa:	4619      	mov	r1, r3
 8009cac:	4610      	mov	r0, r2
 8009cae:	f7fe fe4f 	bl	8008950 <create_chain>
 8009cb2:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	f000 80f2 	beq.w	8009ea0 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d104      	bne.n	8009ccc <f_write+0xfc>
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2202      	movs	r2, #2
 8009cc6:	755a      	strb	r2, [r3, #21]
 8009cc8:	2302      	movs	r3, #2
 8009cca:	e0f2      	b.n	8009eb2 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd2:	d104      	bne.n	8009cde <f_write+0x10e>
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	755a      	strb	r2, [r3, #21]
 8009cda:	2301      	movs	r3, #1
 8009cdc:	e0e9      	b.n	8009eb2 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ce2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d102      	bne.n	8009cf2 <f_write+0x122>
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009cf0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	7d1b      	ldrb	r3, [r3, #20]
 8009cf6:	b25b      	sxtb	r3, r3
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	da18      	bge.n	8009d2e <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	7858      	ldrb	r0, [r3, #1]
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	6a1a      	ldr	r2, [r3, #32]
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	f7fe f87e 	bl	8007e0c <disk_write>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d004      	beq.n	8009d20 <f_write+0x150>
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2201      	movs	r2, #1
 8009d1a:	755a      	strb	r2, [r3, #21]
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	e0c8      	b.n	8009eb2 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	7d1b      	ldrb	r3, [r3, #20]
 8009d24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d28:	b2da      	uxtb	r2, r3
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009d2e:	693a      	ldr	r2, [r7, #16]
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	69db      	ldr	r3, [r3, #28]
 8009d34:	4619      	mov	r1, r3
 8009d36:	4610      	mov	r0, r2
 8009d38:	f7fe fbf2 	bl	8008520 <clust2sect>
 8009d3c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d104      	bne.n	8009d4e <f_write+0x17e>
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	2202      	movs	r2, #2
 8009d48:	755a      	strb	r2, [r3, #21]
 8009d4a:	2302      	movs	r3, #2
 8009d4c:	e0b1      	b.n	8009eb2 <f_write+0x2e2>
			sect += csect;
 8009d4e:	697a      	ldr	r2, [r7, #20]
 8009d50:	69bb      	ldr	r3, [r7, #24]
 8009d52:	4413      	add	r3, r2
 8009d54:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	0a5b      	lsrs	r3, r3, #9
 8009d5a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009d5c:	6a3b      	ldr	r3, [r7, #32]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d03c      	beq.n	8009ddc <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009d62:	69ba      	ldr	r2, [r7, #24]
 8009d64:	6a3b      	ldr	r3, [r7, #32]
 8009d66:	4413      	add	r3, r2
 8009d68:	693a      	ldr	r2, [r7, #16]
 8009d6a:	8952      	ldrh	r2, [r2, #10]
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d905      	bls.n	8009d7c <f_write+0x1ac>
					cc = fs->csize - csect;
 8009d70:	693b      	ldr	r3, [r7, #16]
 8009d72:	895b      	ldrh	r3, [r3, #10]
 8009d74:	461a      	mov	r2, r3
 8009d76:	69bb      	ldr	r3, [r7, #24]
 8009d78:	1ad3      	subs	r3, r2, r3
 8009d7a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009d7c:	693b      	ldr	r3, [r7, #16]
 8009d7e:	7858      	ldrb	r0, [r3, #1]
 8009d80:	6a3b      	ldr	r3, [r7, #32]
 8009d82:	697a      	ldr	r2, [r7, #20]
 8009d84:	69f9      	ldr	r1, [r7, #28]
 8009d86:	f7fe f841 	bl	8007e0c <disk_write>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d004      	beq.n	8009d9a <f_write+0x1ca>
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	2201      	movs	r2, #1
 8009d94:	755a      	strb	r2, [r3, #21]
 8009d96:	2301      	movs	r3, #1
 8009d98:	e08b      	b.n	8009eb2 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	6a1a      	ldr	r2, [r3, #32]
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	1ad3      	subs	r3, r2, r3
 8009da2:	6a3a      	ldr	r2, [r7, #32]
 8009da4:	429a      	cmp	r2, r3
 8009da6:	d915      	bls.n	8009dd4 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	6a1a      	ldr	r2, [r3, #32]
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	1ad3      	subs	r3, r2, r3
 8009db6:	025b      	lsls	r3, r3, #9
 8009db8:	69fa      	ldr	r2, [r7, #28]
 8009dba:	4413      	add	r3, r2
 8009dbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	f7fe f8e3 	bl	8007f8c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	7d1b      	ldrb	r3, [r3, #20]
 8009dca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009dce:	b2da      	uxtb	r2, r3
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009dd4:	6a3b      	ldr	r3, [r7, #32]
 8009dd6:	025b      	lsls	r3, r3, #9
 8009dd8:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009dda:	e03f      	b.n	8009e5c <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	6a1b      	ldr	r3, [r3, #32]
 8009de0:	697a      	ldr	r2, [r7, #20]
 8009de2:	429a      	cmp	r2, r3
 8009de4:	d016      	beq.n	8009e14 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	699a      	ldr	r2, [r3, #24]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d210      	bcs.n	8009e14 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	7858      	ldrb	r0, [r3, #1]
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	697a      	ldr	r2, [r7, #20]
 8009e00:	f7fd ffe4 	bl	8007dcc <disk_read>
 8009e04:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d004      	beq.n	8009e14 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	755a      	strb	r2, [r3, #21]
 8009e10:	2301      	movs	r3, #1
 8009e12:	e04e      	b.n	8009eb2 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	697a      	ldr	r2, [r7, #20]
 8009e18:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	699b      	ldr	r3, [r3, #24]
 8009e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e22:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8009e26:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	429a      	cmp	r2, r3
 8009e2e:	d901      	bls.n	8009e34 <f_write+0x264>
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	699b      	ldr	r3, [r3, #24]
 8009e3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e42:	4413      	add	r3, r2
 8009e44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e46:	69f9      	ldr	r1, [r7, #28]
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f7fe f89f 	bl	8007f8c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	7d1b      	ldrb	r3, [r3, #20]
 8009e52:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009e56:	b2da      	uxtb	r2, r3
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009e5c:	69fa      	ldr	r2, [r7, #28]
 8009e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e60:	4413      	add	r3, r2
 8009e62:	61fb      	str	r3, [r7, #28]
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	699a      	ldr	r2, [r3, #24]
 8009e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e6a:	441a      	add	r2, r3
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	619a      	str	r2, [r3, #24]
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	68da      	ldr	r2, [r3, #12]
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	699b      	ldr	r3, [r3, #24]
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	bf38      	it	cc
 8009e7c:	461a      	movcc	r2, r3
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	60da      	str	r2, [r3, #12]
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	681a      	ldr	r2, [r3, #0]
 8009e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e88:	441a      	add	r2, r3
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	601a      	str	r2, [r3, #0]
 8009e8e:	687a      	ldr	r2, [r7, #4]
 8009e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e92:	1ad3      	subs	r3, r2, r3
 8009e94:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	f47f aed4 	bne.w	8009c46 <f_write+0x76>
 8009e9e:	e000      	b.n	8009ea2 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009ea0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	7d1b      	ldrb	r3, [r3, #20]
 8009ea6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009eaa:	b2da      	uxtb	r2, r3
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009eb0:	2300      	movs	r3, #0
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3730      	adds	r7, #48	; 0x30
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}

08009eba <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009eba:	b580      	push	{r7, lr}
 8009ebc:	b086      	sub	sp, #24
 8009ebe:	af00      	add	r7, sp, #0
 8009ec0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f107 0208 	add.w	r2, r7, #8
 8009ec8:	4611      	mov	r1, r2
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f7ff fc46 	bl	800975c <validate>
 8009ed0:	4603      	mov	r3, r0
 8009ed2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009ed4:	7dfb      	ldrb	r3, [r7, #23]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d168      	bne.n	8009fac <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	7d1b      	ldrb	r3, [r3, #20]
 8009ede:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d062      	beq.n	8009fac <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	7d1b      	ldrb	r3, [r3, #20]
 8009eea:	b25b      	sxtb	r3, r3
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	da15      	bge.n	8009f1c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	7858      	ldrb	r0, [r3, #1]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6a1a      	ldr	r2, [r3, #32]
 8009efe:	2301      	movs	r3, #1
 8009f00:	f7fd ff84 	bl	8007e0c <disk_write>
 8009f04:	4603      	mov	r3, r0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d001      	beq.n	8009f0e <f_sync+0x54>
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	e04f      	b.n	8009fae <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	7d1b      	ldrb	r3, [r3, #20]
 8009f12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f16:	b2da      	uxtb	r2, r3
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009f1c:	f7fd f9da 	bl	80072d4 <get_fattime>
 8009f20:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009f22:	68ba      	ldr	r2, [r7, #8]
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f28:	4619      	mov	r1, r3
 8009f2a:	4610      	mov	r0, r2
 8009f2c:	f7fe fa5c 	bl	80083e8 <move_window>
 8009f30:	4603      	mov	r3, r0
 8009f32:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009f34:	7dfb      	ldrb	r3, [r7, #23]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d138      	bne.n	8009fac <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f3e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	330b      	adds	r3, #11
 8009f44:	781a      	ldrb	r2, [r3, #0]
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	330b      	adds	r3, #11
 8009f4a:	f042 0220 	orr.w	r2, r2, #32
 8009f4e:	b2d2      	uxtb	r2, r2
 8009f50:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6818      	ldr	r0, [r3, #0]
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	689b      	ldr	r3, [r3, #8]
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	68f9      	ldr	r1, [r7, #12]
 8009f5e:	f7fe ff69 	bl	8008e34 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f103 021c 	add.w	r2, r3, #28
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	68db      	ldr	r3, [r3, #12]
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	4610      	mov	r0, r2
 8009f70:	f7fd ffe0 	bl	8007f34 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	3316      	adds	r3, #22
 8009f78:	6939      	ldr	r1, [r7, #16]
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f7fd ffda 	bl	8007f34 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	3312      	adds	r3, #18
 8009f84:	2100      	movs	r1, #0
 8009f86:	4618      	mov	r0, r3
 8009f88:	f7fd ffb9 	bl	8007efe <st_word>
					fs->wflag = 1;
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	2201      	movs	r2, #1
 8009f90:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	4618      	mov	r0, r3
 8009f96:	f7fe fa55 	bl	8008444 <sync_fs>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	7d1b      	ldrb	r3, [r3, #20]
 8009fa2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009fa6:	b2da      	uxtb	r2, r3
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3718      	adds	r7, #24
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}

08009fb6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009fb6:	b580      	push	{r7, lr}
 8009fb8:	b084      	sub	sp, #16
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f7ff ff7b 	bl	8009eba <f_sync>
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009fc8:	7bfb      	ldrb	r3, [r7, #15]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d118      	bne.n	800a000 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f107 0208 	add.w	r2, r7, #8
 8009fd4:	4611      	mov	r1, r2
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f7ff fbc0 	bl	800975c <validate>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009fe0:	7bfb      	ldrb	r3, [r7, #15]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d10c      	bne.n	800a000 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	691b      	ldr	r3, [r3, #16]
 8009fea:	4618      	mov	r0, r3
 8009fec:	f7fe f958 	bl	80082a0 <dec_lock>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009ff4:	7bfb      	ldrb	r3, [r7, #15]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d102      	bne.n	800a000 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a000:	7bfb      	ldrb	r3, [r7, #15]
}
 800a002:	4618      	mov	r0, r3
 800a004:	3710      	adds	r7, #16
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}
	...

0800a00c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b087      	sub	sp, #28
 800a010:	af00      	add	r7, sp, #0
 800a012:	60f8      	str	r0, [r7, #12]
 800a014:	60b9      	str	r1, [r7, #8]
 800a016:	4613      	mov	r3, r2
 800a018:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a01a:	2301      	movs	r3, #1
 800a01c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a01e:	2300      	movs	r3, #0
 800a020:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a022:	4b1f      	ldr	r3, [pc, #124]	; (800a0a0 <FATFS_LinkDriverEx+0x94>)
 800a024:	7a5b      	ldrb	r3, [r3, #9]
 800a026:	b2db      	uxtb	r3, r3
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d131      	bne.n	800a090 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a02c:	4b1c      	ldr	r3, [pc, #112]	; (800a0a0 <FATFS_LinkDriverEx+0x94>)
 800a02e:	7a5b      	ldrb	r3, [r3, #9]
 800a030:	b2db      	uxtb	r3, r3
 800a032:	461a      	mov	r2, r3
 800a034:	4b1a      	ldr	r3, [pc, #104]	; (800a0a0 <FATFS_LinkDriverEx+0x94>)
 800a036:	2100      	movs	r1, #0
 800a038:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a03a:	4b19      	ldr	r3, [pc, #100]	; (800a0a0 <FATFS_LinkDriverEx+0x94>)
 800a03c:	7a5b      	ldrb	r3, [r3, #9]
 800a03e:	b2db      	uxtb	r3, r3
 800a040:	4a17      	ldr	r2, [pc, #92]	; (800a0a0 <FATFS_LinkDriverEx+0x94>)
 800a042:	009b      	lsls	r3, r3, #2
 800a044:	4413      	add	r3, r2
 800a046:	68fa      	ldr	r2, [r7, #12]
 800a048:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a04a:	4b15      	ldr	r3, [pc, #84]	; (800a0a0 <FATFS_LinkDriverEx+0x94>)
 800a04c:	7a5b      	ldrb	r3, [r3, #9]
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	461a      	mov	r2, r3
 800a052:	4b13      	ldr	r3, [pc, #76]	; (800a0a0 <FATFS_LinkDriverEx+0x94>)
 800a054:	4413      	add	r3, r2
 800a056:	79fa      	ldrb	r2, [r7, #7]
 800a058:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a05a:	4b11      	ldr	r3, [pc, #68]	; (800a0a0 <FATFS_LinkDriverEx+0x94>)
 800a05c:	7a5b      	ldrb	r3, [r3, #9]
 800a05e:	b2db      	uxtb	r3, r3
 800a060:	1c5a      	adds	r2, r3, #1
 800a062:	b2d1      	uxtb	r1, r2
 800a064:	4a0e      	ldr	r2, [pc, #56]	; (800a0a0 <FATFS_LinkDriverEx+0x94>)
 800a066:	7251      	strb	r1, [r2, #9]
 800a068:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a06a:	7dbb      	ldrb	r3, [r7, #22]
 800a06c:	3330      	adds	r3, #48	; 0x30
 800a06e:	b2da      	uxtb	r2, r3
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	3301      	adds	r3, #1
 800a078:	223a      	movs	r2, #58	; 0x3a
 800a07a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	3302      	adds	r3, #2
 800a080:	222f      	movs	r2, #47	; 0x2f
 800a082:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	3303      	adds	r3, #3
 800a088:	2200      	movs	r2, #0
 800a08a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a08c:	2300      	movs	r3, #0
 800a08e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a090:	7dfb      	ldrb	r3, [r7, #23]
}
 800a092:	4618      	mov	r0, r3
 800a094:	371c      	adds	r7, #28
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr
 800a09e:	bf00      	nop
 800a0a0:	20000648 	.word	0x20000648

0800a0a4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b082      	sub	sp, #8
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	6839      	ldr	r1, [r7, #0]
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f7ff ffaa 	bl	800a00c <FATFS_LinkDriverEx>
 800a0b8:	4603      	mov	r3, r0
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3708      	adds	r7, #8
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
	...

0800a0c4 <__errno>:
 800a0c4:	4b01      	ldr	r3, [pc, #4]	; (800a0cc <__errno+0x8>)
 800a0c6:	6818      	ldr	r0, [r3, #0]
 800a0c8:	4770      	bx	lr
 800a0ca:	bf00      	nop
 800a0cc:	20000024 	.word	0x20000024

0800a0d0 <__libc_init_array>:
 800a0d0:	b570      	push	{r4, r5, r6, lr}
 800a0d2:	4d0d      	ldr	r5, [pc, #52]	; (800a108 <__libc_init_array+0x38>)
 800a0d4:	4c0d      	ldr	r4, [pc, #52]	; (800a10c <__libc_init_array+0x3c>)
 800a0d6:	1b64      	subs	r4, r4, r5
 800a0d8:	10a4      	asrs	r4, r4, #2
 800a0da:	2600      	movs	r6, #0
 800a0dc:	42a6      	cmp	r6, r4
 800a0de:	d109      	bne.n	800a0f4 <__libc_init_array+0x24>
 800a0e0:	4d0b      	ldr	r5, [pc, #44]	; (800a110 <__libc_init_array+0x40>)
 800a0e2:	4c0c      	ldr	r4, [pc, #48]	; (800a114 <__libc_init_array+0x44>)
 800a0e4:	f002 fed8 	bl	800ce98 <_init>
 800a0e8:	1b64      	subs	r4, r4, r5
 800a0ea:	10a4      	asrs	r4, r4, #2
 800a0ec:	2600      	movs	r6, #0
 800a0ee:	42a6      	cmp	r6, r4
 800a0f0:	d105      	bne.n	800a0fe <__libc_init_array+0x2e>
 800a0f2:	bd70      	pop	{r4, r5, r6, pc}
 800a0f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0f8:	4798      	blx	r3
 800a0fa:	3601      	adds	r6, #1
 800a0fc:	e7ee      	b.n	800a0dc <__libc_init_array+0xc>
 800a0fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800a102:	4798      	blx	r3
 800a104:	3601      	adds	r6, #1
 800a106:	e7f2      	b.n	800a0ee <__libc_init_array+0x1e>
 800a108:	0800da64 	.word	0x0800da64
 800a10c:	0800da64 	.word	0x0800da64
 800a110:	0800da64 	.word	0x0800da64
 800a114:	0800da68 	.word	0x0800da68

0800a118 <memcpy>:
 800a118:	440a      	add	r2, r1
 800a11a:	4291      	cmp	r1, r2
 800a11c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a120:	d100      	bne.n	800a124 <memcpy+0xc>
 800a122:	4770      	bx	lr
 800a124:	b510      	push	{r4, lr}
 800a126:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a12a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a12e:	4291      	cmp	r1, r2
 800a130:	d1f9      	bne.n	800a126 <memcpy+0xe>
 800a132:	bd10      	pop	{r4, pc}

0800a134 <memset>:
 800a134:	4402      	add	r2, r0
 800a136:	4603      	mov	r3, r0
 800a138:	4293      	cmp	r3, r2
 800a13a:	d100      	bne.n	800a13e <memset+0xa>
 800a13c:	4770      	bx	lr
 800a13e:	f803 1b01 	strb.w	r1, [r3], #1
 800a142:	e7f9      	b.n	800a138 <memset+0x4>

0800a144 <__cvt>:
 800a144:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a148:	ec55 4b10 	vmov	r4, r5, d0
 800a14c:	2d00      	cmp	r5, #0
 800a14e:	460e      	mov	r6, r1
 800a150:	4619      	mov	r1, r3
 800a152:	462b      	mov	r3, r5
 800a154:	bfbb      	ittet	lt
 800a156:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a15a:	461d      	movlt	r5, r3
 800a15c:	2300      	movge	r3, #0
 800a15e:	232d      	movlt	r3, #45	; 0x2d
 800a160:	700b      	strb	r3, [r1, #0]
 800a162:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a164:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a168:	4691      	mov	r9, r2
 800a16a:	f023 0820 	bic.w	r8, r3, #32
 800a16e:	bfbc      	itt	lt
 800a170:	4622      	movlt	r2, r4
 800a172:	4614      	movlt	r4, r2
 800a174:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a178:	d005      	beq.n	800a186 <__cvt+0x42>
 800a17a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a17e:	d100      	bne.n	800a182 <__cvt+0x3e>
 800a180:	3601      	adds	r6, #1
 800a182:	2102      	movs	r1, #2
 800a184:	e000      	b.n	800a188 <__cvt+0x44>
 800a186:	2103      	movs	r1, #3
 800a188:	ab03      	add	r3, sp, #12
 800a18a:	9301      	str	r3, [sp, #4]
 800a18c:	ab02      	add	r3, sp, #8
 800a18e:	9300      	str	r3, [sp, #0]
 800a190:	ec45 4b10 	vmov	d0, r4, r5
 800a194:	4653      	mov	r3, sl
 800a196:	4632      	mov	r2, r6
 800a198:	f000 fd0e 	bl	800abb8 <_dtoa_r>
 800a19c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a1a0:	4607      	mov	r7, r0
 800a1a2:	d102      	bne.n	800a1aa <__cvt+0x66>
 800a1a4:	f019 0f01 	tst.w	r9, #1
 800a1a8:	d022      	beq.n	800a1f0 <__cvt+0xac>
 800a1aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a1ae:	eb07 0906 	add.w	r9, r7, r6
 800a1b2:	d110      	bne.n	800a1d6 <__cvt+0x92>
 800a1b4:	783b      	ldrb	r3, [r7, #0]
 800a1b6:	2b30      	cmp	r3, #48	; 0x30
 800a1b8:	d10a      	bne.n	800a1d0 <__cvt+0x8c>
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	2300      	movs	r3, #0
 800a1be:	4620      	mov	r0, r4
 800a1c0:	4629      	mov	r1, r5
 800a1c2:	f7f6 fc89 	bl	8000ad8 <__aeabi_dcmpeq>
 800a1c6:	b918      	cbnz	r0, 800a1d0 <__cvt+0x8c>
 800a1c8:	f1c6 0601 	rsb	r6, r6, #1
 800a1cc:	f8ca 6000 	str.w	r6, [sl]
 800a1d0:	f8da 3000 	ldr.w	r3, [sl]
 800a1d4:	4499      	add	r9, r3
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	2300      	movs	r3, #0
 800a1da:	4620      	mov	r0, r4
 800a1dc:	4629      	mov	r1, r5
 800a1de:	f7f6 fc7b 	bl	8000ad8 <__aeabi_dcmpeq>
 800a1e2:	b108      	cbz	r0, 800a1e8 <__cvt+0xa4>
 800a1e4:	f8cd 900c 	str.w	r9, [sp, #12]
 800a1e8:	2230      	movs	r2, #48	; 0x30
 800a1ea:	9b03      	ldr	r3, [sp, #12]
 800a1ec:	454b      	cmp	r3, r9
 800a1ee:	d307      	bcc.n	800a200 <__cvt+0xbc>
 800a1f0:	9b03      	ldr	r3, [sp, #12]
 800a1f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1f4:	1bdb      	subs	r3, r3, r7
 800a1f6:	4638      	mov	r0, r7
 800a1f8:	6013      	str	r3, [r2, #0]
 800a1fa:	b004      	add	sp, #16
 800a1fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a200:	1c59      	adds	r1, r3, #1
 800a202:	9103      	str	r1, [sp, #12]
 800a204:	701a      	strb	r2, [r3, #0]
 800a206:	e7f0      	b.n	800a1ea <__cvt+0xa6>

0800a208 <__exponent>:
 800a208:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a20a:	4603      	mov	r3, r0
 800a20c:	2900      	cmp	r1, #0
 800a20e:	bfb8      	it	lt
 800a210:	4249      	neglt	r1, r1
 800a212:	f803 2b02 	strb.w	r2, [r3], #2
 800a216:	bfb4      	ite	lt
 800a218:	222d      	movlt	r2, #45	; 0x2d
 800a21a:	222b      	movge	r2, #43	; 0x2b
 800a21c:	2909      	cmp	r1, #9
 800a21e:	7042      	strb	r2, [r0, #1]
 800a220:	dd2a      	ble.n	800a278 <__exponent+0x70>
 800a222:	f10d 0407 	add.w	r4, sp, #7
 800a226:	46a4      	mov	ip, r4
 800a228:	270a      	movs	r7, #10
 800a22a:	46a6      	mov	lr, r4
 800a22c:	460a      	mov	r2, r1
 800a22e:	fb91 f6f7 	sdiv	r6, r1, r7
 800a232:	fb07 1516 	mls	r5, r7, r6, r1
 800a236:	3530      	adds	r5, #48	; 0x30
 800a238:	2a63      	cmp	r2, #99	; 0x63
 800a23a:	f104 34ff 	add.w	r4, r4, #4294967295
 800a23e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a242:	4631      	mov	r1, r6
 800a244:	dcf1      	bgt.n	800a22a <__exponent+0x22>
 800a246:	3130      	adds	r1, #48	; 0x30
 800a248:	f1ae 0502 	sub.w	r5, lr, #2
 800a24c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a250:	1c44      	adds	r4, r0, #1
 800a252:	4629      	mov	r1, r5
 800a254:	4561      	cmp	r1, ip
 800a256:	d30a      	bcc.n	800a26e <__exponent+0x66>
 800a258:	f10d 0209 	add.w	r2, sp, #9
 800a25c:	eba2 020e 	sub.w	r2, r2, lr
 800a260:	4565      	cmp	r5, ip
 800a262:	bf88      	it	hi
 800a264:	2200      	movhi	r2, #0
 800a266:	4413      	add	r3, r2
 800a268:	1a18      	subs	r0, r3, r0
 800a26a:	b003      	add	sp, #12
 800a26c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a26e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a272:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a276:	e7ed      	b.n	800a254 <__exponent+0x4c>
 800a278:	2330      	movs	r3, #48	; 0x30
 800a27a:	3130      	adds	r1, #48	; 0x30
 800a27c:	7083      	strb	r3, [r0, #2]
 800a27e:	70c1      	strb	r1, [r0, #3]
 800a280:	1d03      	adds	r3, r0, #4
 800a282:	e7f1      	b.n	800a268 <__exponent+0x60>

0800a284 <_printf_float>:
 800a284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a288:	ed2d 8b02 	vpush	{d8}
 800a28c:	b08d      	sub	sp, #52	; 0x34
 800a28e:	460c      	mov	r4, r1
 800a290:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a294:	4616      	mov	r6, r2
 800a296:	461f      	mov	r7, r3
 800a298:	4605      	mov	r5, r0
 800a29a:	f001 fa79 	bl	800b790 <_localeconv_r>
 800a29e:	f8d0 a000 	ldr.w	sl, [r0]
 800a2a2:	4650      	mov	r0, sl
 800a2a4:	f7f5 ff9c 	bl	80001e0 <strlen>
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	930a      	str	r3, [sp, #40]	; 0x28
 800a2ac:	6823      	ldr	r3, [r4, #0]
 800a2ae:	9305      	str	r3, [sp, #20]
 800a2b0:	f8d8 3000 	ldr.w	r3, [r8]
 800a2b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a2b8:	3307      	adds	r3, #7
 800a2ba:	f023 0307 	bic.w	r3, r3, #7
 800a2be:	f103 0208 	add.w	r2, r3, #8
 800a2c2:	f8c8 2000 	str.w	r2, [r8]
 800a2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a2ce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a2d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a2d6:	9307      	str	r3, [sp, #28]
 800a2d8:	f8cd 8018 	str.w	r8, [sp, #24]
 800a2dc:	ee08 0a10 	vmov	s16, r0
 800a2e0:	4b9f      	ldr	r3, [pc, #636]	; (800a560 <_printf_float+0x2dc>)
 800a2e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a2e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2ea:	f7f6 fc27 	bl	8000b3c <__aeabi_dcmpun>
 800a2ee:	bb88      	cbnz	r0, 800a354 <_printf_float+0xd0>
 800a2f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a2f4:	4b9a      	ldr	r3, [pc, #616]	; (800a560 <_printf_float+0x2dc>)
 800a2f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2fa:	f7f6 fc01 	bl	8000b00 <__aeabi_dcmple>
 800a2fe:	bb48      	cbnz	r0, 800a354 <_printf_float+0xd0>
 800a300:	2200      	movs	r2, #0
 800a302:	2300      	movs	r3, #0
 800a304:	4640      	mov	r0, r8
 800a306:	4649      	mov	r1, r9
 800a308:	f7f6 fbf0 	bl	8000aec <__aeabi_dcmplt>
 800a30c:	b110      	cbz	r0, 800a314 <_printf_float+0x90>
 800a30e:	232d      	movs	r3, #45	; 0x2d
 800a310:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a314:	4b93      	ldr	r3, [pc, #588]	; (800a564 <_printf_float+0x2e0>)
 800a316:	4894      	ldr	r0, [pc, #592]	; (800a568 <_printf_float+0x2e4>)
 800a318:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a31c:	bf94      	ite	ls
 800a31e:	4698      	movls	r8, r3
 800a320:	4680      	movhi	r8, r0
 800a322:	2303      	movs	r3, #3
 800a324:	6123      	str	r3, [r4, #16]
 800a326:	9b05      	ldr	r3, [sp, #20]
 800a328:	f023 0204 	bic.w	r2, r3, #4
 800a32c:	6022      	str	r2, [r4, #0]
 800a32e:	f04f 0900 	mov.w	r9, #0
 800a332:	9700      	str	r7, [sp, #0]
 800a334:	4633      	mov	r3, r6
 800a336:	aa0b      	add	r2, sp, #44	; 0x2c
 800a338:	4621      	mov	r1, r4
 800a33a:	4628      	mov	r0, r5
 800a33c:	f000 f9d8 	bl	800a6f0 <_printf_common>
 800a340:	3001      	adds	r0, #1
 800a342:	f040 8090 	bne.w	800a466 <_printf_float+0x1e2>
 800a346:	f04f 30ff 	mov.w	r0, #4294967295
 800a34a:	b00d      	add	sp, #52	; 0x34
 800a34c:	ecbd 8b02 	vpop	{d8}
 800a350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a354:	4642      	mov	r2, r8
 800a356:	464b      	mov	r3, r9
 800a358:	4640      	mov	r0, r8
 800a35a:	4649      	mov	r1, r9
 800a35c:	f7f6 fbee 	bl	8000b3c <__aeabi_dcmpun>
 800a360:	b140      	cbz	r0, 800a374 <_printf_float+0xf0>
 800a362:	464b      	mov	r3, r9
 800a364:	2b00      	cmp	r3, #0
 800a366:	bfbc      	itt	lt
 800a368:	232d      	movlt	r3, #45	; 0x2d
 800a36a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a36e:	487f      	ldr	r0, [pc, #508]	; (800a56c <_printf_float+0x2e8>)
 800a370:	4b7f      	ldr	r3, [pc, #508]	; (800a570 <_printf_float+0x2ec>)
 800a372:	e7d1      	b.n	800a318 <_printf_float+0x94>
 800a374:	6863      	ldr	r3, [r4, #4]
 800a376:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a37a:	9206      	str	r2, [sp, #24]
 800a37c:	1c5a      	adds	r2, r3, #1
 800a37e:	d13f      	bne.n	800a400 <_printf_float+0x17c>
 800a380:	2306      	movs	r3, #6
 800a382:	6063      	str	r3, [r4, #4]
 800a384:	9b05      	ldr	r3, [sp, #20]
 800a386:	6861      	ldr	r1, [r4, #4]
 800a388:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a38c:	2300      	movs	r3, #0
 800a38e:	9303      	str	r3, [sp, #12]
 800a390:	ab0a      	add	r3, sp, #40	; 0x28
 800a392:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a396:	ab09      	add	r3, sp, #36	; 0x24
 800a398:	ec49 8b10 	vmov	d0, r8, r9
 800a39c:	9300      	str	r3, [sp, #0]
 800a39e:	6022      	str	r2, [r4, #0]
 800a3a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a3a4:	4628      	mov	r0, r5
 800a3a6:	f7ff fecd 	bl	800a144 <__cvt>
 800a3aa:	9b06      	ldr	r3, [sp, #24]
 800a3ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a3ae:	2b47      	cmp	r3, #71	; 0x47
 800a3b0:	4680      	mov	r8, r0
 800a3b2:	d108      	bne.n	800a3c6 <_printf_float+0x142>
 800a3b4:	1cc8      	adds	r0, r1, #3
 800a3b6:	db02      	blt.n	800a3be <_printf_float+0x13a>
 800a3b8:	6863      	ldr	r3, [r4, #4]
 800a3ba:	4299      	cmp	r1, r3
 800a3bc:	dd41      	ble.n	800a442 <_printf_float+0x1be>
 800a3be:	f1ab 0b02 	sub.w	fp, fp, #2
 800a3c2:	fa5f fb8b 	uxtb.w	fp, fp
 800a3c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a3ca:	d820      	bhi.n	800a40e <_printf_float+0x18a>
 800a3cc:	3901      	subs	r1, #1
 800a3ce:	465a      	mov	r2, fp
 800a3d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a3d4:	9109      	str	r1, [sp, #36]	; 0x24
 800a3d6:	f7ff ff17 	bl	800a208 <__exponent>
 800a3da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a3dc:	1813      	adds	r3, r2, r0
 800a3de:	2a01      	cmp	r2, #1
 800a3e0:	4681      	mov	r9, r0
 800a3e2:	6123      	str	r3, [r4, #16]
 800a3e4:	dc02      	bgt.n	800a3ec <_printf_float+0x168>
 800a3e6:	6822      	ldr	r2, [r4, #0]
 800a3e8:	07d2      	lsls	r2, r2, #31
 800a3ea:	d501      	bpl.n	800a3f0 <_printf_float+0x16c>
 800a3ec:	3301      	adds	r3, #1
 800a3ee:	6123      	str	r3, [r4, #16]
 800a3f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d09c      	beq.n	800a332 <_printf_float+0xae>
 800a3f8:	232d      	movs	r3, #45	; 0x2d
 800a3fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3fe:	e798      	b.n	800a332 <_printf_float+0xae>
 800a400:	9a06      	ldr	r2, [sp, #24]
 800a402:	2a47      	cmp	r2, #71	; 0x47
 800a404:	d1be      	bne.n	800a384 <_printf_float+0x100>
 800a406:	2b00      	cmp	r3, #0
 800a408:	d1bc      	bne.n	800a384 <_printf_float+0x100>
 800a40a:	2301      	movs	r3, #1
 800a40c:	e7b9      	b.n	800a382 <_printf_float+0xfe>
 800a40e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a412:	d118      	bne.n	800a446 <_printf_float+0x1c2>
 800a414:	2900      	cmp	r1, #0
 800a416:	6863      	ldr	r3, [r4, #4]
 800a418:	dd0b      	ble.n	800a432 <_printf_float+0x1ae>
 800a41a:	6121      	str	r1, [r4, #16]
 800a41c:	b913      	cbnz	r3, 800a424 <_printf_float+0x1a0>
 800a41e:	6822      	ldr	r2, [r4, #0]
 800a420:	07d0      	lsls	r0, r2, #31
 800a422:	d502      	bpl.n	800a42a <_printf_float+0x1a6>
 800a424:	3301      	adds	r3, #1
 800a426:	440b      	add	r3, r1
 800a428:	6123      	str	r3, [r4, #16]
 800a42a:	65a1      	str	r1, [r4, #88]	; 0x58
 800a42c:	f04f 0900 	mov.w	r9, #0
 800a430:	e7de      	b.n	800a3f0 <_printf_float+0x16c>
 800a432:	b913      	cbnz	r3, 800a43a <_printf_float+0x1b6>
 800a434:	6822      	ldr	r2, [r4, #0]
 800a436:	07d2      	lsls	r2, r2, #31
 800a438:	d501      	bpl.n	800a43e <_printf_float+0x1ba>
 800a43a:	3302      	adds	r3, #2
 800a43c:	e7f4      	b.n	800a428 <_printf_float+0x1a4>
 800a43e:	2301      	movs	r3, #1
 800a440:	e7f2      	b.n	800a428 <_printf_float+0x1a4>
 800a442:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a448:	4299      	cmp	r1, r3
 800a44a:	db05      	blt.n	800a458 <_printf_float+0x1d4>
 800a44c:	6823      	ldr	r3, [r4, #0]
 800a44e:	6121      	str	r1, [r4, #16]
 800a450:	07d8      	lsls	r0, r3, #31
 800a452:	d5ea      	bpl.n	800a42a <_printf_float+0x1a6>
 800a454:	1c4b      	adds	r3, r1, #1
 800a456:	e7e7      	b.n	800a428 <_printf_float+0x1a4>
 800a458:	2900      	cmp	r1, #0
 800a45a:	bfd4      	ite	le
 800a45c:	f1c1 0202 	rsble	r2, r1, #2
 800a460:	2201      	movgt	r2, #1
 800a462:	4413      	add	r3, r2
 800a464:	e7e0      	b.n	800a428 <_printf_float+0x1a4>
 800a466:	6823      	ldr	r3, [r4, #0]
 800a468:	055a      	lsls	r2, r3, #21
 800a46a:	d407      	bmi.n	800a47c <_printf_float+0x1f8>
 800a46c:	6923      	ldr	r3, [r4, #16]
 800a46e:	4642      	mov	r2, r8
 800a470:	4631      	mov	r1, r6
 800a472:	4628      	mov	r0, r5
 800a474:	47b8      	blx	r7
 800a476:	3001      	adds	r0, #1
 800a478:	d12c      	bne.n	800a4d4 <_printf_float+0x250>
 800a47a:	e764      	b.n	800a346 <_printf_float+0xc2>
 800a47c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a480:	f240 80e0 	bls.w	800a644 <_printf_float+0x3c0>
 800a484:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a488:	2200      	movs	r2, #0
 800a48a:	2300      	movs	r3, #0
 800a48c:	f7f6 fb24 	bl	8000ad8 <__aeabi_dcmpeq>
 800a490:	2800      	cmp	r0, #0
 800a492:	d034      	beq.n	800a4fe <_printf_float+0x27a>
 800a494:	4a37      	ldr	r2, [pc, #220]	; (800a574 <_printf_float+0x2f0>)
 800a496:	2301      	movs	r3, #1
 800a498:	4631      	mov	r1, r6
 800a49a:	4628      	mov	r0, r5
 800a49c:	47b8      	blx	r7
 800a49e:	3001      	adds	r0, #1
 800a4a0:	f43f af51 	beq.w	800a346 <_printf_float+0xc2>
 800a4a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	db02      	blt.n	800a4b2 <_printf_float+0x22e>
 800a4ac:	6823      	ldr	r3, [r4, #0]
 800a4ae:	07d8      	lsls	r0, r3, #31
 800a4b0:	d510      	bpl.n	800a4d4 <_printf_float+0x250>
 800a4b2:	ee18 3a10 	vmov	r3, s16
 800a4b6:	4652      	mov	r2, sl
 800a4b8:	4631      	mov	r1, r6
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	47b8      	blx	r7
 800a4be:	3001      	adds	r0, #1
 800a4c0:	f43f af41 	beq.w	800a346 <_printf_float+0xc2>
 800a4c4:	f04f 0800 	mov.w	r8, #0
 800a4c8:	f104 091a 	add.w	r9, r4, #26
 800a4cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4ce:	3b01      	subs	r3, #1
 800a4d0:	4543      	cmp	r3, r8
 800a4d2:	dc09      	bgt.n	800a4e8 <_printf_float+0x264>
 800a4d4:	6823      	ldr	r3, [r4, #0]
 800a4d6:	079b      	lsls	r3, r3, #30
 800a4d8:	f100 8105 	bmi.w	800a6e6 <_printf_float+0x462>
 800a4dc:	68e0      	ldr	r0, [r4, #12]
 800a4de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4e0:	4298      	cmp	r0, r3
 800a4e2:	bfb8      	it	lt
 800a4e4:	4618      	movlt	r0, r3
 800a4e6:	e730      	b.n	800a34a <_printf_float+0xc6>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	464a      	mov	r2, r9
 800a4ec:	4631      	mov	r1, r6
 800a4ee:	4628      	mov	r0, r5
 800a4f0:	47b8      	blx	r7
 800a4f2:	3001      	adds	r0, #1
 800a4f4:	f43f af27 	beq.w	800a346 <_printf_float+0xc2>
 800a4f8:	f108 0801 	add.w	r8, r8, #1
 800a4fc:	e7e6      	b.n	800a4cc <_printf_float+0x248>
 800a4fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a500:	2b00      	cmp	r3, #0
 800a502:	dc39      	bgt.n	800a578 <_printf_float+0x2f4>
 800a504:	4a1b      	ldr	r2, [pc, #108]	; (800a574 <_printf_float+0x2f0>)
 800a506:	2301      	movs	r3, #1
 800a508:	4631      	mov	r1, r6
 800a50a:	4628      	mov	r0, r5
 800a50c:	47b8      	blx	r7
 800a50e:	3001      	adds	r0, #1
 800a510:	f43f af19 	beq.w	800a346 <_printf_float+0xc2>
 800a514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a518:	4313      	orrs	r3, r2
 800a51a:	d102      	bne.n	800a522 <_printf_float+0x29e>
 800a51c:	6823      	ldr	r3, [r4, #0]
 800a51e:	07d9      	lsls	r1, r3, #31
 800a520:	d5d8      	bpl.n	800a4d4 <_printf_float+0x250>
 800a522:	ee18 3a10 	vmov	r3, s16
 800a526:	4652      	mov	r2, sl
 800a528:	4631      	mov	r1, r6
 800a52a:	4628      	mov	r0, r5
 800a52c:	47b8      	blx	r7
 800a52e:	3001      	adds	r0, #1
 800a530:	f43f af09 	beq.w	800a346 <_printf_float+0xc2>
 800a534:	f04f 0900 	mov.w	r9, #0
 800a538:	f104 0a1a 	add.w	sl, r4, #26
 800a53c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a53e:	425b      	negs	r3, r3
 800a540:	454b      	cmp	r3, r9
 800a542:	dc01      	bgt.n	800a548 <_printf_float+0x2c4>
 800a544:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a546:	e792      	b.n	800a46e <_printf_float+0x1ea>
 800a548:	2301      	movs	r3, #1
 800a54a:	4652      	mov	r2, sl
 800a54c:	4631      	mov	r1, r6
 800a54e:	4628      	mov	r0, r5
 800a550:	47b8      	blx	r7
 800a552:	3001      	adds	r0, #1
 800a554:	f43f aef7 	beq.w	800a346 <_printf_float+0xc2>
 800a558:	f109 0901 	add.w	r9, r9, #1
 800a55c:	e7ee      	b.n	800a53c <_printf_float+0x2b8>
 800a55e:	bf00      	nop
 800a560:	7fefffff 	.word	0x7fefffff
 800a564:	0800d680 	.word	0x0800d680
 800a568:	0800d684 	.word	0x0800d684
 800a56c:	0800d68c 	.word	0x0800d68c
 800a570:	0800d688 	.word	0x0800d688
 800a574:	0800d690 	.word	0x0800d690
 800a578:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a57a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a57c:	429a      	cmp	r2, r3
 800a57e:	bfa8      	it	ge
 800a580:	461a      	movge	r2, r3
 800a582:	2a00      	cmp	r2, #0
 800a584:	4691      	mov	r9, r2
 800a586:	dc37      	bgt.n	800a5f8 <_printf_float+0x374>
 800a588:	f04f 0b00 	mov.w	fp, #0
 800a58c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a590:	f104 021a 	add.w	r2, r4, #26
 800a594:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a596:	9305      	str	r3, [sp, #20]
 800a598:	eba3 0309 	sub.w	r3, r3, r9
 800a59c:	455b      	cmp	r3, fp
 800a59e:	dc33      	bgt.n	800a608 <_printf_float+0x384>
 800a5a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	db3b      	blt.n	800a620 <_printf_float+0x39c>
 800a5a8:	6823      	ldr	r3, [r4, #0]
 800a5aa:	07da      	lsls	r2, r3, #31
 800a5ac:	d438      	bmi.n	800a620 <_printf_float+0x39c>
 800a5ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5b0:	9b05      	ldr	r3, [sp, #20]
 800a5b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a5b4:	1ad3      	subs	r3, r2, r3
 800a5b6:	eba2 0901 	sub.w	r9, r2, r1
 800a5ba:	4599      	cmp	r9, r3
 800a5bc:	bfa8      	it	ge
 800a5be:	4699      	movge	r9, r3
 800a5c0:	f1b9 0f00 	cmp.w	r9, #0
 800a5c4:	dc35      	bgt.n	800a632 <_printf_float+0x3ae>
 800a5c6:	f04f 0800 	mov.w	r8, #0
 800a5ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5ce:	f104 0a1a 	add.w	sl, r4, #26
 800a5d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5d6:	1a9b      	subs	r3, r3, r2
 800a5d8:	eba3 0309 	sub.w	r3, r3, r9
 800a5dc:	4543      	cmp	r3, r8
 800a5de:	f77f af79 	ble.w	800a4d4 <_printf_float+0x250>
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	4652      	mov	r2, sl
 800a5e6:	4631      	mov	r1, r6
 800a5e8:	4628      	mov	r0, r5
 800a5ea:	47b8      	blx	r7
 800a5ec:	3001      	adds	r0, #1
 800a5ee:	f43f aeaa 	beq.w	800a346 <_printf_float+0xc2>
 800a5f2:	f108 0801 	add.w	r8, r8, #1
 800a5f6:	e7ec      	b.n	800a5d2 <_printf_float+0x34e>
 800a5f8:	4613      	mov	r3, r2
 800a5fa:	4631      	mov	r1, r6
 800a5fc:	4642      	mov	r2, r8
 800a5fe:	4628      	mov	r0, r5
 800a600:	47b8      	blx	r7
 800a602:	3001      	adds	r0, #1
 800a604:	d1c0      	bne.n	800a588 <_printf_float+0x304>
 800a606:	e69e      	b.n	800a346 <_printf_float+0xc2>
 800a608:	2301      	movs	r3, #1
 800a60a:	4631      	mov	r1, r6
 800a60c:	4628      	mov	r0, r5
 800a60e:	9205      	str	r2, [sp, #20]
 800a610:	47b8      	blx	r7
 800a612:	3001      	adds	r0, #1
 800a614:	f43f ae97 	beq.w	800a346 <_printf_float+0xc2>
 800a618:	9a05      	ldr	r2, [sp, #20]
 800a61a:	f10b 0b01 	add.w	fp, fp, #1
 800a61e:	e7b9      	b.n	800a594 <_printf_float+0x310>
 800a620:	ee18 3a10 	vmov	r3, s16
 800a624:	4652      	mov	r2, sl
 800a626:	4631      	mov	r1, r6
 800a628:	4628      	mov	r0, r5
 800a62a:	47b8      	blx	r7
 800a62c:	3001      	adds	r0, #1
 800a62e:	d1be      	bne.n	800a5ae <_printf_float+0x32a>
 800a630:	e689      	b.n	800a346 <_printf_float+0xc2>
 800a632:	9a05      	ldr	r2, [sp, #20]
 800a634:	464b      	mov	r3, r9
 800a636:	4442      	add	r2, r8
 800a638:	4631      	mov	r1, r6
 800a63a:	4628      	mov	r0, r5
 800a63c:	47b8      	blx	r7
 800a63e:	3001      	adds	r0, #1
 800a640:	d1c1      	bne.n	800a5c6 <_printf_float+0x342>
 800a642:	e680      	b.n	800a346 <_printf_float+0xc2>
 800a644:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a646:	2a01      	cmp	r2, #1
 800a648:	dc01      	bgt.n	800a64e <_printf_float+0x3ca>
 800a64a:	07db      	lsls	r3, r3, #31
 800a64c:	d538      	bpl.n	800a6c0 <_printf_float+0x43c>
 800a64e:	2301      	movs	r3, #1
 800a650:	4642      	mov	r2, r8
 800a652:	4631      	mov	r1, r6
 800a654:	4628      	mov	r0, r5
 800a656:	47b8      	blx	r7
 800a658:	3001      	adds	r0, #1
 800a65a:	f43f ae74 	beq.w	800a346 <_printf_float+0xc2>
 800a65e:	ee18 3a10 	vmov	r3, s16
 800a662:	4652      	mov	r2, sl
 800a664:	4631      	mov	r1, r6
 800a666:	4628      	mov	r0, r5
 800a668:	47b8      	blx	r7
 800a66a:	3001      	adds	r0, #1
 800a66c:	f43f ae6b 	beq.w	800a346 <_printf_float+0xc2>
 800a670:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a674:	2200      	movs	r2, #0
 800a676:	2300      	movs	r3, #0
 800a678:	f7f6 fa2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800a67c:	b9d8      	cbnz	r0, 800a6b6 <_printf_float+0x432>
 800a67e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a680:	f108 0201 	add.w	r2, r8, #1
 800a684:	3b01      	subs	r3, #1
 800a686:	4631      	mov	r1, r6
 800a688:	4628      	mov	r0, r5
 800a68a:	47b8      	blx	r7
 800a68c:	3001      	adds	r0, #1
 800a68e:	d10e      	bne.n	800a6ae <_printf_float+0x42a>
 800a690:	e659      	b.n	800a346 <_printf_float+0xc2>
 800a692:	2301      	movs	r3, #1
 800a694:	4652      	mov	r2, sl
 800a696:	4631      	mov	r1, r6
 800a698:	4628      	mov	r0, r5
 800a69a:	47b8      	blx	r7
 800a69c:	3001      	adds	r0, #1
 800a69e:	f43f ae52 	beq.w	800a346 <_printf_float+0xc2>
 800a6a2:	f108 0801 	add.w	r8, r8, #1
 800a6a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6a8:	3b01      	subs	r3, #1
 800a6aa:	4543      	cmp	r3, r8
 800a6ac:	dcf1      	bgt.n	800a692 <_printf_float+0x40e>
 800a6ae:	464b      	mov	r3, r9
 800a6b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a6b4:	e6dc      	b.n	800a470 <_printf_float+0x1ec>
 800a6b6:	f04f 0800 	mov.w	r8, #0
 800a6ba:	f104 0a1a 	add.w	sl, r4, #26
 800a6be:	e7f2      	b.n	800a6a6 <_printf_float+0x422>
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	4642      	mov	r2, r8
 800a6c4:	e7df      	b.n	800a686 <_printf_float+0x402>
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	464a      	mov	r2, r9
 800a6ca:	4631      	mov	r1, r6
 800a6cc:	4628      	mov	r0, r5
 800a6ce:	47b8      	blx	r7
 800a6d0:	3001      	adds	r0, #1
 800a6d2:	f43f ae38 	beq.w	800a346 <_printf_float+0xc2>
 800a6d6:	f108 0801 	add.w	r8, r8, #1
 800a6da:	68e3      	ldr	r3, [r4, #12]
 800a6dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a6de:	1a5b      	subs	r3, r3, r1
 800a6e0:	4543      	cmp	r3, r8
 800a6e2:	dcf0      	bgt.n	800a6c6 <_printf_float+0x442>
 800a6e4:	e6fa      	b.n	800a4dc <_printf_float+0x258>
 800a6e6:	f04f 0800 	mov.w	r8, #0
 800a6ea:	f104 0919 	add.w	r9, r4, #25
 800a6ee:	e7f4      	b.n	800a6da <_printf_float+0x456>

0800a6f0 <_printf_common>:
 800a6f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6f4:	4616      	mov	r6, r2
 800a6f6:	4699      	mov	r9, r3
 800a6f8:	688a      	ldr	r2, [r1, #8]
 800a6fa:	690b      	ldr	r3, [r1, #16]
 800a6fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a700:	4293      	cmp	r3, r2
 800a702:	bfb8      	it	lt
 800a704:	4613      	movlt	r3, r2
 800a706:	6033      	str	r3, [r6, #0]
 800a708:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a70c:	4607      	mov	r7, r0
 800a70e:	460c      	mov	r4, r1
 800a710:	b10a      	cbz	r2, 800a716 <_printf_common+0x26>
 800a712:	3301      	adds	r3, #1
 800a714:	6033      	str	r3, [r6, #0]
 800a716:	6823      	ldr	r3, [r4, #0]
 800a718:	0699      	lsls	r1, r3, #26
 800a71a:	bf42      	ittt	mi
 800a71c:	6833      	ldrmi	r3, [r6, #0]
 800a71e:	3302      	addmi	r3, #2
 800a720:	6033      	strmi	r3, [r6, #0]
 800a722:	6825      	ldr	r5, [r4, #0]
 800a724:	f015 0506 	ands.w	r5, r5, #6
 800a728:	d106      	bne.n	800a738 <_printf_common+0x48>
 800a72a:	f104 0a19 	add.w	sl, r4, #25
 800a72e:	68e3      	ldr	r3, [r4, #12]
 800a730:	6832      	ldr	r2, [r6, #0]
 800a732:	1a9b      	subs	r3, r3, r2
 800a734:	42ab      	cmp	r3, r5
 800a736:	dc26      	bgt.n	800a786 <_printf_common+0x96>
 800a738:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a73c:	1e13      	subs	r3, r2, #0
 800a73e:	6822      	ldr	r2, [r4, #0]
 800a740:	bf18      	it	ne
 800a742:	2301      	movne	r3, #1
 800a744:	0692      	lsls	r2, r2, #26
 800a746:	d42b      	bmi.n	800a7a0 <_printf_common+0xb0>
 800a748:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a74c:	4649      	mov	r1, r9
 800a74e:	4638      	mov	r0, r7
 800a750:	47c0      	blx	r8
 800a752:	3001      	adds	r0, #1
 800a754:	d01e      	beq.n	800a794 <_printf_common+0xa4>
 800a756:	6823      	ldr	r3, [r4, #0]
 800a758:	68e5      	ldr	r5, [r4, #12]
 800a75a:	6832      	ldr	r2, [r6, #0]
 800a75c:	f003 0306 	and.w	r3, r3, #6
 800a760:	2b04      	cmp	r3, #4
 800a762:	bf08      	it	eq
 800a764:	1aad      	subeq	r5, r5, r2
 800a766:	68a3      	ldr	r3, [r4, #8]
 800a768:	6922      	ldr	r2, [r4, #16]
 800a76a:	bf0c      	ite	eq
 800a76c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a770:	2500      	movne	r5, #0
 800a772:	4293      	cmp	r3, r2
 800a774:	bfc4      	itt	gt
 800a776:	1a9b      	subgt	r3, r3, r2
 800a778:	18ed      	addgt	r5, r5, r3
 800a77a:	2600      	movs	r6, #0
 800a77c:	341a      	adds	r4, #26
 800a77e:	42b5      	cmp	r5, r6
 800a780:	d11a      	bne.n	800a7b8 <_printf_common+0xc8>
 800a782:	2000      	movs	r0, #0
 800a784:	e008      	b.n	800a798 <_printf_common+0xa8>
 800a786:	2301      	movs	r3, #1
 800a788:	4652      	mov	r2, sl
 800a78a:	4649      	mov	r1, r9
 800a78c:	4638      	mov	r0, r7
 800a78e:	47c0      	blx	r8
 800a790:	3001      	adds	r0, #1
 800a792:	d103      	bne.n	800a79c <_printf_common+0xac>
 800a794:	f04f 30ff 	mov.w	r0, #4294967295
 800a798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a79c:	3501      	adds	r5, #1
 800a79e:	e7c6      	b.n	800a72e <_printf_common+0x3e>
 800a7a0:	18e1      	adds	r1, r4, r3
 800a7a2:	1c5a      	adds	r2, r3, #1
 800a7a4:	2030      	movs	r0, #48	; 0x30
 800a7a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a7aa:	4422      	add	r2, r4
 800a7ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a7b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a7b4:	3302      	adds	r3, #2
 800a7b6:	e7c7      	b.n	800a748 <_printf_common+0x58>
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	4622      	mov	r2, r4
 800a7bc:	4649      	mov	r1, r9
 800a7be:	4638      	mov	r0, r7
 800a7c0:	47c0      	blx	r8
 800a7c2:	3001      	adds	r0, #1
 800a7c4:	d0e6      	beq.n	800a794 <_printf_common+0xa4>
 800a7c6:	3601      	adds	r6, #1
 800a7c8:	e7d9      	b.n	800a77e <_printf_common+0x8e>
	...

0800a7cc <_printf_i>:
 800a7cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7d0:	460c      	mov	r4, r1
 800a7d2:	4691      	mov	r9, r2
 800a7d4:	7e27      	ldrb	r7, [r4, #24]
 800a7d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a7d8:	2f78      	cmp	r7, #120	; 0x78
 800a7da:	4680      	mov	r8, r0
 800a7dc:	469a      	mov	sl, r3
 800a7de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a7e2:	d807      	bhi.n	800a7f4 <_printf_i+0x28>
 800a7e4:	2f62      	cmp	r7, #98	; 0x62
 800a7e6:	d80a      	bhi.n	800a7fe <_printf_i+0x32>
 800a7e8:	2f00      	cmp	r7, #0
 800a7ea:	f000 80d8 	beq.w	800a99e <_printf_i+0x1d2>
 800a7ee:	2f58      	cmp	r7, #88	; 0x58
 800a7f0:	f000 80a3 	beq.w	800a93a <_printf_i+0x16e>
 800a7f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a7f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a7fc:	e03a      	b.n	800a874 <_printf_i+0xa8>
 800a7fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a802:	2b15      	cmp	r3, #21
 800a804:	d8f6      	bhi.n	800a7f4 <_printf_i+0x28>
 800a806:	a001      	add	r0, pc, #4	; (adr r0, 800a80c <_printf_i+0x40>)
 800a808:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a80c:	0800a865 	.word	0x0800a865
 800a810:	0800a879 	.word	0x0800a879
 800a814:	0800a7f5 	.word	0x0800a7f5
 800a818:	0800a7f5 	.word	0x0800a7f5
 800a81c:	0800a7f5 	.word	0x0800a7f5
 800a820:	0800a7f5 	.word	0x0800a7f5
 800a824:	0800a879 	.word	0x0800a879
 800a828:	0800a7f5 	.word	0x0800a7f5
 800a82c:	0800a7f5 	.word	0x0800a7f5
 800a830:	0800a7f5 	.word	0x0800a7f5
 800a834:	0800a7f5 	.word	0x0800a7f5
 800a838:	0800a985 	.word	0x0800a985
 800a83c:	0800a8a9 	.word	0x0800a8a9
 800a840:	0800a967 	.word	0x0800a967
 800a844:	0800a7f5 	.word	0x0800a7f5
 800a848:	0800a7f5 	.word	0x0800a7f5
 800a84c:	0800a9a7 	.word	0x0800a9a7
 800a850:	0800a7f5 	.word	0x0800a7f5
 800a854:	0800a8a9 	.word	0x0800a8a9
 800a858:	0800a7f5 	.word	0x0800a7f5
 800a85c:	0800a7f5 	.word	0x0800a7f5
 800a860:	0800a96f 	.word	0x0800a96f
 800a864:	680b      	ldr	r3, [r1, #0]
 800a866:	1d1a      	adds	r2, r3, #4
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	600a      	str	r2, [r1, #0]
 800a86c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a870:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a874:	2301      	movs	r3, #1
 800a876:	e0a3      	b.n	800a9c0 <_printf_i+0x1f4>
 800a878:	6825      	ldr	r5, [r4, #0]
 800a87a:	6808      	ldr	r0, [r1, #0]
 800a87c:	062e      	lsls	r6, r5, #24
 800a87e:	f100 0304 	add.w	r3, r0, #4
 800a882:	d50a      	bpl.n	800a89a <_printf_i+0xce>
 800a884:	6805      	ldr	r5, [r0, #0]
 800a886:	600b      	str	r3, [r1, #0]
 800a888:	2d00      	cmp	r5, #0
 800a88a:	da03      	bge.n	800a894 <_printf_i+0xc8>
 800a88c:	232d      	movs	r3, #45	; 0x2d
 800a88e:	426d      	negs	r5, r5
 800a890:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a894:	485e      	ldr	r0, [pc, #376]	; (800aa10 <_printf_i+0x244>)
 800a896:	230a      	movs	r3, #10
 800a898:	e019      	b.n	800a8ce <_printf_i+0x102>
 800a89a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a89e:	6805      	ldr	r5, [r0, #0]
 800a8a0:	600b      	str	r3, [r1, #0]
 800a8a2:	bf18      	it	ne
 800a8a4:	b22d      	sxthne	r5, r5
 800a8a6:	e7ef      	b.n	800a888 <_printf_i+0xbc>
 800a8a8:	680b      	ldr	r3, [r1, #0]
 800a8aa:	6825      	ldr	r5, [r4, #0]
 800a8ac:	1d18      	adds	r0, r3, #4
 800a8ae:	6008      	str	r0, [r1, #0]
 800a8b0:	0628      	lsls	r0, r5, #24
 800a8b2:	d501      	bpl.n	800a8b8 <_printf_i+0xec>
 800a8b4:	681d      	ldr	r5, [r3, #0]
 800a8b6:	e002      	b.n	800a8be <_printf_i+0xf2>
 800a8b8:	0669      	lsls	r1, r5, #25
 800a8ba:	d5fb      	bpl.n	800a8b4 <_printf_i+0xe8>
 800a8bc:	881d      	ldrh	r5, [r3, #0]
 800a8be:	4854      	ldr	r0, [pc, #336]	; (800aa10 <_printf_i+0x244>)
 800a8c0:	2f6f      	cmp	r7, #111	; 0x6f
 800a8c2:	bf0c      	ite	eq
 800a8c4:	2308      	moveq	r3, #8
 800a8c6:	230a      	movne	r3, #10
 800a8c8:	2100      	movs	r1, #0
 800a8ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a8ce:	6866      	ldr	r6, [r4, #4]
 800a8d0:	60a6      	str	r6, [r4, #8]
 800a8d2:	2e00      	cmp	r6, #0
 800a8d4:	bfa2      	ittt	ge
 800a8d6:	6821      	ldrge	r1, [r4, #0]
 800a8d8:	f021 0104 	bicge.w	r1, r1, #4
 800a8dc:	6021      	strge	r1, [r4, #0]
 800a8de:	b90d      	cbnz	r5, 800a8e4 <_printf_i+0x118>
 800a8e0:	2e00      	cmp	r6, #0
 800a8e2:	d04d      	beq.n	800a980 <_printf_i+0x1b4>
 800a8e4:	4616      	mov	r6, r2
 800a8e6:	fbb5 f1f3 	udiv	r1, r5, r3
 800a8ea:	fb03 5711 	mls	r7, r3, r1, r5
 800a8ee:	5dc7      	ldrb	r7, [r0, r7]
 800a8f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a8f4:	462f      	mov	r7, r5
 800a8f6:	42bb      	cmp	r3, r7
 800a8f8:	460d      	mov	r5, r1
 800a8fa:	d9f4      	bls.n	800a8e6 <_printf_i+0x11a>
 800a8fc:	2b08      	cmp	r3, #8
 800a8fe:	d10b      	bne.n	800a918 <_printf_i+0x14c>
 800a900:	6823      	ldr	r3, [r4, #0]
 800a902:	07df      	lsls	r7, r3, #31
 800a904:	d508      	bpl.n	800a918 <_printf_i+0x14c>
 800a906:	6923      	ldr	r3, [r4, #16]
 800a908:	6861      	ldr	r1, [r4, #4]
 800a90a:	4299      	cmp	r1, r3
 800a90c:	bfde      	ittt	le
 800a90e:	2330      	movle	r3, #48	; 0x30
 800a910:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a914:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a918:	1b92      	subs	r2, r2, r6
 800a91a:	6122      	str	r2, [r4, #16]
 800a91c:	f8cd a000 	str.w	sl, [sp]
 800a920:	464b      	mov	r3, r9
 800a922:	aa03      	add	r2, sp, #12
 800a924:	4621      	mov	r1, r4
 800a926:	4640      	mov	r0, r8
 800a928:	f7ff fee2 	bl	800a6f0 <_printf_common>
 800a92c:	3001      	adds	r0, #1
 800a92e:	d14c      	bne.n	800a9ca <_printf_i+0x1fe>
 800a930:	f04f 30ff 	mov.w	r0, #4294967295
 800a934:	b004      	add	sp, #16
 800a936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a93a:	4835      	ldr	r0, [pc, #212]	; (800aa10 <_printf_i+0x244>)
 800a93c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a940:	6823      	ldr	r3, [r4, #0]
 800a942:	680e      	ldr	r6, [r1, #0]
 800a944:	061f      	lsls	r7, r3, #24
 800a946:	f856 5b04 	ldr.w	r5, [r6], #4
 800a94a:	600e      	str	r6, [r1, #0]
 800a94c:	d514      	bpl.n	800a978 <_printf_i+0x1ac>
 800a94e:	07d9      	lsls	r1, r3, #31
 800a950:	bf44      	itt	mi
 800a952:	f043 0320 	orrmi.w	r3, r3, #32
 800a956:	6023      	strmi	r3, [r4, #0]
 800a958:	b91d      	cbnz	r5, 800a962 <_printf_i+0x196>
 800a95a:	6823      	ldr	r3, [r4, #0]
 800a95c:	f023 0320 	bic.w	r3, r3, #32
 800a960:	6023      	str	r3, [r4, #0]
 800a962:	2310      	movs	r3, #16
 800a964:	e7b0      	b.n	800a8c8 <_printf_i+0xfc>
 800a966:	6823      	ldr	r3, [r4, #0]
 800a968:	f043 0320 	orr.w	r3, r3, #32
 800a96c:	6023      	str	r3, [r4, #0]
 800a96e:	2378      	movs	r3, #120	; 0x78
 800a970:	4828      	ldr	r0, [pc, #160]	; (800aa14 <_printf_i+0x248>)
 800a972:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a976:	e7e3      	b.n	800a940 <_printf_i+0x174>
 800a978:	065e      	lsls	r6, r3, #25
 800a97a:	bf48      	it	mi
 800a97c:	b2ad      	uxthmi	r5, r5
 800a97e:	e7e6      	b.n	800a94e <_printf_i+0x182>
 800a980:	4616      	mov	r6, r2
 800a982:	e7bb      	b.n	800a8fc <_printf_i+0x130>
 800a984:	680b      	ldr	r3, [r1, #0]
 800a986:	6826      	ldr	r6, [r4, #0]
 800a988:	6960      	ldr	r0, [r4, #20]
 800a98a:	1d1d      	adds	r5, r3, #4
 800a98c:	600d      	str	r5, [r1, #0]
 800a98e:	0635      	lsls	r5, r6, #24
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	d501      	bpl.n	800a998 <_printf_i+0x1cc>
 800a994:	6018      	str	r0, [r3, #0]
 800a996:	e002      	b.n	800a99e <_printf_i+0x1d2>
 800a998:	0671      	lsls	r1, r6, #25
 800a99a:	d5fb      	bpl.n	800a994 <_printf_i+0x1c8>
 800a99c:	8018      	strh	r0, [r3, #0]
 800a99e:	2300      	movs	r3, #0
 800a9a0:	6123      	str	r3, [r4, #16]
 800a9a2:	4616      	mov	r6, r2
 800a9a4:	e7ba      	b.n	800a91c <_printf_i+0x150>
 800a9a6:	680b      	ldr	r3, [r1, #0]
 800a9a8:	1d1a      	adds	r2, r3, #4
 800a9aa:	600a      	str	r2, [r1, #0]
 800a9ac:	681e      	ldr	r6, [r3, #0]
 800a9ae:	6862      	ldr	r2, [r4, #4]
 800a9b0:	2100      	movs	r1, #0
 800a9b2:	4630      	mov	r0, r6
 800a9b4:	f7f5 fc1c 	bl	80001f0 <memchr>
 800a9b8:	b108      	cbz	r0, 800a9be <_printf_i+0x1f2>
 800a9ba:	1b80      	subs	r0, r0, r6
 800a9bc:	6060      	str	r0, [r4, #4]
 800a9be:	6863      	ldr	r3, [r4, #4]
 800a9c0:	6123      	str	r3, [r4, #16]
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9c8:	e7a8      	b.n	800a91c <_printf_i+0x150>
 800a9ca:	6923      	ldr	r3, [r4, #16]
 800a9cc:	4632      	mov	r2, r6
 800a9ce:	4649      	mov	r1, r9
 800a9d0:	4640      	mov	r0, r8
 800a9d2:	47d0      	blx	sl
 800a9d4:	3001      	adds	r0, #1
 800a9d6:	d0ab      	beq.n	800a930 <_printf_i+0x164>
 800a9d8:	6823      	ldr	r3, [r4, #0]
 800a9da:	079b      	lsls	r3, r3, #30
 800a9dc:	d413      	bmi.n	800aa06 <_printf_i+0x23a>
 800a9de:	68e0      	ldr	r0, [r4, #12]
 800a9e0:	9b03      	ldr	r3, [sp, #12]
 800a9e2:	4298      	cmp	r0, r3
 800a9e4:	bfb8      	it	lt
 800a9e6:	4618      	movlt	r0, r3
 800a9e8:	e7a4      	b.n	800a934 <_printf_i+0x168>
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	4632      	mov	r2, r6
 800a9ee:	4649      	mov	r1, r9
 800a9f0:	4640      	mov	r0, r8
 800a9f2:	47d0      	blx	sl
 800a9f4:	3001      	adds	r0, #1
 800a9f6:	d09b      	beq.n	800a930 <_printf_i+0x164>
 800a9f8:	3501      	adds	r5, #1
 800a9fa:	68e3      	ldr	r3, [r4, #12]
 800a9fc:	9903      	ldr	r1, [sp, #12]
 800a9fe:	1a5b      	subs	r3, r3, r1
 800aa00:	42ab      	cmp	r3, r5
 800aa02:	dcf2      	bgt.n	800a9ea <_printf_i+0x21e>
 800aa04:	e7eb      	b.n	800a9de <_printf_i+0x212>
 800aa06:	2500      	movs	r5, #0
 800aa08:	f104 0619 	add.w	r6, r4, #25
 800aa0c:	e7f5      	b.n	800a9fa <_printf_i+0x22e>
 800aa0e:	bf00      	nop
 800aa10:	0800d692 	.word	0x0800d692
 800aa14:	0800d6a3 	.word	0x0800d6a3

0800aa18 <siprintf>:
 800aa18:	b40e      	push	{r1, r2, r3}
 800aa1a:	b500      	push	{lr}
 800aa1c:	b09c      	sub	sp, #112	; 0x70
 800aa1e:	ab1d      	add	r3, sp, #116	; 0x74
 800aa20:	9002      	str	r0, [sp, #8]
 800aa22:	9006      	str	r0, [sp, #24]
 800aa24:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800aa28:	4809      	ldr	r0, [pc, #36]	; (800aa50 <siprintf+0x38>)
 800aa2a:	9107      	str	r1, [sp, #28]
 800aa2c:	9104      	str	r1, [sp, #16]
 800aa2e:	4909      	ldr	r1, [pc, #36]	; (800aa54 <siprintf+0x3c>)
 800aa30:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa34:	9105      	str	r1, [sp, #20]
 800aa36:	6800      	ldr	r0, [r0, #0]
 800aa38:	9301      	str	r3, [sp, #4]
 800aa3a:	a902      	add	r1, sp, #8
 800aa3c:	f001 fb48 	bl	800c0d0 <_svfiprintf_r>
 800aa40:	9b02      	ldr	r3, [sp, #8]
 800aa42:	2200      	movs	r2, #0
 800aa44:	701a      	strb	r2, [r3, #0]
 800aa46:	b01c      	add	sp, #112	; 0x70
 800aa48:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa4c:	b003      	add	sp, #12
 800aa4e:	4770      	bx	lr
 800aa50:	20000024 	.word	0x20000024
 800aa54:	ffff0208 	.word	0xffff0208

0800aa58 <strcat>:
 800aa58:	b510      	push	{r4, lr}
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	7814      	ldrb	r4, [r2, #0]
 800aa5e:	4613      	mov	r3, r2
 800aa60:	3201      	adds	r2, #1
 800aa62:	2c00      	cmp	r4, #0
 800aa64:	d1fa      	bne.n	800aa5c <strcat+0x4>
 800aa66:	3b01      	subs	r3, #1
 800aa68:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa6c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa70:	2a00      	cmp	r2, #0
 800aa72:	d1f9      	bne.n	800aa68 <strcat+0x10>
 800aa74:	bd10      	pop	{r4, pc}

0800aa76 <strncpy>:
 800aa76:	b510      	push	{r4, lr}
 800aa78:	3901      	subs	r1, #1
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	b132      	cbz	r2, 800aa8c <strncpy+0x16>
 800aa7e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800aa82:	f803 4b01 	strb.w	r4, [r3], #1
 800aa86:	3a01      	subs	r2, #1
 800aa88:	2c00      	cmp	r4, #0
 800aa8a:	d1f7      	bne.n	800aa7c <strncpy+0x6>
 800aa8c:	441a      	add	r2, r3
 800aa8e:	2100      	movs	r1, #0
 800aa90:	4293      	cmp	r3, r2
 800aa92:	d100      	bne.n	800aa96 <strncpy+0x20>
 800aa94:	bd10      	pop	{r4, pc}
 800aa96:	f803 1b01 	strb.w	r1, [r3], #1
 800aa9a:	e7f9      	b.n	800aa90 <strncpy+0x1a>

0800aa9c <quorem>:
 800aa9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa0:	6903      	ldr	r3, [r0, #16]
 800aaa2:	690c      	ldr	r4, [r1, #16]
 800aaa4:	42a3      	cmp	r3, r4
 800aaa6:	4607      	mov	r7, r0
 800aaa8:	f2c0 8081 	blt.w	800abae <quorem+0x112>
 800aaac:	3c01      	subs	r4, #1
 800aaae:	f101 0814 	add.w	r8, r1, #20
 800aab2:	f100 0514 	add.w	r5, r0, #20
 800aab6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aaba:	9301      	str	r3, [sp, #4]
 800aabc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aac0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aac4:	3301      	adds	r3, #1
 800aac6:	429a      	cmp	r2, r3
 800aac8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800aacc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aad0:	fbb2 f6f3 	udiv	r6, r2, r3
 800aad4:	d331      	bcc.n	800ab3a <quorem+0x9e>
 800aad6:	f04f 0e00 	mov.w	lr, #0
 800aada:	4640      	mov	r0, r8
 800aadc:	46ac      	mov	ip, r5
 800aade:	46f2      	mov	sl, lr
 800aae0:	f850 2b04 	ldr.w	r2, [r0], #4
 800aae4:	b293      	uxth	r3, r2
 800aae6:	fb06 e303 	mla	r3, r6, r3, lr
 800aaea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800aaee:	b29b      	uxth	r3, r3
 800aaf0:	ebaa 0303 	sub.w	r3, sl, r3
 800aaf4:	0c12      	lsrs	r2, r2, #16
 800aaf6:	f8dc a000 	ldr.w	sl, [ip]
 800aafa:	fb06 e202 	mla	r2, r6, r2, lr
 800aafe:	fa13 f38a 	uxtah	r3, r3, sl
 800ab02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ab06:	fa1f fa82 	uxth.w	sl, r2
 800ab0a:	f8dc 2000 	ldr.w	r2, [ip]
 800ab0e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ab12:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab16:	b29b      	uxth	r3, r3
 800ab18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab1c:	4581      	cmp	r9, r0
 800ab1e:	f84c 3b04 	str.w	r3, [ip], #4
 800ab22:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ab26:	d2db      	bcs.n	800aae0 <quorem+0x44>
 800ab28:	f855 300b 	ldr.w	r3, [r5, fp]
 800ab2c:	b92b      	cbnz	r3, 800ab3a <quorem+0x9e>
 800ab2e:	9b01      	ldr	r3, [sp, #4]
 800ab30:	3b04      	subs	r3, #4
 800ab32:	429d      	cmp	r5, r3
 800ab34:	461a      	mov	r2, r3
 800ab36:	d32e      	bcc.n	800ab96 <quorem+0xfa>
 800ab38:	613c      	str	r4, [r7, #16]
 800ab3a:	4638      	mov	r0, r7
 800ab3c:	f001 f8b2 	bl	800bca4 <__mcmp>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	db24      	blt.n	800ab8e <quorem+0xf2>
 800ab44:	3601      	adds	r6, #1
 800ab46:	4628      	mov	r0, r5
 800ab48:	f04f 0c00 	mov.w	ip, #0
 800ab4c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ab50:	f8d0 e000 	ldr.w	lr, [r0]
 800ab54:	b293      	uxth	r3, r2
 800ab56:	ebac 0303 	sub.w	r3, ip, r3
 800ab5a:	0c12      	lsrs	r2, r2, #16
 800ab5c:	fa13 f38e 	uxtah	r3, r3, lr
 800ab60:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ab64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab68:	b29b      	uxth	r3, r3
 800ab6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab6e:	45c1      	cmp	r9, r8
 800ab70:	f840 3b04 	str.w	r3, [r0], #4
 800ab74:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ab78:	d2e8      	bcs.n	800ab4c <quorem+0xb0>
 800ab7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab82:	b922      	cbnz	r2, 800ab8e <quorem+0xf2>
 800ab84:	3b04      	subs	r3, #4
 800ab86:	429d      	cmp	r5, r3
 800ab88:	461a      	mov	r2, r3
 800ab8a:	d30a      	bcc.n	800aba2 <quorem+0x106>
 800ab8c:	613c      	str	r4, [r7, #16]
 800ab8e:	4630      	mov	r0, r6
 800ab90:	b003      	add	sp, #12
 800ab92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab96:	6812      	ldr	r2, [r2, #0]
 800ab98:	3b04      	subs	r3, #4
 800ab9a:	2a00      	cmp	r2, #0
 800ab9c:	d1cc      	bne.n	800ab38 <quorem+0x9c>
 800ab9e:	3c01      	subs	r4, #1
 800aba0:	e7c7      	b.n	800ab32 <quorem+0x96>
 800aba2:	6812      	ldr	r2, [r2, #0]
 800aba4:	3b04      	subs	r3, #4
 800aba6:	2a00      	cmp	r2, #0
 800aba8:	d1f0      	bne.n	800ab8c <quorem+0xf0>
 800abaa:	3c01      	subs	r4, #1
 800abac:	e7eb      	b.n	800ab86 <quorem+0xea>
 800abae:	2000      	movs	r0, #0
 800abb0:	e7ee      	b.n	800ab90 <quorem+0xf4>
 800abb2:	0000      	movs	r0, r0
 800abb4:	0000      	movs	r0, r0
	...

0800abb8 <_dtoa_r>:
 800abb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abbc:	ed2d 8b02 	vpush	{d8}
 800abc0:	ec57 6b10 	vmov	r6, r7, d0
 800abc4:	b095      	sub	sp, #84	; 0x54
 800abc6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800abc8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800abcc:	9105      	str	r1, [sp, #20]
 800abce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800abd2:	4604      	mov	r4, r0
 800abd4:	9209      	str	r2, [sp, #36]	; 0x24
 800abd6:	930f      	str	r3, [sp, #60]	; 0x3c
 800abd8:	b975      	cbnz	r5, 800abf8 <_dtoa_r+0x40>
 800abda:	2010      	movs	r0, #16
 800abdc:	f000 fddc 	bl	800b798 <malloc>
 800abe0:	4602      	mov	r2, r0
 800abe2:	6260      	str	r0, [r4, #36]	; 0x24
 800abe4:	b920      	cbnz	r0, 800abf0 <_dtoa_r+0x38>
 800abe6:	4bb2      	ldr	r3, [pc, #712]	; (800aeb0 <_dtoa_r+0x2f8>)
 800abe8:	21ea      	movs	r1, #234	; 0xea
 800abea:	48b2      	ldr	r0, [pc, #712]	; (800aeb4 <_dtoa_r+0x2fc>)
 800abec:	f001 fb80 	bl	800c2f0 <__assert_func>
 800abf0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800abf4:	6005      	str	r5, [r0, #0]
 800abf6:	60c5      	str	r5, [r0, #12]
 800abf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800abfa:	6819      	ldr	r1, [r3, #0]
 800abfc:	b151      	cbz	r1, 800ac14 <_dtoa_r+0x5c>
 800abfe:	685a      	ldr	r2, [r3, #4]
 800ac00:	604a      	str	r2, [r1, #4]
 800ac02:	2301      	movs	r3, #1
 800ac04:	4093      	lsls	r3, r2
 800ac06:	608b      	str	r3, [r1, #8]
 800ac08:	4620      	mov	r0, r4
 800ac0a:	f000 fe0d 	bl	800b828 <_Bfree>
 800ac0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac10:	2200      	movs	r2, #0
 800ac12:	601a      	str	r2, [r3, #0]
 800ac14:	1e3b      	subs	r3, r7, #0
 800ac16:	bfb9      	ittee	lt
 800ac18:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ac1c:	9303      	strlt	r3, [sp, #12]
 800ac1e:	2300      	movge	r3, #0
 800ac20:	f8c8 3000 	strge.w	r3, [r8]
 800ac24:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ac28:	4ba3      	ldr	r3, [pc, #652]	; (800aeb8 <_dtoa_r+0x300>)
 800ac2a:	bfbc      	itt	lt
 800ac2c:	2201      	movlt	r2, #1
 800ac2e:	f8c8 2000 	strlt.w	r2, [r8]
 800ac32:	ea33 0309 	bics.w	r3, r3, r9
 800ac36:	d11b      	bne.n	800ac70 <_dtoa_r+0xb8>
 800ac38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ac3a:	f242 730f 	movw	r3, #9999	; 0x270f
 800ac3e:	6013      	str	r3, [r2, #0]
 800ac40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac44:	4333      	orrs	r3, r6
 800ac46:	f000 857a 	beq.w	800b73e <_dtoa_r+0xb86>
 800ac4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac4c:	b963      	cbnz	r3, 800ac68 <_dtoa_r+0xb0>
 800ac4e:	4b9b      	ldr	r3, [pc, #620]	; (800aebc <_dtoa_r+0x304>)
 800ac50:	e024      	b.n	800ac9c <_dtoa_r+0xe4>
 800ac52:	4b9b      	ldr	r3, [pc, #620]	; (800aec0 <_dtoa_r+0x308>)
 800ac54:	9300      	str	r3, [sp, #0]
 800ac56:	3308      	adds	r3, #8
 800ac58:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ac5a:	6013      	str	r3, [r2, #0]
 800ac5c:	9800      	ldr	r0, [sp, #0]
 800ac5e:	b015      	add	sp, #84	; 0x54
 800ac60:	ecbd 8b02 	vpop	{d8}
 800ac64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac68:	4b94      	ldr	r3, [pc, #592]	; (800aebc <_dtoa_r+0x304>)
 800ac6a:	9300      	str	r3, [sp, #0]
 800ac6c:	3303      	adds	r3, #3
 800ac6e:	e7f3      	b.n	800ac58 <_dtoa_r+0xa0>
 800ac70:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac74:	2200      	movs	r2, #0
 800ac76:	ec51 0b17 	vmov	r0, r1, d7
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800ac80:	f7f5 ff2a 	bl	8000ad8 <__aeabi_dcmpeq>
 800ac84:	4680      	mov	r8, r0
 800ac86:	b158      	cbz	r0, 800aca0 <_dtoa_r+0xe8>
 800ac88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	6013      	str	r3, [r2, #0]
 800ac8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	f000 8551 	beq.w	800b738 <_dtoa_r+0xb80>
 800ac96:	488b      	ldr	r0, [pc, #556]	; (800aec4 <_dtoa_r+0x30c>)
 800ac98:	6018      	str	r0, [r3, #0]
 800ac9a:	1e43      	subs	r3, r0, #1
 800ac9c:	9300      	str	r3, [sp, #0]
 800ac9e:	e7dd      	b.n	800ac5c <_dtoa_r+0xa4>
 800aca0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800aca4:	aa12      	add	r2, sp, #72	; 0x48
 800aca6:	a913      	add	r1, sp, #76	; 0x4c
 800aca8:	4620      	mov	r0, r4
 800acaa:	f001 f89f 	bl	800bdec <__d2b>
 800acae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800acb2:	4683      	mov	fp, r0
 800acb4:	2d00      	cmp	r5, #0
 800acb6:	d07c      	beq.n	800adb2 <_dtoa_r+0x1fa>
 800acb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800acbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acc2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800acc6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800acca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800acce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800acd2:	4b7d      	ldr	r3, [pc, #500]	; (800aec8 <_dtoa_r+0x310>)
 800acd4:	2200      	movs	r2, #0
 800acd6:	4630      	mov	r0, r6
 800acd8:	4639      	mov	r1, r7
 800acda:	f7f5 fadd 	bl	8000298 <__aeabi_dsub>
 800acde:	a36e      	add	r3, pc, #440	; (adr r3, 800ae98 <_dtoa_r+0x2e0>)
 800ace0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace4:	f7f5 fc90 	bl	8000608 <__aeabi_dmul>
 800ace8:	a36d      	add	r3, pc, #436	; (adr r3, 800aea0 <_dtoa_r+0x2e8>)
 800acea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acee:	f7f5 fad5 	bl	800029c <__adddf3>
 800acf2:	4606      	mov	r6, r0
 800acf4:	4628      	mov	r0, r5
 800acf6:	460f      	mov	r7, r1
 800acf8:	f7f5 fc1c 	bl	8000534 <__aeabi_i2d>
 800acfc:	a36a      	add	r3, pc, #424	; (adr r3, 800aea8 <_dtoa_r+0x2f0>)
 800acfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad02:	f7f5 fc81 	bl	8000608 <__aeabi_dmul>
 800ad06:	4602      	mov	r2, r0
 800ad08:	460b      	mov	r3, r1
 800ad0a:	4630      	mov	r0, r6
 800ad0c:	4639      	mov	r1, r7
 800ad0e:	f7f5 fac5 	bl	800029c <__adddf3>
 800ad12:	4606      	mov	r6, r0
 800ad14:	460f      	mov	r7, r1
 800ad16:	f7f5 ff27 	bl	8000b68 <__aeabi_d2iz>
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	4682      	mov	sl, r0
 800ad1e:	2300      	movs	r3, #0
 800ad20:	4630      	mov	r0, r6
 800ad22:	4639      	mov	r1, r7
 800ad24:	f7f5 fee2 	bl	8000aec <__aeabi_dcmplt>
 800ad28:	b148      	cbz	r0, 800ad3e <_dtoa_r+0x186>
 800ad2a:	4650      	mov	r0, sl
 800ad2c:	f7f5 fc02 	bl	8000534 <__aeabi_i2d>
 800ad30:	4632      	mov	r2, r6
 800ad32:	463b      	mov	r3, r7
 800ad34:	f7f5 fed0 	bl	8000ad8 <__aeabi_dcmpeq>
 800ad38:	b908      	cbnz	r0, 800ad3e <_dtoa_r+0x186>
 800ad3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad3e:	f1ba 0f16 	cmp.w	sl, #22
 800ad42:	d854      	bhi.n	800adee <_dtoa_r+0x236>
 800ad44:	4b61      	ldr	r3, [pc, #388]	; (800aecc <_dtoa_r+0x314>)
 800ad46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ad4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ad52:	f7f5 fecb 	bl	8000aec <__aeabi_dcmplt>
 800ad56:	2800      	cmp	r0, #0
 800ad58:	d04b      	beq.n	800adf2 <_dtoa_r+0x23a>
 800ad5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad5e:	2300      	movs	r3, #0
 800ad60:	930e      	str	r3, [sp, #56]	; 0x38
 800ad62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ad64:	1b5d      	subs	r5, r3, r5
 800ad66:	1e6b      	subs	r3, r5, #1
 800ad68:	9304      	str	r3, [sp, #16]
 800ad6a:	bf43      	ittte	mi
 800ad6c:	2300      	movmi	r3, #0
 800ad6e:	f1c5 0801 	rsbmi	r8, r5, #1
 800ad72:	9304      	strmi	r3, [sp, #16]
 800ad74:	f04f 0800 	movpl.w	r8, #0
 800ad78:	f1ba 0f00 	cmp.w	sl, #0
 800ad7c:	db3b      	blt.n	800adf6 <_dtoa_r+0x23e>
 800ad7e:	9b04      	ldr	r3, [sp, #16]
 800ad80:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800ad84:	4453      	add	r3, sl
 800ad86:	9304      	str	r3, [sp, #16]
 800ad88:	2300      	movs	r3, #0
 800ad8a:	9306      	str	r3, [sp, #24]
 800ad8c:	9b05      	ldr	r3, [sp, #20]
 800ad8e:	2b09      	cmp	r3, #9
 800ad90:	d869      	bhi.n	800ae66 <_dtoa_r+0x2ae>
 800ad92:	2b05      	cmp	r3, #5
 800ad94:	bfc4      	itt	gt
 800ad96:	3b04      	subgt	r3, #4
 800ad98:	9305      	strgt	r3, [sp, #20]
 800ad9a:	9b05      	ldr	r3, [sp, #20]
 800ad9c:	f1a3 0302 	sub.w	r3, r3, #2
 800ada0:	bfcc      	ite	gt
 800ada2:	2500      	movgt	r5, #0
 800ada4:	2501      	movle	r5, #1
 800ada6:	2b03      	cmp	r3, #3
 800ada8:	d869      	bhi.n	800ae7e <_dtoa_r+0x2c6>
 800adaa:	e8df f003 	tbb	[pc, r3]
 800adae:	4e2c      	.short	0x4e2c
 800adb0:	5a4c      	.short	0x5a4c
 800adb2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800adb6:	441d      	add	r5, r3
 800adb8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800adbc:	2b20      	cmp	r3, #32
 800adbe:	bfc1      	itttt	gt
 800adc0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800adc4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800adc8:	fa09 f303 	lslgt.w	r3, r9, r3
 800adcc:	fa26 f000 	lsrgt.w	r0, r6, r0
 800add0:	bfda      	itte	le
 800add2:	f1c3 0320 	rsble	r3, r3, #32
 800add6:	fa06 f003 	lslle.w	r0, r6, r3
 800adda:	4318      	orrgt	r0, r3
 800addc:	f7f5 fb9a 	bl	8000514 <__aeabi_ui2d>
 800ade0:	2301      	movs	r3, #1
 800ade2:	4606      	mov	r6, r0
 800ade4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ade8:	3d01      	subs	r5, #1
 800adea:	9310      	str	r3, [sp, #64]	; 0x40
 800adec:	e771      	b.n	800acd2 <_dtoa_r+0x11a>
 800adee:	2301      	movs	r3, #1
 800adf0:	e7b6      	b.n	800ad60 <_dtoa_r+0x1a8>
 800adf2:	900e      	str	r0, [sp, #56]	; 0x38
 800adf4:	e7b5      	b.n	800ad62 <_dtoa_r+0x1aa>
 800adf6:	f1ca 0300 	rsb	r3, sl, #0
 800adfa:	9306      	str	r3, [sp, #24]
 800adfc:	2300      	movs	r3, #0
 800adfe:	eba8 080a 	sub.w	r8, r8, sl
 800ae02:	930d      	str	r3, [sp, #52]	; 0x34
 800ae04:	e7c2      	b.n	800ad8c <_dtoa_r+0x1d4>
 800ae06:	2300      	movs	r3, #0
 800ae08:	9308      	str	r3, [sp, #32]
 800ae0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	dc39      	bgt.n	800ae84 <_dtoa_r+0x2cc>
 800ae10:	f04f 0901 	mov.w	r9, #1
 800ae14:	f8cd 9004 	str.w	r9, [sp, #4]
 800ae18:	464b      	mov	r3, r9
 800ae1a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800ae1e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ae20:	2200      	movs	r2, #0
 800ae22:	6042      	str	r2, [r0, #4]
 800ae24:	2204      	movs	r2, #4
 800ae26:	f102 0614 	add.w	r6, r2, #20
 800ae2a:	429e      	cmp	r6, r3
 800ae2c:	6841      	ldr	r1, [r0, #4]
 800ae2e:	d92f      	bls.n	800ae90 <_dtoa_r+0x2d8>
 800ae30:	4620      	mov	r0, r4
 800ae32:	f000 fcb9 	bl	800b7a8 <_Balloc>
 800ae36:	9000      	str	r0, [sp, #0]
 800ae38:	2800      	cmp	r0, #0
 800ae3a:	d14b      	bne.n	800aed4 <_dtoa_r+0x31c>
 800ae3c:	4b24      	ldr	r3, [pc, #144]	; (800aed0 <_dtoa_r+0x318>)
 800ae3e:	4602      	mov	r2, r0
 800ae40:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ae44:	e6d1      	b.n	800abea <_dtoa_r+0x32>
 800ae46:	2301      	movs	r3, #1
 800ae48:	e7de      	b.n	800ae08 <_dtoa_r+0x250>
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	9308      	str	r3, [sp, #32]
 800ae4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae50:	eb0a 0903 	add.w	r9, sl, r3
 800ae54:	f109 0301 	add.w	r3, r9, #1
 800ae58:	2b01      	cmp	r3, #1
 800ae5a:	9301      	str	r3, [sp, #4]
 800ae5c:	bfb8      	it	lt
 800ae5e:	2301      	movlt	r3, #1
 800ae60:	e7dd      	b.n	800ae1e <_dtoa_r+0x266>
 800ae62:	2301      	movs	r3, #1
 800ae64:	e7f2      	b.n	800ae4c <_dtoa_r+0x294>
 800ae66:	2501      	movs	r5, #1
 800ae68:	2300      	movs	r3, #0
 800ae6a:	9305      	str	r3, [sp, #20]
 800ae6c:	9508      	str	r5, [sp, #32]
 800ae6e:	f04f 39ff 	mov.w	r9, #4294967295
 800ae72:	2200      	movs	r2, #0
 800ae74:	f8cd 9004 	str.w	r9, [sp, #4]
 800ae78:	2312      	movs	r3, #18
 800ae7a:	9209      	str	r2, [sp, #36]	; 0x24
 800ae7c:	e7cf      	b.n	800ae1e <_dtoa_r+0x266>
 800ae7e:	2301      	movs	r3, #1
 800ae80:	9308      	str	r3, [sp, #32]
 800ae82:	e7f4      	b.n	800ae6e <_dtoa_r+0x2b6>
 800ae84:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800ae88:	f8cd 9004 	str.w	r9, [sp, #4]
 800ae8c:	464b      	mov	r3, r9
 800ae8e:	e7c6      	b.n	800ae1e <_dtoa_r+0x266>
 800ae90:	3101      	adds	r1, #1
 800ae92:	6041      	str	r1, [r0, #4]
 800ae94:	0052      	lsls	r2, r2, #1
 800ae96:	e7c6      	b.n	800ae26 <_dtoa_r+0x26e>
 800ae98:	636f4361 	.word	0x636f4361
 800ae9c:	3fd287a7 	.word	0x3fd287a7
 800aea0:	8b60c8b3 	.word	0x8b60c8b3
 800aea4:	3fc68a28 	.word	0x3fc68a28
 800aea8:	509f79fb 	.word	0x509f79fb
 800aeac:	3fd34413 	.word	0x3fd34413
 800aeb0:	0800d6c1 	.word	0x0800d6c1
 800aeb4:	0800d6d8 	.word	0x0800d6d8
 800aeb8:	7ff00000 	.word	0x7ff00000
 800aebc:	0800d6bd 	.word	0x0800d6bd
 800aec0:	0800d6b4 	.word	0x0800d6b4
 800aec4:	0800d691 	.word	0x0800d691
 800aec8:	3ff80000 	.word	0x3ff80000
 800aecc:	0800d7d0 	.word	0x0800d7d0
 800aed0:	0800d737 	.word	0x0800d737
 800aed4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aed6:	9a00      	ldr	r2, [sp, #0]
 800aed8:	601a      	str	r2, [r3, #0]
 800aeda:	9b01      	ldr	r3, [sp, #4]
 800aedc:	2b0e      	cmp	r3, #14
 800aede:	f200 80ad 	bhi.w	800b03c <_dtoa_r+0x484>
 800aee2:	2d00      	cmp	r5, #0
 800aee4:	f000 80aa 	beq.w	800b03c <_dtoa_r+0x484>
 800aee8:	f1ba 0f00 	cmp.w	sl, #0
 800aeec:	dd36      	ble.n	800af5c <_dtoa_r+0x3a4>
 800aeee:	4ac3      	ldr	r2, [pc, #780]	; (800b1fc <_dtoa_r+0x644>)
 800aef0:	f00a 030f 	and.w	r3, sl, #15
 800aef4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800aef8:	ed93 7b00 	vldr	d7, [r3]
 800aefc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800af00:	ea4f 172a 	mov.w	r7, sl, asr #4
 800af04:	eeb0 8a47 	vmov.f32	s16, s14
 800af08:	eef0 8a67 	vmov.f32	s17, s15
 800af0c:	d016      	beq.n	800af3c <_dtoa_r+0x384>
 800af0e:	4bbc      	ldr	r3, [pc, #752]	; (800b200 <_dtoa_r+0x648>)
 800af10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800af14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800af18:	f7f5 fca0 	bl	800085c <__aeabi_ddiv>
 800af1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af20:	f007 070f 	and.w	r7, r7, #15
 800af24:	2503      	movs	r5, #3
 800af26:	4eb6      	ldr	r6, [pc, #728]	; (800b200 <_dtoa_r+0x648>)
 800af28:	b957      	cbnz	r7, 800af40 <_dtoa_r+0x388>
 800af2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af2e:	ec53 2b18 	vmov	r2, r3, d8
 800af32:	f7f5 fc93 	bl	800085c <__aeabi_ddiv>
 800af36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af3a:	e029      	b.n	800af90 <_dtoa_r+0x3d8>
 800af3c:	2502      	movs	r5, #2
 800af3e:	e7f2      	b.n	800af26 <_dtoa_r+0x36e>
 800af40:	07f9      	lsls	r1, r7, #31
 800af42:	d508      	bpl.n	800af56 <_dtoa_r+0x39e>
 800af44:	ec51 0b18 	vmov	r0, r1, d8
 800af48:	e9d6 2300 	ldrd	r2, r3, [r6]
 800af4c:	f7f5 fb5c 	bl	8000608 <__aeabi_dmul>
 800af50:	ec41 0b18 	vmov	d8, r0, r1
 800af54:	3501      	adds	r5, #1
 800af56:	107f      	asrs	r7, r7, #1
 800af58:	3608      	adds	r6, #8
 800af5a:	e7e5      	b.n	800af28 <_dtoa_r+0x370>
 800af5c:	f000 80a6 	beq.w	800b0ac <_dtoa_r+0x4f4>
 800af60:	f1ca 0600 	rsb	r6, sl, #0
 800af64:	4ba5      	ldr	r3, [pc, #660]	; (800b1fc <_dtoa_r+0x644>)
 800af66:	4fa6      	ldr	r7, [pc, #664]	; (800b200 <_dtoa_r+0x648>)
 800af68:	f006 020f 	and.w	r2, r6, #15
 800af6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af74:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800af78:	f7f5 fb46 	bl	8000608 <__aeabi_dmul>
 800af7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af80:	1136      	asrs	r6, r6, #4
 800af82:	2300      	movs	r3, #0
 800af84:	2502      	movs	r5, #2
 800af86:	2e00      	cmp	r6, #0
 800af88:	f040 8085 	bne.w	800b096 <_dtoa_r+0x4de>
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d1d2      	bne.n	800af36 <_dtoa_r+0x37e>
 800af90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af92:	2b00      	cmp	r3, #0
 800af94:	f000 808c 	beq.w	800b0b0 <_dtoa_r+0x4f8>
 800af98:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800af9c:	4b99      	ldr	r3, [pc, #612]	; (800b204 <_dtoa_r+0x64c>)
 800af9e:	2200      	movs	r2, #0
 800afa0:	4630      	mov	r0, r6
 800afa2:	4639      	mov	r1, r7
 800afa4:	f7f5 fda2 	bl	8000aec <__aeabi_dcmplt>
 800afa8:	2800      	cmp	r0, #0
 800afaa:	f000 8081 	beq.w	800b0b0 <_dtoa_r+0x4f8>
 800afae:	9b01      	ldr	r3, [sp, #4]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d07d      	beq.n	800b0b0 <_dtoa_r+0x4f8>
 800afb4:	f1b9 0f00 	cmp.w	r9, #0
 800afb8:	dd3c      	ble.n	800b034 <_dtoa_r+0x47c>
 800afba:	f10a 33ff 	add.w	r3, sl, #4294967295
 800afbe:	9307      	str	r3, [sp, #28]
 800afc0:	2200      	movs	r2, #0
 800afc2:	4b91      	ldr	r3, [pc, #580]	; (800b208 <_dtoa_r+0x650>)
 800afc4:	4630      	mov	r0, r6
 800afc6:	4639      	mov	r1, r7
 800afc8:	f7f5 fb1e 	bl	8000608 <__aeabi_dmul>
 800afcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800afd0:	3501      	adds	r5, #1
 800afd2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800afd6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800afda:	4628      	mov	r0, r5
 800afdc:	f7f5 faaa 	bl	8000534 <__aeabi_i2d>
 800afe0:	4632      	mov	r2, r6
 800afe2:	463b      	mov	r3, r7
 800afe4:	f7f5 fb10 	bl	8000608 <__aeabi_dmul>
 800afe8:	4b88      	ldr	r3, [pc, #544]	; (800b20c <_dtoa_r+0x654>)
 800afea:	2200      	movs	r2, #0
 800afec:	f7f5 f956 	bl	800029c <__adddf3>
 800aff0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800aff4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aff8:	9303      	str	r3, [sp, #12]
 800affa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800affc:	2b00      	cmp	r3, #0
 800affe:	d15c      	bne.n	800b0ba <_dtoa_r+0x502>
 800b000:	4b83      	ldr	r3, [pc, #524]	; (800b210 <_dtoa_r+0x658>)
 800b002:	2200      	movs	r2, #0
 800b004:	4630      	mov	r0, r6
 800b006:	4639      	mov	r1, r7
 800b008:	f7f5 f946 	bl	8000298 <__aeabi_dsub>
 800b00c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b010:	4606      	mov	r6, r0
 800b012:	460f      	mov	r7, r1
 800b014:	f7f5 fd88 	bl	8000b28 <__aeabi_dcmpgt>
 800b018:	2800      	cmp	r0, #0
 800b01a:	f040 8296 	bne.w	800b54a <_dtoa_r+0x992>
 800b01e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b022:	4630      	mov	r0, r6
 800b024:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b028:	4639      	mov	r1, r7
 800b02a:	f7f5 fd5f 	bl	8000aec <__aeabi_dcmplt>
 800b02e:	2800      	cmp	r0, #0
 800b030:	f040 8288 	bne.w	800b544 <_dtoa_r+0x98c>
 800b034:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b038:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b03c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b03e:	2b00      	cmp	r3, #0
 800b040:	f2c0 8158 	blt.w	800b2f4 <_dtoa_r+0x73c>
 800b044:	f1ba 0f0e 	cmp.w	sl, #14
 800b048:	f300 8154 	bgt.w	800b2f4 <_dtoa_r+0x73c>
 800b04c:	4b6b      	ldr	r3, [pc, #428]	; (800b1fc <_dtoa_r+0x644>)
 800b04e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b052:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f280 80e3 	bge.w	800b224 <_dtoa_r+0x66c>
 800b05e:	9b01      	ldr	r3, [sp, #4]
 800b060:	2b00      	cmp	r3, #0
 800b062:	f300 80df 	bgt.w	800b224 <_dtoa_r+0x66c>
 800b066:	f040 826d 	bne.w	800b544 <_dtoa_r+0x98c>
 800b06a:	4b69      	ldr	r3, [pc, #420]	; (800b210 <_dtoa_r+0x658>)
 800b06c:	2200      	movs	r2, #0
 800b06e:	4640      	mov	r0, r8
 800b070:	4649      	mov	r1, r9
 800b072:	f7f5 fac9 	bl	8000608 <__aeabi_dmul>
 800b076:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b07a:	f7f5 fd4b 	bl	8000b14 <__aeabi_dcmpge>
 800b07e:	9e01      	ldr	r6, [sp, #4]
 800b080:	4637      	mov	r7, r6
 800b082:	2800      	cmp	r0, #0
 800b084:	f040 8243 	bne.w	800b50e <_dtoa_r+0x956>
 800b088:	9d00      	ldr	r5, [sp, #0]
 800b08a:	2331      	movs	r3, #49	; 0x31
 800b08c:	f805 3b01 	strb.w	r3, [r5], #1
 800b090:	f10a 0a01 	add.w	sl, sl, #1
 800b094:	e23f      	b.n	800b516 <_dtoa_r+0x95e>
 800b096:	07f2      	lsls	r2, r6, #31
 800b098:	d505      	bpl.n	800b0a6 <_dtoa_r+0x4ee>
 800b09a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b09e:	f7f5 fab3 	bl	8000608 <__aeabi_dmul>
 800b0a2:	3501      	adds	r5, #1
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	1076      	asrs	r6, r6, #1
 800b0a8:	3708      	adds	r7, #8
 800b0aa:	e76c      	b.n	800af86 <_dtoa_r+0x3ce>
 800b0ac:	2502      	movs	r5, #2
 800b0ae:	e76f      	b.n	800af90 <_dtoa_r+0x3d8>
 800b0b0:	9b01      	ldr	r3, [sp, #4]
 800b0b2:	f8cd a01c 	str.w	sl, [sp, #28]
 800b0b6:	930c      	str	r3, [sp, #48]	; 0x30
 800b0b8:	e78d      	b.n	800afd6 <_dtoa_r+0x41e>
 800b0ba:	9900      	ldr	r1, [sp, #0]
 800b0bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b0be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b0c0:	4b4e      	ldr	r3, [pc, #312]	; (800b1fc <_dtoa_r+0x644>)
 800b0c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b0c6:	4401      	add	r1, r0
 800b0c8:	9102      	str	r1, [sp, #8]
 800b0ca:	9908      	ldr	r1, [sp, #32]
 800b0cc:	eeb0 8a47 	vmov.f32	s16, s14
 800b0d0:	eef0 8a67 	vmov.f32	s17, s15
 800b0d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b0dc:	2900      	cmp	r1, #0
 800b0de:	d045      	beq.n	800b16c <_dtoa_r+0x5b4>
 800b0e0:	494c      	ldr	r1, [pc, #304]	; (800b214 <_dtoa_r+0x65c>)
 800b0e2:	2000      	movs	r0, #0
 800b0e4:	f7f5 fbba 	bl	800085c <__aeabi_ddiv>
 800b0e8:	ec53 2b18 	vmov	r2, r3, d8
 800b0ec:	f7f5 f8d4 	bl	8000298 <__aeabi_dsub>
 800b0f0:	9d00      	ldr	r5, [sp, #0]
 800b0f2:	ec41 0b18 	vmov	d8, r0, r1
 800b0f6:	4639      	mov	r1, r7
 800b0f8:	4630      	mov	r0, r6
 800b0fa:	f7f5 fd35 	bl	8000b68 <__aeabi_d2iz>
 800b0fe:	900c      	str	r0, [sp, #48]	; 0x30
 800b100:	f7f5 fa18 	bl	8000534 <__aeabi_i2d>
 800b104:	4602      	mov	r2, r0
 800b106:	460b      	mov	r3, r1
 800b108:	4630      	mov	r0, r6
 800b10a:	4639      	mov	r1, r7
 800b10c:	f7f5 f8c4 	bl	8000298 <__aeabi_dsub>
 800b110:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b112:	3330      	adds	r3, #48	; 0x30
 800b114:	f805 3b01 	strb.w	r3, [r5], #1
 800b118:	ec53 2b18 	vmov	r2, r3, d8
 800b11c:	4606      	mov	r6, r0
 800b11e:	460f      	mov	r7, r1
 800b120:	f7f5 fce4 	bl	8000aec <__aeabi_dcmplt>
 800b124:	2800      	cmp	r0, #0
 800b126:	d165      	bne.n	800b1f4 <_dtoa_r+0x63c>
 800b128:	4632      	mov	r2, r6
 800b12a:	463b      	mov	r3, r7
 800b12c:	4935      	ldr	r1, [pc, #212]	; (800b204 <_dtoa_r+0x64c>)
 800b12e:	2000      	movs	r0, #0
 800b130:	f7f5 f8b2 	bl	8000298 <__aeabi_dsub>
 800b134:	ec53 2b18 	vmov	r2, r3, d8
 800b138:	f7f5 fcd8 	bl	8000aec <__aeabi_dcmplt>
 800b13c:	2800      	cmp	r0, #0
 800b13e:	f040 80b9 	bne.w	800b2b4 <_dtoa_r+0x6fc>
 800b142:	9b02      	ldr	r3, [sp, #8]
 800b144:	429d      	cmp	r5, r3
 800b146:	f43f af75 	beq.w	800b034 <_dtoa_r+0x47c>
 800b14a:	4b2f      	ldr	r3, [pc, #188]	; (800b208 <_dtoa_r+0x650>)
 800b14c:	ec51 0b18 	vmov	r0, r1, d8
 800b150:	2200      	movs	r2, #0
 800b152:	f7f5 fa59 	bl	8000608 <__aeabi_dmul>
 800b156:	4b2c      	ldr	r3, [pc, #176]	; (800b208 <_dtoa_r+0x650>)
 800b158:	ec41 0b18 	vmov	d8, r0, r1
 800b15c:	2200      	movs	r2, #0
 800b15e:	4630      	mov	r0, r6
 800b160:	4639      	mov	r1, r7
 800b162:	f7f5 fa51 	bl	8000608 <__aeabi_dmul>
 800b166:	4606      	mov	r6, r0
 800b168:	460f      	mov	r7, r1
 800b16a:	e7c4      	b.n	800b0f6 <_dtoa_r+0x53e>
 800b16c:	ec51 0b17 	vmov	r0, r1, d7
 800b170:	f7f5 fa4a 	bl	8000608 <__aeabi_dmul>
 800b174:	9b02      	ldr	r3, [sp, #8]
 800b176:	9d00      	ldr	r5, [sp, #0]
 800b178:	930c      	str	r3, [sp, #48]	; 0x30
 800b17a:	ec41 0b18 	vmov	d8, r0, r1
 800b17e:	4639      	mov	r1, r7
 800b180:	4630      	mov	r0, r6
 800b182:	f7f5 fcf1 	bl	8000b68 <__aeabi_d2iz>
 800b186:	9011      	str	r0, [sp, #68]	; 0x44
 800b188:	f7f5 f9d4 	bl	8000534 <__aeabi_i2d>
 800b18c:	4602      	mov	r2, r0
 800b18e:	460b      	mov	r3, r1
 800b190:	4630      	mov	r0, r6
 800b192:	4639      	mov	r1, r7
 800b194:	f7f5 f880 	bl	8000298 <__aeabi_dsub>
 800b198:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b19a:	3330      	adds	r3, #48	; 0x30
 800b19c:	f805 3b01 	strb.w	r3, [r5], #1
 800b1a0:	9b02      	ldr	r3, [sp, #8]
 800b1a2:	429d      	cmp	r5, r3
 800b1a4:	4606      	mov	r6, r0
 800b1a6:	460f      	mov	r7, r1
 800b1a8:	f04f 0200 	mov.w	r2, #0
 800b1ac:	d134      	bne.n	800b218 <_dtoa_r+0x660>
 800b1ae:	4b19      	ldr	r3, [pc, #100]	; (800b214 <_dtoa_r+0x65c>)
 800b1b0:	ec51 0b18 	vmov	r0, r1, d8
 800b1b4:	f7f5 f872 	bl	800029c <__adddf3>
 800b1b8:	4602      	mov	r2, r0
 800b1ba:	460b      	mov	r3, r1
 800b1bc:	4630      	mov	r0, r6
 800b1be:	4639      	mov	r1, r7
 800b1c0:	f7f5 fcb2 	bl	8000b28 <__aeabi_dcmpgt>
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	d175      	bne.n	800b2b4 <_dtoa_r+0x6fc>
 800b1c8:	ec53 2b18 	vmov	r2, r3, d8
 800b1cc:	4911      	ldr	r1, [pc, #68]	; (800b214 <_dtoa_r+0x65c>)
 800b1ce:	2000      	movs	r0, #0
 800b1d0:	f7f5 f862 	bl	8000298 <__aeabi_dsub>
 800b1d4:	4602      	mov	r2, r0
 800b1d6:	460b      	mov	r3, r1
 800b1d8:	4630      	mov	r0, r6
 800b1da:	4639      	mov	r1, r7
 800b1dc:	f7f5 fc86 	bl	8000aec <__aeabi_dcmplt>
 800b1e0:	2800      	cmp	r0, #0
 800b1e2:	f43f af27 	beq.w	800b034 <_dtoa_r+0x47c>
 800b1e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b1e8:	1e6b      	subs	r3, r5, #1
 800b1ea:	930c      	str	r3, [sp, #48]	; 0x30
 800b1ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b1f0:	2b30      	cmp	r3, #48	; 0x30
 800b1f2:	d0f8      	beq.n	800b1e6 <_dtoa_r+0x62e>
 800b1f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b1f8:	e04a      	b.n	800b290 <_dtoa_r+0x6d8>
 800b1fa:	bf00      	nop
 800b1fc:	0800d7d0 	.word	0x0800d7d0
 800b200:	0800d7a8 	.word	0x0800d7a8
 800b204:	3ff00000 	.word	0x3ff00000
 800b208:	40240000 	.word	0x40240000
 800b20c:	401c0000 	.word	0x401c0000
 800b210:	40140000 	.word	0x40140000
 800b214:	3fe00000 	.word	0x3fe00000
 800b218:	4baf      	ldr	r3, [pc, #700]	; (800b4d8 <_dtoa_r+0x920>)
 800b21a:	f7f5 f9f5 	bl	8000608 <__aeabi_dmul>
 800b21e:	4606      	mov	r6, r0
 800b220:	460f      	mov	r7, r1
 800b222:	e7ac      	b.n	800b17e <_dtoa_r+0x5c6>
 800b224:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b228:	9d00      	ldr	r5, [sp, #0]
 800b22a:	4642      	mov	r2, r8
 800b22c:	464b      	mov	r3, r9
 800b22e:	4630      	mov	r0, r6
 800b230:	4639      	mov	r1, r7
 800b232:	f7f5 fb13 	bl	800085c <__aeabi_ddiv>
 800b236:	f7f5 fc97 	bl	8000b68 <__aeabi_d2iz>
 800b23a:	9002      	str	r0, [sp, #8]
 800b23c:	f7f5 f97a 	bl	8000534 <__aeabi_i2d>
 800b240:	4642      	mov	r2, r8
 800b242:	464b      	mov	r3, r9
 800b244:	f7f5 f9e0 	bl	8000608 <__aeabi_dmul>
 800b248:	4602      	mov	r2, r0
 800b24a:	460b      	mov	r3, r1
 800b24c:	4630      	mov	r0, r6
 800b24e:	4639      	mov	r1, r7
 800b250:	f7f5 f822 	bl	8000298 <__aeabi_dsub>
 800b254:	9e02      	ldr	r6, [sp, #8]
 800b256:	9f01      	ldr	r7, [sp, #4]
 800b258:	3630      	adds	r6, #48	; 0x30
 800b25a:	f805 6b01 	strb.w	r6, [r5], #1
 800b25e:	9e00      	ldr	r6, [sp, #0]
 800b260:	1bae      	subs	r6, r5, r6
 800b262:	42b7      	cmp	r7, r6
 800b264:	4602      	mov	r2, r0
 800b266:	460b      	mov	r3, r1
 800b268:	d137      	bne.n	800b2da <_dtoa_r+0x722>
 800b26a:	f7f5 f817 	bl	800029c <__adddf3>
 800b26e:	4642      	mov	r2, r8
 800b270:	464b      	mov	r3, r9
 800b272:	4606      	mov	r6, r0
 800b274:	460f      	mov	r7, r1
 800b276:	f7f5 fc57 	bl	8000b28 <__aeabi_dcmpgt>
 800b27a:	b9c8      	cbnz	r0, 800b2b0 <_dtoa_r+0x6f8>
 800b27c:	4642      	mov	r2, r8
 800b27e:	464b      	mov	r3, r9
 800b280:	4630      	mov	r0, r6
 800b282:	4639      	mov	r1, r7
 800b284:	f7f5 fc28 	bl	8000ad8 <__aeabi_dcmpeq>
 800b288:	b110      	cbz	r0, 800b290 <_dtoa_r+0x6d8>
 800b28a:	9b02      	ldr	r3, [sp, #8]
 800b28c:	07d9      	lsls	r1, r3, #31
 800b28e:	d40f      	bmi.n	800b2b0 <_dtoa_r+0x6f8>
 800b290:	4620      	mov	r0, r4
 800b292:	4659      	mov	r1, fp
 800b294:	f000 fac8 	bl	800b828 <_Bfree>
 800b298:	2300      	movs	r3, #0
 800b29a:	702b      	strb	r3, [r5, #0]
 800b29c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b29e:	f10a 0001 	add.w	r0, sl, #1
 800b2a2:	6018      	str	r0, [r3, #0]
 800b2a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	f43f acd8 	beq.w	800ac5c <_dtoa_r+0xa4>
 800b2ac:	601d      	str	r5, [r3, #0]
 800b2ae:	e4d5      	b.n	800ac5c <_dtoa_r+0xa4>
 800b2b0:	f8cd a01c 	str.w	sl, [sp, #28]
 800b2b4:	462b      	mov	r3, r5
 800b2b6:	461d      	mov	r5, r3
 800b2b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b2bc:	2a39      	cmp	r2, #57	; 0x39
 800b2be:	d108      	bne.n	800b2d2 <_dtoa_r+0x71a>
 800b2c0:	9a00      	ldr	r2, [sp, #0]
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	d1f7      	bne.n	800b2b6 <_dtoa_r+0x6fe>
 800b2c6:	9a07      	ldr	r2, [sp, #28]
 800b2c8:	9900      	ldr	r1, [sp, #0]
 800b2ca:	3201      	adds	r2, #1
 800b2cc:	9207      	str	r2, [sp, #28]
 800b2ce:	2230      	movs	r2, #48	; 0x30
 800b2d0:	700a      	strb	r2, [r1, #0]
 800b2d2:	781a      	ldrb	r2, [r3, #0]
 800b2d4:	3201      	adds	r2, #1
 800b2d6:	701a      	strb	r2, [r3, #0]
 800b2d8:	e78c      	b.n	800b1f4 <_dtoa_r+0x63c>
 800b2da:	4b7f      	ldr	r3, [pc, #508]	; (800b4d8 <_dtoa_r+0x920>)
 800b2dc:	2200      	movs	r2, #0
 800b2de:	f7f5 f993 	bl	8000608 <__aeabi_dmul>
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	4606      	mov	r6, r0
 800b2e8:	460f      	mov	r7, r1
 800b2ea:	f7f5 fbf5 	bl	8000ad8 <__aeabi_dcmpeq>
 800b2ee:	2800      	cmp	r0, #0
 800b2f0:	d09b      	beq.n	800b22a <_dtoa_r+0x672>
 800b2f2:	e7cd      	b.n	800b290 <_dtoa_r+0x6d8>
 800b2f4:	9a08      	ldr	r2, [sp, #32]
 800b2f6:	2a00      	cmp	r2, #0
 800b2f8:	f000 80c4 	beq.w	800b484 <_dtoa_r+0x8cc>
 800b2fc:	9a05      	ldr	r2, [sp, #20]
 800b2fe:	2a01      	cmp	r2, #1
 800b300:	f300 80a8 	bgt.w	800b454 <_dtoa_r+0x89c>
 800b304:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b306:	2a00      	cmp	r2, #0
 800b308:	f000 80a0 	beq.w	800b44c <_dtoa_r+0x894>
 800b30c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b310:	9e06      	ldr	r6, [sp, #24]
 800b312:	4645      	mov	r5, r8
 800b314:	9a04      	ldr	r2, [sp, #16]
 800b316:	2101      	movs	r1, #1
 800b318:	441a      	add	r2, r3
 800b31a:	4620      	mov	r0, r4
 800b31c:	4498      	add	r8, r3
 800b31e:	9204      	str	r2, [sp, #16]
 800b320:	f000 fb3e 	bl	800b9a0 <__i2b>
 800b324:	4607      	mov	r7, r0
 800b326:	2d00      	cmp	r5, #0
 800b328:	dd0b      	ble.n	800b342 <_dtoa_r+0x78a>
 800b32a:	9b04      	ldr	r3, [sp, #16]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	dd08      	ble.n	800b342 <_dtoa_r+0x78a>
 800b330:	42ab      	cmp	r3, r5
 800b332:	9a04      	ldr	r2, [sp, #16]
 800b334:	bfa8      	it	ge
 800b336:	462b      	movge	r3, r5
 800b338:	eba8 0803 	sub.w	r8, r8, r3
 800b33c:	1aed      	subs	r5, r5, r3
 800b33e:	1ad3      	subs	r3, r2, r3
 800b340:	9304      	str	r3, [sp, #16]
 800b342:	9b06      	ldr	r3, [sp, #24]
 800b344:	b1fb      	cbz	r3, 800b386 <_dtoa_r+0x7ce>
 800b346:	9b08      	ldr	r3, [sp, #32]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	f000 809f 	beq.w	800b48c <_dtoa_r+0x8d4>
 800b34e:	2e00      	cmp	r6, #0
 800b350:	dd11      	ble.n	800b376 <_dtoa_r+0x7be>
 800b352:	4639      	mov	r1, r7
 800b354:	4632      	mov	r2, r6
 800b356:	4620      	mov	r0, r4
 800b358:	f000 fbde 	bl	800bb18 <__pow5mult>
 800b35c:	465a      	mov	r2, fp
 800b35e:	4601      	mov	r1, r0
 800b360:	4607      	mov	r7, r0
 800b362:	4620      	mov	r0, r4
 800b364:	f000 fb32 	bl	800b9cc <__multiply>
 800b368:	4659      	mov	r1, fp
 800b36a:	9007      	str	r0, [sp, #28]
 800b36c:	4620      	mov	r0, r4
 800b36e:	f000 fa5b 	bl	800b828 <_Bfree>
 800b372:	9b07      	ldr	r3, [sp, #28]
 800b374:	469b      	mov	fp, r3
 800b376:	9b06      	ldr	r3, [sp, #24]
 800b378:	1b9a      	subs	r2, r3, r6
 800b37a:	d004      	beq.n	800b386 <_dtoa_r+0x7ce>
 800b37c:	4659      	mov	r1, fp
 800b37e:	4620      	mov	r0, r4
 800b380:	f000 fbca 	bl	800bb18 <__pow5mult>
 800b384:	4683      	mov	fp, r0
 800b386:	2101      	movs	r1, #1
 800b388:	4620      	mov	r0, r4
 800b38a:	f000 fb09 	bl	800b9a0 <__i2b>
 800b38e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b390:	2b00      	cmp	r3, #0
 800b392:	4606      	mov	r6, r0
 800b394:	dd7c      	ble.n	800b490 <_dtoa_r+0x8d8>
 800b396:	461a      	mov	r2, r3
 800b398:	4601      	mov	r1, r0
 800b39a:	4620      	mov	r0, r4
 800b39c:	f000 fbbc 	bl	800bb18 <__pow5mult>
 800b3a0:	9b05      	ldr	r3, [sp, #20]
 800b3a2:	2b01      	cmp	r3, #1
 800b3a4:	4606      	mov	r6, r0
 800b3a6:	dd76      	ble.n	800b496 <_dtoa_r+0x8de>
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	9306      	str	r3, [sp, #24]
 800b3ac:	6933      	ldr	r3, [r6, #16]
 800b3ae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b3b2:	6918      	ldr	r0, [r3, #16]
 800b3b4:	f000 faa4 	bl	800b900 <__hi0bits>
 800b3b8:	f1c0 0020 	rsb	r0, r0, #32
 800b3bc:	9b04      	ldr	r3, [sp, #16]
 800b3be:	4418      	add	r0, r3
 800b3c0:	f010 001f 	ands.w	r0, r0, #31
 800b3c4:	f000 8086 	beq.w	800b4d4 <_dtoa_r+0x91c>
 800b3c8:	f1c0 0320 	rsb	r3, r0, #32
 800b3cc:	2b04      	cmp	r3, #4
 800b3ce:	dd7f      	ble.n	800b4d0 <_dtoa_r+0x918>
 800b3d0:	f1c0 001c 	rsb	r0, r0, #28
 800b3d4:	9b04      	ldr	r3, [sp, #16]
 800b3d6:	4403      	add	r3, r0
 800b3d8:	4480      	add	r8, r0
 800b3da:	4405      	add	r5, r0
 800b3dc:	9304      	str	r3, [sp, #16]
 800b3de:	f1b8 0f00 	cmp.w	r8, #0
 800b3e2:	dd05      	ble.n	800b3f0 <_dtoa_r+0x838>
 800b3e4:	4659      	mov	r1, fp
 800b3e6:	4642      	mov	r2, r8
 800b3e8:	4620      	mov	r0, r4
 800b3ea:	f000 fbef 	bl	800bbcc <__lshift>
 800b3ee:	4683      	mov	fp, r0
 800b3f0:	9b04      	ldr	r3, [sp, #16]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	dd05      	ble.n	800b402 <_dtoa_r+0x84a>
 800b3f6:	4631      	mov	r1, r6
 800b3f8:	461a      	mov	r2, r3
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	f000 fbe6 	bl	800bbcc <__lshift>
 800b400:	4606      	mov	r6, r0
 800b402:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b404:	2b00      	cmp	r3, #0
 800b406:	d069      	beq.n	800b4dc <_dtoa_r+0x924>
 800b408:	4631      	mov	r1, r6
 800b40a:	4658      	mov	r0, fp
 800b40c:	f000 fc4a 	bl	800bca4 <__mcmp>
 800b410:	2800      	cmp	r0, #0
 800b412:	da63      	bge.n	800b4dc <_dtoa_r+0x924>
 800b414:	2300      	movs	r3, #0
 800b416:	4659      	mov	r1, fp
 800b418:	220a      	movs	r2, #10
 800b41a:	4620      	mov	r0, r4
 800b41c:	f000 fa26 	bl	800b86c <__multadd>
 800b420:	9b08      	ldr	r3, [sp, #32]
 800b422:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b426:	4683      	mov	fp, r0
 800b428:	2b00      	cmp	r3, #0
 800b42a:	f000 818f 	beq.w	800b74c <_dtoa_r+0xb94>
 800b42e:	4639      	mov	r1, r7
 800b430:	2300      	movs	r3, #0
 800b432:	220a      	movs	r2, #10
 800b434:	4620      	mov	r0, r4
 800b436:	f000 fa19 	bl	800b86c <__multadd>
 800b43a:	f1b9 0f00 	cmp.w	r9, #0
 800b43e:	4607      	mov	r7, r0
 800b440:	f300 808e 	bgt.w	800b560 <_dtoa_r+0x9a8>
 800b444:	9b05      	ldr	r3, [sp, #20]
 800b446:	2b02      	cmp	r3, #2
 800b448:	dc50      	bgt.n	800b4ec <_dtoa_r+0x934>
 800b44a:	e089      	b.n	800b560 <_dtoa_r+0x9a8>
 800b44c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b44e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b452:	e75d      	b.n	800b310 <_dtoa_r+0x758>
 800b454:	9b01      	ldr	r3, [sp, #4]
 800b456:	1e5e      	subs	r6, r3, #1
 800b458:	9b06      	ldr	r3, [sp, #24]
 800b45a:	42b3      	cmp	r3, r6
 800b45c:	bfbf      	itttt	lt
 800b45e:	9b06      	ldrlt	r3, [sp, #24]
 800b460:	9606      	strlt	r6, [sp, #24]
 800b462:	1af2      	sublt	r2, r6, r3
 800b464:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800b466:	bfb6      	itet	lt
 800b468:	189b      	addlt	r3, r3, r2
 800b46a:	1b9e      	subge	r6, r3, r6
 800b46c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800b46e:	9b01      	ldr	r3, [sp, #4]
 800b470:	bfb8      	it	lt
 800b472:	2600      	movlt	r6, #0
 800b474:	2b00      	cmp	r3, #0
 800b476:	bfb5      	itete	lt
 800b478:	eba8 0503 	sublt.w	r5, r8, r3
 800b47c:	9b01      	ldrge	r3, [sp, #4]
 800b47e:	2300      	movlt	r3, #0
 800b480:	4645      	movge	r5, r8
 800b482:	e747      	b.n	800b314 <_dtoa_r+0x75c>
 800b484:	9e06      	ldr	r6, [sp, #24]
 800b486:	9f08      	ldr	r7, [sp, #32]
 800b488:	4645      	mov	r5, r8
 800b48a:	e74c      	b.n	800b326 <_dtoa_r+0x76e>
 800b48c:	9a06      	ldr	r2, [sp, #24]
 800b48e:	e775      	b.n	800b37c <_dtoa_r+0x7c4>
 800b490:	9b05      	ldr	r3, [sp, #20]
 800b492:	2b01      	cmp	r3, #1
 800b494:	dc18      	bgt.n	800b4c8 <_dtoa_r+0x910>
 800b496:	9b02      	ldr	r3, [sp, #8]
 800b498:	b9b3      	cbnz	r3, 800b4c8 <_dtoa_r+0x910>
 800b49a:	9b03      	ldr	r3, [sp, #12]
 800b49c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b4a0:	b9a3      	cbnz	r3, 800b4cc <_dtoa_r+0x914>
 800b4a2:	9b03      	ldr	r3, [sp, #12]
 800b4a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b4a8:	0d1b      	lsrs	r3, r3, #20
 800b4aa:	051b      	lsls	r3, r3, #20
 800b4ac:	b12b      	cbz	r3, 800b4ba <_dtoa_r+0x902>
 800b4ae:	9b04      	ldr	r3, [sp, #16]
 800b4b0:	3301      	adds	r3, #1
 800b4b2:	9304      	str	r3, [sp, #16]
 800b4b4:	f108 0801 	add.w	r8, r8, #1
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	9306      	str	r3, [sp, #24]
 800b4bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	f47f af74 	bne.w	800b3ac <_dtoa_r+0x7f4>
 800b4c4:	2001      	movs	r0, #1
 800b4c6:	e779      	b.n	800b3bc <_dtoa_r+0x804>
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	e7f6      	b.n	800b4ba <_dtoa_r+0x902>
 800b4cc:	9b02      	ldr	r3, [sp, #8]
 800b4ce:	e7f4      	b.n	800b4ba <_dtoa_r+0x902>
 800b4d0:	d085      	beq.n	800b3de <_dtoa_r+0x826>
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	301c      	adds	r0, #28
 800b4d6:	e77d      	b.n	800b3d4 <_dtoa_r+0x81c>
 800b4d8:	40240000 	.word	0x40240000
 800b4dc:	9b01      	ldr	r3, [sp, #4]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	dc38      	bgt.n	800b554 <_dtoa_r+0x99c>
 800b4e2:	9b05      	ldr	r3, [sp, #20]
 800b4e4:	2b02      	cmp	r3, #2
 800b4e6:	dd35      	ble.n	800b554 <_dtoa_r+0x99c>
 800b4e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b4ec:	f1b9 0f00 	cmp.w	r9, #0
 800b4f0:	d10d      	bne.n	800b50e <_dtoa_r+0x956>
 800b4f2:	4631      	mov	r1, r6
 800b4f4:	464b      	mov	r3, r9
 800b4f6:	2205      	movs	r2, #5
 800b4f8:	4620      	mov	r0, r4
 800b4fa:	f000 f9b7 	bl	800b86c <__multadd>
 800b4fe:	4601      	mov	r1, r0
 800b500:	4606      	mov	r6, r0
 800b502:	4658      	mov	r0, fp
 800b504:	f000 fbce 	bl	800bca4 <__mcmp>
 800b508:	2800      	cmp	r0, #0
 800b50a:	f73f adbd 	bgt.w	800b088 <_dtoa_r+0x4d0>
 800b50e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b510:	9d00      	ldr	r5, [sp, #0]
 800b512:	ea6f 0a03 	mvn.w	sl, r3
 800b516:	f04f 0800 	mov.w	r8, #0
 800b51a:	4631      	mov	r1, r6
 800b51c:	4620      	mov	r0, r4
 800b51e:	f000 f983 	bl	800b828 <_Bfree>
 800b522:	2f00      	cmp	r7, #0
 800b524:	f43f aeb4 	beq.w	800b290 <_dtoa_r+0x6d8>
 800b528:	f1b8 0f00 	cmp.w	r8, #0
 800b52c:	d005      	beq.n	800b53a <_dtoa_r+0x982>
 800b52e:	45b8      	cmp	r8, r7
 800b530:	d003      	beq.n	800b53a <_dtoa_r+0x982>
 800b532:	4641      	mov	r1, r8
 800b534:	4620      	mov	r0, r4
 800b536:	f000 f977 	bl	800b828 <_Bfree>
 800b53a:	4639      	mov	r1, r7
 800b53c:	4620      	mov	r0, r4
 800b53e:	f000 f973 	bl	800b828 <_Bfree>
 800b542:	e6a5      	b.n	800b290 <_dtoa_r+0x6d8>
 800b544:	2600      	movs	r6, #0
 800b546:	4637      	mov	r7, r6
 800b548:	e7e1      	b.n	800b50e <_dtoa_r+0x956>
 800b54a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b54c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b550:	4637      	mov	r7, r6
 800b552:	e599      	b.n	800b088 <_dtoa_r+0x4d0>
 800b554:	9b08      	ldr	r3, [sp, #32]
 800b556:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	f000 80fd 	beq.w	800b75a <_dtoa_r+0xba2>
 800b560:	2d00      	cmp	r5, #0
 800b562:	dd05      	ble.n	800b570 <_dtoa_r+0x9b8>
 800b564:	4639      	mov	r1, r7
 800b566:	462a      	mov	r2, r5
 800b568:	4620      	mov	r0, r4
 800b56a:	f000 fb2f 	bl	800bbcc <__lshift>
 800b56e:	4607      	mov	r7, r0
 800b570:	9b06      	ldr	r3, [sp, #24]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d05c      	beq.n	800b630 <_dtoa_r+0xa78>
 800b576:	6879      	ldr	r1, [r7, #4]
 800b578:	4620      	mov	r0, r4
 800b57a:	f000 f915 	bl	800b7a8 <_Balloc>
 800b57e:	4605      	mov	r5, r0
 800b580:	b928      	cbnz	r0, 800b58e <_dtoa_r+0x9d6>
 800b582:	4b80      	ldr	r3, [pc, #512]	; (800b784 <_dtoa_r+0xbcc>)
 800b584:	4602      	mov	r2, r0
 800b586:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b58a:	f7ff bb2e 	b.w	800abea <_dtoa_r+0x32>
 800b58e:	693a      	ldr	r2, [r7, #16]
 800b590:	3202      	adds	r2, #2
 800b592:	0092      	lsls	r2, r2, #2
 800b594:	f107 010c 	add.w	r1, r7, #12
 800b598:	300c      	adds	r0, #12
 800b59a:	f7fe fdbd 	bl	800a118 <memcpy>
 800b59e:	2201      	movs	r2, #1
 800b5a0:	4629      	mov	r1, r5
 800b5a2:	4620      	mov	r0, r4
 800b5a4:	f000 fb12 	bl	800bbcc <__lshift>
 800b5a8:	9b00      	ldr	r3, [sp, #0]
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	9301      	str	r3, [sp, #4]
 800b5ae:	9b00      	ldr	r3, [sp, #0]
 800b5b0:	444b      	add	r3, r9
 800b5b2:	9307      	str	r3, [sp, #28]
 800b5b4:	9b02      	ldr	r3, [sp, #8]
 800b5b6:	f003 0301 	and.w	r3, r3, #1
 800b5ba:	46b8      	mov	r8, r7
 800b5bc:	9306      	str	r3, [sp, #24]
 800b5be:	4607      	mov	r7, r0
 800b5c0:	9b01      	ldr	r3, [sp, #4]
 800b5c2:	4631      	mov	r1, r6
 800b5c4:	3b01      	subs	r3, #1
 800b5c6:	4658      	mov	r0, fp
 800b5c8:	9302      	str	r3, [sp, #8]
 800b5ca:	f7ff fa67 	bl	800aa9c <quorem>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	3330      	adds	r3, #48	; 0x30
 800b5d2:	9004      	str	r0, [sp, #16]
 800b5d4:	4641      	mov	r1, r8
 800b5d6:	4658      	mov	r0, fp
 800b5d8:	9308      	str	r3, [sp, #32]
 800b5da:	f000 fb63 	bl	800bca4 <__mcmp>
 800b5de:	463a      	mov	r2, r7
 800b5e0:	4681      	mov	r9, r0
 800b5e2:	4631      	mov	r1, r6
 800b5e4:	4620      	mov	r0, r4
 800b5e6:	f000 fb79 	bl	800bcdc <__mdiff>
 800b5ea:	68c2      	ldr	r2, [r0, #12]
 800b5ec:	9b08      	ldr	r3, [sp, #32]
 800b5ee:	4605      	mov	r5, r0
 800b5f0:	bb02      	cbnz	r2, 800b634 <_dtoa_r+0xa7c>
 800b5f2:	4601      	mov	r1, r0
 800b5f4:	4658      	mov	r0, fp
 800b5f6:	f000 fb55 	bl	800bca4 <__mcmp>
 800b5fa:	9b08      	ldr	r3, [sp, #32]
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	4629      	mov	r1, r5
 800b600:	4620      	mov	r0, r4
 800b602:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800b606:	f000 f90f 	bl	800b828 <_Bfree>
 800b60a:	9b05      	ldr	r3, [sp, #20]
 800b60c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b60e:	9d01      	ldr	r5, [sp, #4]
 800b610:	ea43 0102 	orr.w	r1, r3, r2
 800b614:	9b06      	ldr	r3, [sp, #24]
 800b616:	430b      	orrs	r3, r1
 800b618:	9b08      	ldr	r3, [sp, #32]
 800b61a:	d10d      	bne.n	800b638 <_dtoa_r+0xa80>
 800b61c:	2b39      	cmp	r3, #57	; 0x39
 800b61e:	d029      	beq.n	800b674 <_dtoa_r+0xabc>
 800b620:	f1b9 0f00 	cmp.w	r9, #0
 800b624:	dd01      	ble.n	800b62a <_dtoa_r+0xa72>
 800b626:	9b04      	ldr	r3, [sp, #16]
 800b628:	3331      	adds	r3, #49	; 0x31
 800b62a:	9a02      	ldr	r2, [sp, #8]
 800b62c:	7013      	strb	r3, [r2, #0]
 800b62e:	e774      	b.n	800b51a <_dtoa_r+0x962>
 800b630:	4638      	mov	r0, r7
 800b632:	e7b9      	b.n	800b5a8 <_dtoa_r+0x9f0>
 800b634:	2201      	movs	r2, #1
 800b636:	e7e2      	b.n	800b5fe <_dtoa_r+0xa46>
 800b638:	f1b9 0f00 	cmp.w	r9, #0
 800b63c:	db06      	blt.n	800b64c <_dtoa_r+0xa94>
 800b63e:	9905      	ldr	r1, [sp, #20]
 800b640:	ea41 0909 	orr.w	r9, r1, r9
 800b644:	9906      	ldr	r1, [sp, #24]
 800b646:	ea59 0101 	orrs.w	r1, r9, r1
 800b64a:	d120      	bne.n	800b68e <_dtoa_r+0xad6>
 800b64c:	2a00      	cmp	r2, #0
 800b64e:	ddec      	ble.n	800b62a <_dtoa_r+0xa72>
 800b650:	4659      	mov	r1, fp
 800b652:	2201      	movs	r2, #1
 800b654:	4620      	mov	r0, r4
 800b656:	9301      	str	r3, [sp, #4]
 800b658:	f000 fab8 	bl	800bbcc <__lshift>
 800b65c:	4631      	mov	r1, r6
 800b65e:	4683      	mov	fp, r0
 800b660:	f000 fb20 	bl	800bca4 <__mcmp>
 800b664:	2800      	cmp	r0, #0
 800b666:	9b01      	ldr	r3, [sp, #4]
 800b668:	dc02      	bgt.n	800b670 <_dtoa_r+0xab8>
 800b66a:	d1de      	bne.n	800b62a <_dtoa_r+0xa72>
 800b66c:	07da      	lsls	r2, r3, #31
 800b66e:	d5dc      	bpl.n	800b62a <_dtoa_r+0xa72>
 800b670:	2b39      	cmp	r3, #57	; 0x39
 800b672:	d1d8      	bne.n	800b626 <_dtoa_r+0xa6e>
 800b674:	9a02      	ldr	r2, [sp, #8]
 800b676:	2339      	movs	r3, #57	; 0x39
 800b678:	7013      	strb	r3, [r2, #0]
 800b67a:	462b      	mov	r3, r5
 800b67c:	461d      	mov	r5, r3
 800b67e:	3b01      	subs	r3, #1
 800b680:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b684:	2a39      	cmp	r2, #57	; 0x39
 800b686:	d050      	beq.n	800b72a <_dtoa_r+0xb72>
 800b688:	3201      	adds	r2, #1
 800b68a:	701a      	strb	r2, [r3, #0]
 800b68c:	e745      	b.n	800b51a <_dtoa_r+0x962>
 800b68e:	2a00      	cmp	r2, #0
 800b690:	dd03      	ble.n	800b69a <_dtoa_r+0xae2>
 800b692:	2b39      	cmp	r3, #57	; 0x39
 800b694:	d0ee      	beq.n	800b674 <_dtoa_r+0xabc>
 800b696:	3301      	adds	r3, #1
 800b698:	e7c7      	b.n	800b62a <_dtoa_r+0xa72>
 800b69a:	9a01      	ldr	r2, [sp, #4]
 800b69c:	9907      	ldr	r1, [sp, #28]
 800b69e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b6a2:	428a      	cmp	r2, r1
 800b6a4:	d02a      	beq.n	800b6fc <_dtoa_r+0xb44>
 800b6a6:	4659      	mov	r1, fp
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	220a      	movs	r2, #10
 800b6ac:	4620      	mov	r0, r4
 800b6ae:	f000 f8dd 	bl	800b86c <__multadd>
 800b6b2:	45b8      	cmp	r8, r7
 800b6b4:	4683      	mov	fp, r0
 800b6b6:	f04f 0300 	mov.w	r3, #0
 800b6ba:	f04f 020a 	mov.w	r2, #10
 800b6be:	4641      	mov	r1, r8
 800b6c0:	4620      	mov	r0, r4
 800b6c2:	d107      	bne.n	800b6d4 <_dtoa_r+0xb1c>
 800b6c4:	f000 f8d2 	bl	800b86c <__multadd>
 800b6c8:	4680      	mov	r8, r0
 800b6ca:	4607      	mov	r7, r0
 800b6cc:	9b01      	ldr	r3, [sp, #4]
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	9301      	str	r3, [sp, #4]
 800b6d2:	e775      	b.n	800b5c0 <_dtoa_r+0xa08>
 800b6d4:	f000 f8ca 	bl	800b86c <__multadd>
 800b6d8:	4639      	mov	r1, r7
 800b6da:	4680      	mov	r8, r0
 800b6dc:	2300      	movs	r3, #0
 800b6de:	220a      	movs	r2, #10
 800b6e0:	4620      	mov	r0, r4
 800b6e2:	f000 f8c3 	bl	800b86c <__multadd>
 800b6e6:	4607      	mov	r7, r0
 800b6e8:	e7f0      	b.n	800b6cc <_dtoa_r+0xb14>
 800b6ea:	f1b9 0f00 	cmp.w	r9, #0
 800b6ee:	9a00      	ldr	r2, [sp, #0]
 800b6f0:	bfcc      	ite	gt
 800b6f2:	464d      	movgt	r5, r9
 800b6f4:	2501      	movle	r5, #1
 800b6f6:	4415      	add	r5, r2
 800b6f8:	f04f 0800 	mov.w	r8, #0
 800b6fc:	4659      	mov	r1, fp
 800b6fe:	2201      	movs	r2, #1
 800b700:	4620      	mov	r0, r4
 800b702:	9301      	str	r3, [sp, #4]
 800b704:	f000 fa62 	bl	800bbcc <__lshift>
 800b708:	4631      	mov	r1, r6
 800b70a:	4683      	mov	fp, r0
 800b70c:	f000 faca 	bl	800bca4 <__mcmp>
 800b710:	2800      	cmp	r0, #0
 800b712:	dcb2      	bgt.n	800b67a <_dtoa_r+0xac2>
 800b714:	d102      	bne.n	800b71c <_dtoa_r+0xb64>
 800b716:	9b01      	ldr	r3, [sp, #4]
 800b718:	07db      	lsls	r3, r3, #31
 800b71a:	d4ae      	bmi.n	800b67a <_dtoa_r+0xac2>
 800b71c:	462b      	mov	r3, r5
 800b71e:	461d      	mov	r5, r3
 800b720:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b724:	2a30      	cmp	r2, #48	; 0x30
 800b726:	d0fa      	beq.n	800b71e <_dtoa_r+0xb66>
 800b728:	e6f7      	b.n	800b51a <_dtoa_r+0x962>
 800b72a:	9a00      	ldr	r2, [sp, #0]
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d1a5      	bne.n	800b67c <_dtoa_r+0xac4>
 800b730:	f10a 0a01 	add.w	sl, sl, #1
 800b734:	2331      	movs	r3, #49	; 0x31
 800b736:	e779      	b.n	800b62c <_dtoa_r+0xa74>
 800b738:	4b13      	ldr	r3, [pc, #76]	; (800b788 <_dtoa_r+0xbd0>)
 800b73a:	f7ff baaf 	b.w	800ac9c <_dtoa_r+0xe4>
 800b73e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b740:	2b00      	cmp	r3, #0
 800b742:	f47f aa86 	bne.w	800ac52 <_dtoa_r+0x9a>
 800b746:	4b11      	ldr	r3, [pc, #68]	; (800b78c <_dtoa_r+0xbd4>)
 800b748:	f7ff baa8 	b.w	800ac9c <_dtoa_r+0xe4>
 800b74c:	f1b9 0f00 	cmp.w	r9, #0
 800b750:	dc03      	bgt.n	800b75a <_dtoa_r+0xba2>
 800b752:	9b05      	ldr	r3, [sp, #20]
 800b754:	2b02      	cmp	r3, #2
 800b756:	f73f aec9 	bgt.w	800b4ec <_dtoa_r+0x934>
 800b75a:	9d00      	ldr	r5, [sp, #0]
 800b75c:	4631      	mov	r1, r6
 800b75e:	4658      	mov	r0, fp
 800b760:	f7ff f99c 	bl	800aa9c <quorem>
 800b764:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b768:	f805 3b01 	strb.w	r3, [r5], #1
 800b76c:	9a00      	ldr	r2, [sp, #0]
 800b76e:	1aaa      	subs	r2, r5, r2
 800b770:	4591      	cmp	r9, r2
 800b772:	ddba      	ble.n	800b6ea <_dtoa_r+0xb32>
 800b774:	4659      	mov	r1, fp
 800b776:	2300      	movs	r3, #0
 800b778:	220a      	movs	r2, #10
 800b77a:	4620      	mov	r0, r4
 800b77c:	f000 f876 	bl	800b86c <__multadd>
 800b780:	4683      	mov	fp, r0
 800b782:	e7eb      	b.n	800b75c <_dtoa_r+0xba4>
 800b784:	0800d737 	.word	0x0800d737
 800b788:	0800d690 	.word	0x0800d690
 800b78c:	0800d6b4 	.word	0x0800d6b4

0800b790 <_localeconv_r>:
 800b790:	4800      	ldr	r0, [pc, #0]	; (800b794 <_localeconv_r+0x4>)
 800b792:	4770      	bx	lr
 800b794:	20000178 	.word	0x20000178

0800b798 <malloc>:
 800b798:	4b02      	ldr	r3, [pc, #8]	; (800b7a4 <malloc+0xc>)
 800b79a:	4601      	mov	r1, r0
 800b79c:	6818      	ldr	r0, [r3, #0]
 800b79e:	f000 bbe1 	b.w	800bf64 <_malloc_r>
 800b7a2:	bf00      	nop
 800b7a4:	20000024 	.word	0x20000024

0800b7a8 <_Balloc>:
 800b7a8:	b570      	push	{r4, r5, r6, lr}
 800b7aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b7ac:	4604      	mov	r4, r0
 800b7ae:	460d      	mov	r5, r1
 800b7b0:	b976      	cbnz	r6, 800b7d0 <_Balloc+0x28>
 800b7b2:	2010      	movs	r0, #16
 800b7b4:	f7ff fff0 	bl	800b798 <malloc>
 800b7b8:	4602      	mov	r2, r0
 800b7ba:	6260      	str	r0, [r4, #36]	; 0x24
 800b7bc:	b920      	cbnz	r0, 800b7c8 <_Balloc+0x20>
 800b7be:	4b18      	ldr	r3, [pc, #96]	; (800b820 <_Balloc+0x78>)
 800b7c0:	4818      	ldr	r0, [pc, #96]	; (800b824 <_Balloc+0x7c>)
 800b7c2:	2166      	movs	r1, #102	; 0x66
 800b7c4:	f000 fd94 	bl	800c2f0 <__assert_func>
 800b7c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7cc:	6006      	str	r6, [r0, #0]
 800b7ce:	60c6      	str	r6, [r0, #12]
 800b7d0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b7d2:	68f3      	ldr	r3, [r6, #12]
 800b7d4:	b183      	cbz	r3, 800b7f8 <_Balloc+0x50>
 800b7d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b7d8:	68db      	ldr	r3, [r3, #12]
 800b7da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b7de:	b9b8      	cbnz	r0, 800b810 <_Balloc+0x68>
 800b7e0:	2101      	movs	r1, #1
 800b7e2:	fa01 f605 	lsl.w	r6, r1, r5
 800b7e6:	1d72      	adds	r2, r6, #5
 800b7e8:	0092      	lsls	r2, r2, #2
 800b7ea:	4620      	mov	r0, r4
 800b7ec:	f000 fb5a 	bl	800bea4 <_calloc_r>
 800b7f0:	b160      	cbz	r0, 800b80c <_Balloc+0x64>
 800b7f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b7f6:	e00e      	b.n	800b816 <_Balloc+0x6e>
 800b7f8:	2221      	movs	r2, #33	; 0x21
 800b7fa:	2104      	movs	r1, #4
 800b7fc:	4620      	mov	r0, r4
 800b7fe:	f000 fb51 	bl	800bea4 <_calloc_r>
 800b802:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b804:	60f0      	str	r0, [r6, #12]
 800b806:	68db      	ldr	r3, [r3, #12]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d1e4      	bne.n	800b7d6 <_Balloc+0x2e>
 800b80c:	2000      	movs	r0, #0
 800b80e:	bd70      	pop	{r4, r5, r6, pc}
 800b810:	6802      	ldr	r2, [r0, #0]
 800b812:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b816:	2300      	movs	r3, #0
 800b818:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b81c:	e7f7      	b.n	800b80e <_Balloc+0x66>
 800b81e:	bf00      	nop
 800b820:	0800d6c1 	.word	0x0800d6c1
 800b824:	0800d748 	.word	0x0800d748

0800b828 <_Bfree>:
 800b828:	b570      	push	{r4, r5, r6, lr}
 800b82a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b82c:	4605      	mov	r5, r0
 800b82e:	460c      	mov	r4, r1
 800b830:	b976      	cbnz	r6, 800b850 <_Bfree+0x28>
 800b832:	2010      	movs	r0, #16
 800b834:	f7ff ffb0 	bl	800b798 <malloc>
 800b838:	4602      	mov	r2, r0
 800b83a:	6268      	str	r0, [r5, #36]	; 0x24
 800b83c:	b920      	cbnz	r0, 800b848 <_Bfree+0x20>
 800b83e:	4b09      	ldr	r3, [pc, #36]	; (800b864 <_Bfree+0x3c>)
 800b840:	4809      	ldr	r0, [pc, #36]	; (800b868 <_Bfree+0x40>)
 800b842:	218a      	movs	r1, #138	; 0x8a
 800b844:	f000 fd54 	bl	800c2f0 <__assert_func>
 800b848:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b84c:	6006      	str	r6, [r0, #0]
 800b84e:	60c6      	str	r6, [r0, #12]
 800b850:	b13c      	cbz	r4, 800b862 <_Bfree+0x3a>
 800b852:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b854:	6862      	ldr	r2, [r4, #4]
 800b856:	68db      	ldr	r3, [r3, #12]
 800b858:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b85c:	6021      	str	r1, [r4, #0]
 800b85e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b862:	bd70      	pop	{r4, r5, r6, pc}
 800b864:	0800d6c1 	.word	0x0800d6c1
 800b868:	0800d748 	.word	0x0800d748

0800b86c <__multadd>:
 800b86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b870:	690e      	ldr	r6, [r1, #16]
 800b872:	4607      	mov	r7, r0
 800b874:	4698      	mov	r8, r3
 800b876:	460c      	mov	r4, r1
 800b878:	f101 0014 	add.w	r0, r1, #20
 800b87c:	2300      	movs	r3, #0
 800b87e:	6805      	ldr	r5, [r0, #0]
 800b880:	b2a9      	uxth	r1, r5
 800b882:	fb02 8101 	mla	r1, r2, r1, r8
 800b886:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b88a:	0c2d      	lsrs	r5, r5, #16
 800b88c:	fb02 c505 	mla	r5, r2, r5, ip
 800b890:	b289      	uxth	r1, r1
 800b892:	3301      	adds	r3, #1
 800b894:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b898:	429e      	cmp	r6, r3
 800b89a:	f840 1b04 	str.w	r1, [r0], #4
 800b89e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b8a2:	dcec      	bgt.n	800b87e <__multadd+0x12>
 800b8a4:	f1b8 0f00 	cmp.w	r8, #0
 800b8a8:	d022      	beq.n	800b8f0 <__multadd+0x84>
 800b8aa:	68a3      	ldr	r3, [r4, #8]
 800b8ac:	42b3      	cmp	r3, r6
 800b8ae:	dc19      	bgt.n	800b8e4 <__multadd+0x78>
 800b8b0:	6861      	ldr	r1, [r4, #4]
 800b8b2:	4638      	mov	r0, r7
 800b8b4:	3101      	adds	r1, #1
 800b8b6:	f7ff ff77 	bl	800b7a8 <_Balloc>
 800b8ba:	4605      	mov	r5, r0
 800b8bc:	b928      	cbnz	r0, 800b8ca <__multadd+0x5e>
 800b8be:	4602      	mov	r2, r0
 800b8c0:	4b0d      	ldr	r3, [pc, #52]	; (800b8f8 <__multadd+0x8c>)
 800b8c2:	480e      	ldr	r0, [pc, #56]	; (800b8fc <__multadd+0x90>)
 800b8c4:	21b5      	movs	r1, #181	; 0xb5
 800b8c6:	f000 fd13 	bl	800c2f0 <__assert_func>
 800b8ca:	6922      	ldr	r2, [r4, #16]
 800b8cc:	3202      	adds	r2, #2
 800b8ce:	f104 010c 	add.w	r1, r4, #12
 800b8d2:	0092      	lsls	r2, r2, #2
 800b8d4:	300c      	adds	r0, #12
 800b8d6:	f7fe fc1f 	bl	800a118 <memcpy>
 800b8da:	4621      	mov	r1, r4
 800b8dc:	4638      	mov	r0, r7
 800b8de:	f7ff ffa3 	bl	800b828 <_Bfree>
 800b8e2:	462c      	mov	r4, r5
 800b8e4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b8e8:	3601      	adds	r6, #1
 800b8ea:	f8c3 8014 	str.w	r8, [r3, #20]
 800b8ee:	6126      	str	r6, [r4, #16]
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8f6:	bf00      	nop
 800b8f8:	0800d737 	.word	0x0800d737
 800b8fc:	0800d748 	.word	0x0800d748

0800b900 <__hi0bits>:
 800b900:	0c03      	lsrs	r3, r0, #16
 800b902:	041b      	lsls	r3, r3, #16
 800b904:	b9d3      	cbnz	r3, 800b93c <__hi0bits+0x3c>
 800b906:	0400      	lsls	r0, r0, #16
 800b908:	2310      	movs	r3, #16
 800b90a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b90e:	bf04      	itt	eq
 800b910:	0200      	lsleq	r0, r0, #8
 800b912:	3308      	addeq	r3, #8
 800b914:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b918:	bf04      	itt	eq
 800b91a:	0100      	lsleq	r0, r0, #4
 800b91c:	3304      	addeq	r3, #4
 800b91e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b922:	bf04      	itt	eq
 800b924:	0080      	lsleq	r0, r0, #2
 800b926:	3302      	addeq	r3, #2
 800b928:	2800      	cmp	r0, #0
 800b92a:	db05      	blt.n	800b938 <__hi0bits+0x38>
 800b92c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b930:	f103 0301 	add.w	r3, r3, #1
 800b934:	bf08      	it	eq
 800b936:	2320      	moveq	r3, #32
 800b938:	4618      	mov	r0, r3
 800b93a:	4770      	bx	lr
 800b93c:	2300      	movs	r3, #0
 800b93e:	e7e4      	b.n	800b90a <__hi0bits+0xa>

0800b940 <__lo0bits>:
 800b940:	6803      	ldr	r3, [r0, #0]
 800b942:	f013 0207 	ands.w	r2, r3, #7
 800b946:	4601      	mov	r1, r0
 800b948:	d00b      	beq.n	800b962 <__lo0bits+0x22>
 800b94a:	07da      	lsls	r2, r3, #31
 800b94c:	d424      	bmi.n	800b998 <__lo0bits+0x58>
 800b94e:	0798      	lsls	r0, r3, #30
 800b950:	bf49      	itett	mi
 800b952:	085b      	lsrmi	r3, r3, #1
 800b954:	089b      	lsrpl	r3, r3, #2
 800b956:	2001      	movmi	r0, #1
 800b958:	600b      	strmi	r3, [r1, #0]
 800b95a:	bf5c      	itt	pl
 800b95c:	600b      	strpl	r3, [r1, #0]
 800b95e:	2002      	movpl	r0, #2
 800b960:	4770      	bx	lr
 800b962:	b298      	uxth	r0, r3
 800b964:	b9b0      	cbnz	r0, 800b994 <__lo0bits+0x54>
 800b966:	0c1b      	lsrs	r3, r3, #16
 800b968:	2010      	movs	r0, #16
 800b96a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b96e:	bf04      	itt	eq
 800b970:	0a1b      	lsreq	r3, r3, #8
 800b972:	3008      	addeq	r0, #8
 800b974:	071a      	lsls	r2, r3, #28
 800b976:	bf04      	itt	eq
 800b978:	091b      	lsreq	r3, r3, #4
 800b97a:	3004      	addeq	r0, #4
 800b97c:	079a      	lsls	r2, r3, #30
 800b97e:	bf04      	itt	eq
 800b980:	089b      	lsreq	r3, r3, #2
 800b982:	3002      	addeq	r0, #2
 800b984:	07da      	lsls	r2, r3, #31
 800b986:	d403      	bmi.n	800b990 <__lo0bits+0x50>
 800b988:	085b      	lsrs	r3, r3, #1
 800b98a:	f100 0001 	add.w	r0, r0, #1
 800b98e:	d005      	beq.n	800b99c <__lo0bits+0x5c>
 800b990:	600b      	str	r3, [r1, #0]
 800b992:	4770      	bx	lr
 800b994:	4610      	mov	r0, r2
 800b996:	e7e8      	b.n	800b96a <__lo0bits+0x2a>
 800b998:	2000      	movs	r0, #0
 800b99a:	4770      	bx	lr
 800b99c:	2020      	movs	r0, #32
 800b99e:	4770      	bx	lr

0800b9a0 <__i2b>:
 800b9a0:	b510      	push	{r4, lr}
 800b9a2:	460c      	mov	r4, r1
 800b9a4:	2101      	movs	r1, #1
 800b9a6:	f7ff feff 	bl	800b7a8 <_Balloc>
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	b928      	cbnz	r0, 800b9ba <__i2b+0x1a>
 800b9ae:	4b05      	ldr	r3, [pc, #20]	; (800b9c4 <__i2b+0x24>)
 800b9b0:	4805      	ldr	r0, [pc, #20]	; (800b9c8 <__i2b+0x28>)
 800b9b2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b9b6:	f000 fc9b 	bl	800c2f0 <__assert_func>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	6144      	str	r4, [r0, #20]
 800b9be:	6103      	str	r3, [r0, #16]
 800b9c0:	bd10      	pop	{r4, pc}
 800b9c2:	bf00      	nop
 800b9c4:	0800d737 	.word	0x0800d737
 800b9c8:	0800d748 	.word	0x0800d748

0800b9cc <__multiply>:
 800b9cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9d0:	4614      	mov	r4, r2
 800b9d2:	690a      	ldr	r2, [r1, #16]
 800b9d4:	6923      	ldr	r3, [r4, #16]
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	bfb8      	it	lt
 800b9da:	460b      	movlt	r3, r1
 800b9dc:	460d      	mov	r5, r1
 800b9de:	bfbc      	itt	lt
 800b9e0:	4625      	movlt	r5, r4
 800b9e2:	461c      	movlt	r4, r3
 800b9e4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b9e8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b9ec:	68ab      	ldr	r3, [r5, #8]
 800b9ee:	6869      	ldr	r1, [r5, #4]
 800b9f0:	eb0a 0709 	add.w	r7, sl, r9
 800b9f4:	42bb      	cmp	r3, r7
 800b9f6:	b085      	sub	sp, #20
 800b9f8:	bfb8      	it	lt
 800b9fa:	3101      	addlt	r1, #1
 800b9fc:	f7ff fed4 	bl	800b7a8 <_Balloc>
 800ba00:	b930      	cbnz	r0, 800ba10 <__multiply+0x44>
 800ba02:	4602      	mov	r2, r0
 800ba04:	4b42      	ldr	r3, [pc, #264]	; (800bb10 <__multiply+0x144>)
 800ba06:	4843      	ldr	r0, [pc, #268]	; (800bb14 <__multiply+0x148>)
 800ba08:	f240 115d 	movw	r1, #349	; 0x15d
 800ba0c:	f000 fc70 	bl	800c2f0 <__assert_func>
 800ba10:	f100 0614 	add.w	r6, r0, #20
 800ba14:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800ba18:	4633      	mov	r3, r6
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	4543      	cmp	r3, r8
 800ba1e:	d31e      	bcc.n	800ba5e <__multiply+0x92>
 800ba20:	f105 0c14 	add.w	ip, r5, #20
 800ba24:	f104 0314 	add.w	r3, r4, #20
 800ba28:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800ba2c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800ba30:	9202      	str	r2, [sp, #8]
 800ba32:	ebac 0205 	sub.w	r2, ip, r5
 800ba36:	3a15      	subs	r2, #21
 800ba38:	f022 0203 	bic.w	r2, r2, #3
 800ba3c:	3204      	adds	r2, #4
 800ba3e:	f105 0115 	add.w	r1, r5, #21
 800ba42:	458c      	cmp	ip, r1
 800ba44:	bf38      	it	cc
 800ba46:	2204      	movcc	r2, #4
 800ba48:	9201      	str	r2, [sp, #4]
 800ba4a:	9a02      	ldr	r2, [sp, #8]
 800ba4c:	9303      	str	r3, [sp, #12]
 800ba4e:	429a      	cmp	r2, r3
 800ba50:	d808      	bhi.n	800ba64 <__multiply+0x98>
 800ba52:	2f00      	cmp	r7, #0
 800ba54:	dc55      	bgt.n	800bb02 <__multiply+0x136>
 800ba56:	6107      	str	r7, [r0, #16]
 800ba58:	b005      	add	sp, #20
 800ba5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba5e:	f843 2b04 	str.w	r2, [r3], #4
 800ba62:	e7db      	b.n	800ba1c <__multiply+0x50>
 800ba64:	f8b3 a000 	ldrh.w	sl, [r3]
 800ba68:	f1ba 0f00 	cmp.w	sl, #0
 800ba6c:	d020      	beq.n	800bab0 <__multiply+0xe4>
 800ba6e:	f105 0e14 	add.w	lr, r5, #20
 800ba72:	46b1      	mov	r9, r6
 800ba74:	2200      	movs	r2, #0
 800ba76:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ba7a:	f8d9 b000 	ldr.w	fp, [r9]
 800ba7e:	b2a1      	uxth	r1, r4
 800ba80:	fa1f fb8b 	uxth.w	fp, fp
 800ba84:	fb0a b101 	mla	r1, sl, r1, fp
 800ba88:	4411      	add	r1, r2
 800ba8a:	f8d9 2000 	ldr.w	r2, [r9]
 800ba8e:	0c24      	lsrs	r4, r4, #16
 800ba90:	0c12      	lsrs	r2, r2, #16
 800ba92:	fb0a 2404 	mla	r4, sl, r4, r2
 800ba96:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ba9a:	b289      	uxth	r1, r1
 800ba9c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800baa0:	45f4      	cmp	ip, lr
 800baa2:	f849 1b04 	str.w	r1, [r9], #4
 800baa6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800baaa:	d8e4      	bhi.n	800ba76 <__multiply+0xaa>
 800baac:	9901      	ldr	r1, [sp, #4]
 800baae:	5072      	str	r2, [r6, r1]
 800bab0:	9a03      	ldr	r2, [sp, #12]
 800bab2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bab6:	3304      	adds	r3, #4
 800bab8:	f1b9 0f00 	cmp.w	r9, #0
 800babc:	d01f      	beq.n	800bafe <__multiply+0x132>
 800babe:	6834      	ldr	r4, [r6, #0]
 800bac0:	f105 0114 	add.w	r1, r5, #20
 800bac4:	46b6      	mov	lr, r6
 800bac6:	f04f 0a00 	mov.w	sl, #0
 800baca:	880a      	ldrh	r2, [r1, #0]
 800bacc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bad0:	fb09 b202 	mla	r2, r9, r2, fp
 800bad4:	4492      	add	sl, r2
 800bad6:	b2a4      	uxth	r4, r4
 800bad8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800badc:	f84e 4b04 	str.w	r4, [lr], #4
 800bae0:	f851 4b04 	ldr.w	r4, [r1], #4
 800bae4:	f8be 2000 	ldrh.w	r2, [lr]
 800bae8:	0c24      	lsrs	r4, r4, #16
 800baea:	fb09 2404 	mla	r4, r9, r4, r2
 800baee:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800baf2:	458c      	cmp	ip, r1
 800baf4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800baf8:	d8e7      	bhi.n	800baca <__multiply+0xfe>
 800bafa:	9a01      	ldr	r2, [sp, #4]
 800bafc:	50b4      	str	r4, [r6, r2]
 800bafe:	3604      	adds	r6, #4
 800bb00:	e7a3      	b.n	800ba4a <__multiply+0x7e>
 800bb02:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d1a5      	bne.n	800ba56 <__multiply+0x8a>
 800bb0a:	3f01      	subs	r7, #1
 800bb0c:	e7a1      	b.n	800ba52 <__multiply+0x86>
 800bb0e:	bf00      	nop
 800bb10:	0800d737 	.word	0x0800d737
 800bb14:	0800d748 	.word	0x0800d748

0800bb18 <__pow5mult>:
 800bb18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb1c:	4615      	mov	r5, r2
 800bb1e:	f012 0203 	ands.w	r2, r2, #3
 800bb22:	4606      	mov	r6, r0
 800bb24:	460f      	mov	r7, r1
 800bb26:	d007      	beq.n	800bb38 <__pow5mult+0x20>
 800bb28:	4c25      	ldr	r4, [pc, #148]	; (800bbc0 <__pow5mult+0xa8>)
 800bb2a:	3a01      	subs	r2, #1
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb32:	f7ff fe9b 	bl	800b86c <__multadd>
 800bb36:	4607      	mov	r7, r0
 800bb38:	10ad      	asrs	r5, r5, #2
 800bb3a:	d03d      	beq.n	800bbb8 <__pow5mult+0xa0>
 800bb3c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bb3e:	b97c      	cbnz	r4, 800bb60 <__pow5mult+0x48>
 800bb40:	2010      	movs	r0, #16
 800bb42:	f7ff fe29 	bl	800b798 <malloc>
 800bb46:	4602      	mov	r2, r0
 800bb48:	6270      	str	r0, [r6, #36]	; 0x24
 800bb4a:	b928      	cbnz	r0, 800bb58 <__pow5mult+0x40>
 800bb4c:	4b1d      	ldr	r3, [pc, #116]	; (800bbc4 <__pow5mult+0xac>)
 800bb4e:	481e      	ldr	r0, [pc, #120]	; (800bbc8 <__pow5mult+0xb0>)
 800bb50:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bb54:	f000 fbcc 	bl	800c2f0 <__assert_func>
 800bb58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb5c:	6004      	str	r4, [r0, #0]
 800bb5e:	60c4      	str	r4, [r0, #12]
 800bb60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bb64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb68:	b94c      	cbnz	r4, 800bb7e <__pow5mult+0x66>
 800bb6a:	f240 2171 	movw	r1, #625	; 0x271
 800bb6e:	4630      	mov	r0, r6
 800bb70:	f7ff ff16 	bl	800b9a0 <__i2b>
 800bb74:	2300      	movs	r3, #0
 800bb76:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb7a:	4604      	mov	r4, r0
 800bb7c:	6003      	str	r3, [r0, #0]
 800bb7e:	f04f 0900 	mov.w	r9, #0
 800bb82:	07eb      	lsls	r3, r5, #31
 800bb84:	d50a      	bpl.n	800bb9c <__pow5mult+0x84>
 800bb86:	4639      	mov	r1, r7
 800bb88:	4622      	mov	r2, r4
 800bb8a:	4630      	mov	r0, r6
 800bb8c:	f7ff ff1e 	bl	800b9cc <__multiply>
 800bb90:	4639      	mov	r1, r7
 800bb92:	4680      	mov	r8, r0
 800bb94:	4630      	mov	r0, r6
 800bb96:	f7ff fe47 	bl	800b828 <_Bfree>
 800bb9a:	4647      	mov	r7, r8
 800bb9c:	106d      	asrs	r5, r5, #1
 800bb9e:	d00b      	beq.n	800bbb8 <__pow5mult+0xa0>
 800bba0:	6820      	ldr	r0, [r4, #0]
 800bba2:	b938      	cbnz	r0, 800bbb4 <__pow5mult+0x9c>
 800bba4:	4622      	mov	r2, r4
 800bba6:	4621      	mov	r1, r4
 800bba8:	4630      	mov	r0, r6
 800bbaa:	f7ff ff0f 	bl	800b9cc <__multiply>
 800bbae:	6020      	str	r0, [r4, #0]
 800bbb0:	f8c0 9000 	str.w	r9, [r0]
 800bbb4:	4604      	mov	r4, r0
 800bbb6:	e7e4      	b.n	800bb82 <__pow5mult+0x6a>
 800bbb8:	4638      	mov	r0, r7
 800bbba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbbe:	bf00      	nop
 800bbc0:	0800d898 	.word	0x0800d898
 800bbc4:	0800d6c1 	.word	0x0800d6c1
 800bbc8:	0800d748 	.word	0x0800d748

0800bbcc <__lshift>:
 800bbcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbd0:	460c      	mov	r4, r1
 800bbd2:	6849      	ldr	r1, [r1, #4]
 800bbd4:	6923      	ldr	r3, [r4, #16]
 800bbd6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bbda:	68a3      	ldr	r3, [r4, #8]
 800bbdc:	4607      	mov	r7, r0
 800bbde:	4691      	mov	r9, r2
 800bbe0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbe4:	f108 0601 	add.w	r6, r8, #1
 800bbe8:	42b3      	cmp	r3, r6
 800bbea:	db0b      	blt.n	800bc04 <__lshift+0x38>
 800bbec:	4638      	mov	r0, r7
 800bbee:	f7ff fddb 	bl	800b7a8 <_Balloc>
 800bbf2:	4605      	mov	r5, r0
 800bbf4:	b948      	cbnz	r0, 800bc0a <__lshift+0x3e>
 800bbf6:	4602      	mov	r2, r0
 800bbf8:	4b28      	ldr	r3, [pc, #160]	; (800bc9c <__lshift+0xd0>)
 800bbfa:	4829      	ldr	r0, [pc, #164]	; (800bca0 <__lshift+0xd4>)
 800bbfc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bc00:	f000 fb76 	bl	800c2f0 <__assert_func>
 800bc04:	3101      	adds	r1, #1
 800bc06:	005b      	lsls	r3, r3, #1
 800bc08:	e7ee      	b.n	800bbe8 <__lshift+0x1c>
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	f100 0114 	add.w	r1, r0, #20
 800bc10:	f100 0210 	add.w	r2, r0, #16
 800bc14:	4618      	mov	r0, r3
 800bc16:	4553      	cmp	r3, sl
 800bc18:	db33      	blt.n	800bc82 <__lshift+0xb6>
 800bc1a:	6920      	ldr	r0, [r4, #16]
 800bc1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc20:	f104 0314 	add.w	r3, r4, #20
 800bc24:	f019 091f 	ands.w	r9, r9, #31
 800bc28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc30:	d02b      	beq.n	800bc8a <__lshift+0xbe>
 800bc32:	f1c9 0e20 	rsb	lr, r9, #32
 800bc36:	468a      	mov	sl, r1
 800bc38:	2200      	movs	r2, #0
 800bc3a:	6818      	ldr	r0, [r3, #0]
 800bc3c:	fa00 f009 	lsl.w	r0, r0, r9
 800bc40:	4302      	orrs	r2, r0
 800bc42:	f84a 2b04 	str.w	r2, [sl], #4
 800bc46:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc4a:	459c      	cmp	ip, r3
 800bc4c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc50:	d8f3      	bhi.n	800bc3a <__lshift+0x6e>
 800bc52:	ebac 0304 	sub.w	r3, ip, r4
 800bc56:	3b15      	subs	r3, #21
 800bc58:	f023 0303 	bic.w	r3, r3, #3
 800bc5c:	3304      	adds	r3, #4
 800bc5e:	f104 0015 	add.w	r0, r4, #21
 800bc62:	4584      	cmp	ip, r0
 800bc64:	bf38      	it	cc
 800bc66:	2304      	movcc	r3, #4
 800bc68:	50ca      	str	r2, [r1, r3]
 800bc6a:	b10a      	cbz	r2, 800bc70 <__lshift+0xa4>
 800bc6c:	f108 0602 	add.w	r6, r8, #2
 800bc70:	3e01      	subs	r6, #1
 800bc72:	4638      	mov	r0, r7
 800bc74:	612e      	str	r6, [r5, #16]
 800bc76:	4621      	mov	r1, r4
 800bc78:	f7ff fdd6 	bl	800b828 <_Bfree>
 800bc7c:	4628      	mov	r0, r5
 800bc7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc82:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc86:	3301      	adds	r3, #1
 800bc88:	e7c5      	b.n	800bc16 <__lshift+0x4a>
 800bc8a:	3904      	subs	r1, #4
 800bc8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc90:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc94:	459c      	cmp	ip, r3
 800bc96:	d8f9      	bhi.n	800bc8c <__lshift+0xc0>
 800bc98:	e7ea      	b.n	800bc70 <__lshift+0xa4>
 800bc9a:	bf00      	nop
 800bc9c:	0800d737 	.word	0x0800d737
 800bca0:	0800d748 	.word	0x0800d748

0800bca4 <__mcmp>:
 800bca4:	b530      	push	{r4, r5, lr}
 800bca6:	6902      	ldr	r2, [r0, #16]
 800bca8:	690c      	ldr	r4, [r1, #16]
 800bcaa:	1b12      	subs	r2, r2, r4
 800bcac:	d10e      	bne.n	800bccc <__mcmp+0x28>
 800bcae:	f100 0314 	add.w	r3, r0, #20
 800bcb2:	3114      	adds	r1, #20
 800bcb4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bcb8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bcbc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bcc0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bcc4:	42a5      	cmp	r5, r4
 800bcc6:	d003      	beq.n	800bcd0 <__mcmp+0x2c>
 800bcc8:	d305      	bcc.n	800bcd6 <__mcmp+0x32>
 800bcca:	2201      	movs	r2, #1
 800bccc:	4610      	mov	r0, r2
 800bcce:	bd30      	pop	{r4, r5, pc}
 800bcd0:	4283      	cmp	r3, r0
 800bcd2:	d3f3      	bcc.n	800bcbc <__mcmp+0x18>
 800bcd4:	e7fa      	b.n	800bccc <__mcmp+0x28>
 800bcd6:	f04f 32ff 	mov.w	r2, #4294967295
 800bcda:	e7f7      	b.n	800bccc <__mcmp+0x28>

0800bcdc <__mdiff>:
 800bcdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bce0:	460c      	mov	r4, r1
 800bce2:	4606      	mov	r6, r0
 800bce4:	4611      	mov	r1, r2
 800bce6:	4620      	mov	r0, r4
 800bce8:	4617      	mov	r7, r2
 800bcea:	f7ff ffdb 	bl	800bca4 <__mcmp>
 800bcee:	1e05      	subs	r5, r0, #0
 800bcf0:	d110      	bne.n	800bd14 <__mdiff+0x38>
 800bcf2:	4629      	mov	r1, r5
 800bcf4:	4630      	mov	r0, r6
 800bcf6:	f7ff fd57 	bl	800b7a8 <_Balloc>
 800bcfa:	b930      	cbnz	r0, 800bd0a <__mdiff+0x2e>
 800bcfc:	4b39      	ldr	r3, [pc, #228]	; (800bde4 <__mdiff+0x108>)
 800bcfe:	4602      	mov	r2, r0
 800bd00:	f240 2132 	movw	r1, #562	; 0x232
 800bd04:	4838      	ldr	r0, [pc, #224]	; (800bde8 <__mdiff+0x10c>)
 800bd06:	f000 faf3 	bl	800c2f0 <__assert_func>
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd14:	bfa4      	itt	ge
 800bd16:	463b      	movge	r3, r7
 800bd18:	4627      	movge	r7, r4
 800bd1a:	4630      	mov	r0, r6
 800bd1c:	6879      	ldr	r1, [r7, #4]
 800bd1e:	bfa6      	itte	ge
 800bd20:	461c      	movge	r4, r3
 800bd22:	2500      	movge	r5, #0
 800bd24:	2501      	movlt	r5, #1
 800bd26:	f7ff fd3f 	bl	800b7a8 <_Balloc>
 800bd2a:	b920      	cbnz	r0, 800bd36 <__mdiff+0x5a>
 800bd2c:	4b2d      	ldr	r3, [pc, #180]	; (800bde4 <__mdiff+0x108>)
 800bd2e:	4602      	mov	r2, r0
 800bd30:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bd34:	e7e6      	b.n	800bd04 <__mdiff+0x28>
 800bd36:	693e      	ldr	r6, [r7, #16]
 800bd38:	60c5      	str	r5, [r0, #12]
 800bd3a:	6925      	ldr	r5, [r4, #16]
 800bd3c:	f107 0114 	add.w	r1, r7, #20
 800bd40:	f104 0914 	add.w	r9, r4, #20
 800bd44:	f100 0e14 	add.w	lr, r0, #20
 800bd48:	f107 0210 	add.w	r2, r7, #16
 800bd4c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800bd50:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800bd54:	46f2      	mov	sl, lr
 800bd56:	2700      	movs	r7, #0
 800bd58:	f859 3b04 	ldr.w	r3, [r9], #4
 800bd5c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bd60:	fa1f f883 	uxth.w	r8, r3
 800bd64:	fa17 f78b 	uxtah	r7, r7, fp
 800bd68:	0c1b      	lsrs	r3, r3, #16
 800bd6a:	eba7 0808 	sub.w	r8, r7, r8
 800bd6e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bd72:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bd76:	fa1f f888 	uxth.w	r8, r8
 800bd7a:	141f      	asrs	r7, r3, #16
 800bd7c:	454d      	cmp	r5, r9
 800bd7e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bd82:	f84a 3b04 	str.w	r3, [sl], #4
 800bd86:	d8e7      	bhi.n	800bd58 <__mdiff+0x7c>
 800bd88:	1b2b      	subs	r3, r5, r4
 800bd8a:	3b15      	subs	r3, #21
 800bd8c:	f023 0303 	bic.w	r3, r3, #3
 800bd90:	3304      	adds	r3, #4
 800bd92:	3415      	adds	r4, #21
 800bd94:	42a5      	cmp	r5, r4
 800bd96:	bf38      	it	cc
 800bd98:	2304      	movcc	r3, #4
 800bd9a:	4419      	add	r1, r3
 800bd9c:	4473      	add	r3, lr
 800bd9e:	469e      	mov	lr, r3
 800bda0:	460d      	mov	r5, r1
 800bda2:	4565      	cmp	r5, ip
 800bda4:	d30e      	bcc.n	800bdc4 <__mdiff+0xe8>
 800bda6:	f10c 0203 	add.w	r2, ip, #3
 800bdaa:	1a52      	subs	r2, r2, r1
 800bdac:	f022 0203 	bic.w	r2, r2, #3
 800bdb0:	3903      	subs	r1, #3
 800bdb2:	458c      	cmp	ip, r1
 800bdb4:	bf38      	it	cc
 800bdb6:	2200      	movcc	r2, #0
 800bdb8:	441a      	add	r2, r3
 800bdba:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bdbe:	b17b      	cbz	r3, 800bde0 <__mdiff+0x104>
 800bdc0:	6106      	str	r6, [r0, #16]
 800bdc2:	e7a5      	b.n	800bd10 <__mdiff+0x34>
 800bdc4:	f855 8b04 	ldr.w	r8, [r5], #4
 800bdc8:	fa17 f488 	uxtah	r4, r7, r8
 800bdcc:	1422      	asrs	r2, r4, #16
 800bdce:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800bdd2:	b2a4      	uxth	r4, r4
 800bdd4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800bdd8:	f84e 4b04 	str.w	r4, [lr], #4
 800bddc:	1417      	asrs	r7, r2, #16
 800bdde:	e7e0      	b.n	800bda2 <__mdiff+0xc6>
 800bde0:	3e01      	subs	r6, #1
 800bde2:	e7ea      	b.n	800bdba <__mdiff+0xde>
 800bde4:	0800d737 	.word	0x0800d737
 800bde8:	0800d748 	.word	0x0800d748

0800bdec <__d2b>:
 800bdec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bdf0:	4689      	mov	r9, r1
 800bdf2:	2101      	movs	r1, #1
 800bdf4:	ec57 6b10 	vmov	r6, r7, d0
 800bdf8:	4690      	mov	r8, r2
 800bdfa:	f7ff fcd5 	bl	800b7a8 <_Balloc>
 800bdfe:	4604      	mov	r4, r0
 800be00:	b930      	cbnz	r0, 800be10 <__d2b+0x24>
 800be02:	4602      	mov	r2, r0
 800be04:	4b25      	ldr	r3, [pc, #148]	; (800be9c <__d2b+0xb0>)
 800be06:	4826      	ldr	r0, [pc, #152]	; (800bea0 <__d2b+0xb4>)
 800be08:	f240 310a 	movw	r1, #778	; 0x30a
 800be0c:	f000 fa70 	bl	800c2f0 <__assert_func>
 800be10:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800be14:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800be18:	bb35      	cbnz	r5, 800be68 <__d2b+0x7c>
 800be1a:	2e00      	cmp	r6, #0
 800be1c:	9301      	str	r3, [sp, #4]
 800be1e:	d028      	beq.n	800be72 <__d2b+0x86>
 800be20:	4668      	mov	r0, sp
 800be22:	9600      	str	r6, [sp, #0]
 800be24:	f7ff fd8c 	bl	800b940 <__lo0bits>
 800be28:	9900      	ldr	r1, [sp, #0]
 800be2a:	b300      	cbz	r0, 800be6e <__d2b+0x82>
 800be2c:	9a01      	ldr	r2, [sp, #4]
 800be2e:	f1c0 0320 	rsb	r3, r0, #32
 800be32:	fa02 f303 	lsl.w	r3, r2, r3
 800be36:	430b      	orrs	r3, r1
 800be38:	40c2      	lsrs	r2, r0
 800be3a:	6163      	str	r3, [r4, #20]
 800be3c:	9201      	str	r2, [sp, #4]
 800be3e:	9b01      	ldr	r3, [sp, #4]
 800be40:	61a3      	str	r3, [r4, #24]
 800be42:	2b00      	cmp	r3, #0
 800be44:	bf14      	ite	ne
 800be46:	2202      	movne	r2, #2
 800be48:	2201      	moveq	r2, #1
 800be4a:	6122      	str	r2, [r4, #16]
 800be4c:	b1d5      	cbz	r5, 800be84 <__d2b+0x98>
 800be4e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800be52:	4405      	add	r5, r0
 800be54:	f8c9 5000 	str.w	r5, [r9]
 800be58:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800be5c:	f8c8 0000 	str.w	r0, [r8]
 800be60:	4620      	mov	r0, r4
 800be62:	b003      	add	sp, #12
 800be64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800be6c:	e7d5      	b.n	800be1a <__d2b+0x2e>
 800be6e:	6161      	str	r1, [r4, #20]
 800be70:	e7e5      	b.n	800be3e <__d2b+0x52>
 800be72:	a801      	add	r0, sp, #4
 800be74:	f7ff fd64 	bl	800b940 <__lo0bits>
 800be78:	9b01      	ldr	r3, [sp, #4]
 800be7a:	6163      	str	r3, [r4, #20]
 800be7c:	2201      	movs	r2, #1
 800be7e:	6122      	str	r2, [r4, #16]
 800be80:	3020      	adds	r0, #32
 800be82:	e7e3      	b.n	800be4c <__d2b+0x60>
 800be84:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800be88:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800be8c:	f8c9 0000 	str.w	r0, [r9]
 800be90:	6918      	ldr	r0, [r3, #16]
 800be92:	f7ff fd35 	bl	800b900 <__hi0bits>
 800be96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800be9a:	e7df      	b.n	800be5c <__d2b+0x70>
 800be9c:	0800d737 	.word	0x0800d737
 800bea0:	0800d748 	.word	0x0800d748

0800bea4 <_calloc_r>:
 800bea4:	b513      	push	{r0, r1, r4, lr}
 800bea6:	434a      	muls	r2, r1
 800bea8:	4611      	mov	r1, r2
 800beaa:	9201      	str	r2, [sp, #4]
 800beac:	f000 f85a 	bl	800bf64 <_malloc_r>
 800beb0:	4604      	mov	r4, r0
 800beb2:	b118      	cbz	r0, 800bebc <_calloc_r+0x18>
 800beb4:	9a01      	ldr	r2, [sp, #4]
 800beb6:	2100      	movs	r1, #0
 800beb8:	f7fe f93c 	bl	800a134 <memset>
 800bebc:	4620      	mov	r0, r4
 800bebe:	b002      	add	sp, #8
 800bec0:	bd10      	pop	{r4, pc}
	...

0800bec4 <_free_r>:
 800bec4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bec6:	2900      	cmp	r1, #0
 800bec8:	d048      	beq.n	800bf5c <_free_r+0x98>
 800beca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bece:	9001      	str	r0, [sp, #4]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	f1a1 0404 	sub.w	r4, r1, #4
 800bed6:	bfb8      	it	lt
 800bed8:	18e4      	addlt	r4, r4, r3
 800beda:	f000 fa65 	bl	800c3a8 <__malloc_lock>
 800bede:	4a20      	ldr	r2, [pc, #128]	; (800bf60 <_free_r+0x9c>)
 800bee0:	9801      	ldr	r0, [sp, #4]
 800bee2:	6813      	ldr	r3, [r2, #0]
 800bee4:	4615      	mov	r5, r2
 800bee6:	b933      	cbnz	r3, 800bef6 <_free_r+0x32>
 800bee8:	6063      	str	r3, [r4, #4]
 800beea:	6014      	str	r4, [r2, #0]
 800beec:	b003      	add	sp, #12
 800beee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bef2:	f000 ba5f 	b.w	800c3b4 <__malloc_unlock>
 800bef6:	42a3      	cmp	r3, r4
 800bef8:	d90b      	bls.n	800bf12 <_free_r+0x4e>
 800befa:	6821      	ldr	r1, [r4, #0]
 800befc:	1862      	adds	r2, r4, r1
 800befe:	4293      	cmp	r3, r2
 800bf00:	bf04      	itt	eq
 800bf02:	681a      	ldreq	r2, [r3, #0]
 800bf04:	685b      	ldreq	r3, [r3, #4]
 800bf06:	6063      	str	r3, [r4, #4]
 800bf08:	bf04      	itt	eq
 800bf0a:	1852      	addeq	r2, r2, r1
 800bf0c:	6022      	streq	r2, [r4, #0]
 800bf0e:	602c      	str	r4, [r5, #0]
 800bf10:	e7ec      	b.n	800beec <_free_r+0x28>
 800bf12:	461a      	mov	r2, r3
 800bf14:	685b      	ldr	r3, [r3, #4]
 800bf16:	b10b      	cbz	r3, 800bf1c <_free_r+0x58>
 800bf18:	42a3      	cmp	r3, r4
 800bf1a:	d9fa      	bls.n	800bf12 <_free_r+0x4e>
 800bf1c:	6811      	ldr	r1, [r2, #0]
 800bf1e:	1855      	adds	r5, r2, r1
 800bf20:	42a5      	cmp	r5, r4
 800bf22:	d10b      	bne.n	800bf3c <_free_r+0x78>
 800bf24:	6824      	ldr	r4, [r4, #0]
 800bf26:	4421      	add	r1, r4
 800bf28:	1854      	adds	r4, r2, r1
 800bf2a:	42a3      	cmp	r3, r4
 800bf2c:	6011      	str	r1, [r2, #0]
 800bf2e:	d1dd      	bne.n	800beec <_free_r+0x28>
 800bf30:	681c      	ldr	r4, [r3, #0]
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	6053      	str	r3, [r2, #4]
 800bf36:	4421      	add	r1, r4
 800bf38:	6011      	str	r1, [r2, #0]
 800bf3a:	e7d7      	b.n	800beec <_free_r+0x28>
 800bf3c:	d902      	bls.n	800bf44 <_free_r+0x80>
 800bf3e:	230c      	movs	r3, #12
 800bf40:	6003      	str	r3, [r0, #0]
 800bf42:	e7d3      	b.n	800beec <_free_r+0x28>
 800bf44:	6825      	ldr	r5, [r4, #0]
 800bf46:	1961      	adds	r1, r4, r5
 800bf48:	428b      	cmp	r3, r1
 800bf4a:	bf04      	itt	eq
 800bf4c:	6819      	ldreq	r1, [r3, #0]
 800bf4e:	685b      	ldreq	r3, [r3, #4]
 800bf50:	6063      	str	r3, [r4, #4]
 800bf52:	bf04      	itt	eq
 800bf54:	1949      	addeq	r1, r1, r5
 800bf56:	6021      	streq	r1, [r4, #0]
 800bf58:	6054      	str	r4, [r2, #4]
 800bf5a:	e7c7      	b.n	800beec <_free_r+0x28>
 800bf5c:	b003      	add	sp, #12
 800bf5e:	bd30      	pop	{r4, r5, pc}
 800bf60:	20000654 	.word	0x20000654

0800bf64 <_malloc_r>:
 800bf64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf66:	1ccd      	adds	r5, r1, #3
 800bf68:	f025 0503 	bic.w	r5, r5, #3
 800bf6c:	3508      	adds	r5, #8
 800bf6e:	2d0c      	cmp	r5, #12
 800bf70:	bf38      	it	cc
 800bf72:	250c      	movcc	r5, #12
 800bf74:	2d00      	cmp	r5, #0
 800bf76:	4606      	mov	r6, r0
 800bf78:	db01      	blt.n	800bf7e <_malloc_r+0x1a>
 800bf7a:	42a9      	cmp	r1, r5
 800bf7c:	d903      	bls.n	800bf86 <_malloc_r+0x22>
 800bf7e:	230c      	movs	r3, #12
 800bf80:	6033      	str	r3, [r6, #0]
 800bf82:	2000      	movs	r0, #0
 800bf84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf86:	f000 fa0f 	bl	800c3a8 <__malloc_lock>
 800bf8a:	4921      	ldr	r1, [pc, #132]	; (800c010 <_malloc_r+0xac>)
 800bf8c:	680a      	ldr	r2, [r1, #0]
 800bf8e:	4614      	mov	r4, r2
 800bf90:	b99c      	cbnz	r4, 800bfba <_malloc_r+0x56>
 800bf92:	4f20      	ldr	r7, [pc, #128]	; (800c014 <_malloc_r+0xb0>)
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	b923      	cbnz	r3, 800bfa2 <_malloc_r+0x3e>
 800bf98:	4621      	mov	r1, r4
 800bf9a:	4630      	mov	r0, r6
 800bf9c:	f000 f998 	bl	800c2d0 <_sbrk_r>
 800bfa0:	6038      	str	r0, [r7, #0]
 800bfa2:	4629      	mov	r1, r5
 800bfa4:	4630      	mov	r0, r6
 800bfa6:	f000 f993 	bl	800c2d0 <_sbrk_r>
 800bfaa:	1c43      	adds	r3, r0, #1
 800bfac:	d123      	bne.n	800bff6 <_malloc_r+0x92>
 800bfae:	230c      	movs	r3, #12
 800bfb0:	6033      	str	r3, [r6, #0]
 800bfb2:	4630      	mov	r0, r6
 800bfb4:	f000 f9fe 	bl	800c3b4 <__malloc_unlock>
 800bfb8:	e7e3      	b.n	800bf82 <_malloc_r+0x1e>
 800bfba:	6823      	ldr	r3, [r4, #0]
 800bfbc:	1b5b      	subs	r3, r3, r5
 800bfbe:	d417      	bmi.n	800bff0 <_malloc_r+0x8c>
 800bfc0:	2b0b      	cmp	r3, #11
 800bfc2:	d903      	bls.n	800bfcc <_malloc_r+0x68>
 800bfc4:	6023      	str	r3, [r4, #0]
 800bfc6:	441c      	add	r4, r3
 800bfc8:	6025      	str	r5, [r4, #0]
 800bfca:	e004      	b.n	800bfd6 <_malloc_r+0x72>
 800bfcc:	6863      	ldr	r3, [r4, #4]
 800bfce:	42a2      	cmp	r2, r4
 800bfd0:	bf0c      	ite	eq
 800bfd2:	600b      	streq	r3, [r1, #0]
 800bfd4:	6053      	strne	r3, [r2, #4]
 800bfd6:	4630      	mov	r0, r6
 800bfd8:	f000 f9ec 	bl	800c3b4 <__malloc_unlock>
 800bfdc:	f104 000b 	add.w	r0, r4, #11
 800bfe0:	1d23      	adds	r3, r4, #4
 800bfe2:	f020 0007 	bic.w	r0, r0, #7
 800bfe6:	1ac2      	subs	r2, r0, r3
 800bfe8:	d0cc      	beq.n	800bf84 <_malloc_r+0x20>
 800bfea:	1a1b      	subs	r3, r3, r0
 800bfec:	50a3      	str	r3, [r4, r2]
 800bfee:	e7c9      	b.n	800bf84 <_malloc_r+0x20>
 800bff0:	4622      	mov	r2, r4
 800bff2:	6864      	ldr	r4, [r4, #4]
 800bff4:	e7cc      	b.n	800bf90 <_malloc_r+0x2c>
 800bff6:	1cc4      	adds	r4, r0, #3
 800bff8:	f024 0403 	bic.w	r4, r4, #3
 800bffc:	42a0      	cmp	r0, r4
 800bffe:	d0e3      	beq.n	800bfc8 <_malloc_r+0x64>
 800c000:	1a21      	subs	r1, r4, r0
 800c002:	4630      	mov	r0, r6
 800c004:	f000 f964 	bl	800c2d0 <_sbrk_r>
 800c008:	3001      	adds	r0, #1
 800c00a:	d1dd      	bne.n	800bfc8 <_malloc_r+0x64>
 800c00c:	e7cf      	b.n	800bfae <_malloc_r+0x4a>
 800c00e:	bf00      	nop
 800c010:	20000654 	.word	0x20000654
 800c014:	20000658 	.word	0x20000658

0800c018 <__ssputs_r>:
 800c018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c01c:	688e      	ldr	r6, [r1, #8]
 800c01e:	429e      	cmp	r6, r3
 800c020:	4682      	mov	sl, r0
 800c022:	460c      	mov	r4, r1
 800c024:	4690      	mov	r8, r2
 800c026:	461f      	mov	r7, r3
 800c028:	d838      	bhi.n	800c09c <__ssputs_r+0x84>
 800c02a:	898a      	ldrh	r2, [r1, #12]
 800c02c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c030:	d032      	beq.n	800c098 <__ssputs_r+0x80>
 800c032:	6825      	ldr	r5, [r4, #0]
 800c034:	6909      	ldr	r1, [r1, #16]
 800c036:	eba5 0901 	sub.w	r9, r5, r1
 800c03a:	6965      	ldr	r5, [r4, #20]
 800c03c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c040:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c044:	3301      	adds	r3, #1
 800c046:	444b      	add	r3, r9
 800c048:	106d      	asrs	r5, r5, #1
 800c04a:	429d      	cmp	r5, r3
 800c04c:	bf38      	it	cc
 800c04e:	461d      	movcc	r5, r3
 800c050:	0553      	lsls	r3, r2, #21
 800c052:	d531      	bpl.n	800c0b8 <__ssputs_r+0xa0>
 800c054:	4629      	mov	r1, r5
 800c056:	f7ff ff85 	bl	800bf64 <_malloc_r>
 800c05a:	4606      	mov	r6, r0
 800c05c:	b950      	cbnz	r0, 800c074 <__ssputs_r+0x5c>
 800c05e:	230c      	movs	r3, #12
 800c060:	f8ca 3000 	str.w	r3, [sl]
 800c064:	89a3      	ldrh	r3, [r4, #12]
 800c066:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c06a:	81a3      	strh	r3, [r4, #12]
 800c06c:	f04f 30ff 	mov.w	r0, #4294967295
 800c070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c074:	6921      	ldr	r1, [r4, #16]
 800c076:	464a      	mov	r2, r9
 800c078:	f7fe f84e 	bl	800a118 <memcpy>
 800c07c:	89a3      	ldrh	r3, [r4, #12]
 800c07e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c082:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c086:	81a3      	strh	r3, [r4, #12]
 800c088:	6126      	str	r6, [r4, #16]
 800c08a:	6165      	str	r5, [r4, #20]
 800c08c:	444e      	add	r6, r9
 800c08e:	eba5 0509 	sub.w	r5, r5, r9
 800c092:	6026      	str	r6, [r4, #0]
 800c094:	60a5      	str	r5, [r4, #8]
 800c096:	463e      	mov	r6, r7
 800c098:	42be      	cmp	r6, r7
 800c09a:	d900      	bls.n	800c09e <__ssputs_r+0x86>
 800c09c:	463e      	mov	r6, r7
 800c09e:	4632      	mov	r2, r6
 800c0a0:	6820      	ldr	r0, [r4, #0]
 800c0a2:	4641      	mov	r1, r8
 800c0a4:	f000 f966 	bl	800c374 <memmove>
 800c0a8:	68a3      	ldr	r3, [r4, #8]
 800c0aa:	6822      	ldr	r2, [r4, #0]
 800c0ac:	1b9b      	subs	r3, r3, r6
 800c0ae:	4432      	add	r2, r6
 800c0b0:	60a3      	str	r3, [r4, #8]
 800c0b2:	6022      	str	r2, [r4, #0]
 800c0b4:	2000      	movs	r0, #0
 800c0b6:	e7db      	b.n	800c070 <__ssputs_r+0x58>
 800c0b8:	462a      	mov	r2, r5
 800c0ba:	f000 f981 	bl	800c3c0 <_realloc_r>
 800c0be:	4606      	mov	r6, r0
 800c0c0:	2800      	cmp	r0, #0
 800c0c2:	d1e1      	bne.n	800c088 <__ssputs_r+0x70>
 800c0c4:	6921      	ldr	r1, [r4, #16]
 800c0c6:	4650      	mov	r0, sl
 800c0c8:	f7ff fefc 	bl	800bec4 <_free_r>
 800c0cc:	e7c7      	b.n	800c05e <__ssputs_r+0x46>
	...

0800c0d0 <_svfiprintf_r>:
 800c0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0d4:	4698      	mov	r8, r3
 800c0d6:	898b      	ldrh	r3, [r1, #12]
 800c0d8:	061b      	lsls	r3, r3, #24
 800c0da:	b09d      	sub	sp, #116	; 0x74
 800c0dc:	4607      	mov	r7, r0
 800c0de:	460d      	mov	r5, r1
 800c0e0:	4614      	mov	r4, r2
 800c0e2:	d50e      	bpl.n	800c102 <_svfiprintf_r+0x32>
 800c0e4:	690b      	ldr	r3, [r1, #16]
 800c0e6:	b963      	cbnz	r3, 800c102 <_svfiprintf_r+0x32>
 800c0e8:	2140      	movs	r1, #64	; 0x40
 800c0ea:	f7ff ff3b 	bl	800bf64 <_malloc_r>
 800c0ee:	6028      	str	r0, [r5, #0]
 800c0f0:	6128      	str	r0, [r5, #16]
 800c0f2:	b920      	cbnz	r0, 800c0fe <_svfiprintf_r+0x2e>
 800c0f4:	230c      	movs	r3, #12
 800c0f6:	603b      	str	r3, [r7, #0]
 800c0f8:	f04f 30ff 	mov.w	r0, #4294967295
 800c0fc:	e0d1      	b.n	800c2a2 <_svfiprintf_r+0x1d2>
 800c0fe:	2340      	movs	r3, #64	; 0x40
 800c100:	616b      	str	r3, [r5, #20]
 800c102:	2300      	movs	r3, #0
 800c104:	9309      	str	r3, [sp, #36]	; 0x24
 800c106:	2320      	movs	r3, #32
 800c108:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c10c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c110:	2330      	movs	r3, #48	; 0x30
 800c112:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c2bc <_svfiprintf_r+0x1ec>
 800c116:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c11a:	f04f 0901 	mov.w	r9, #1
 800c11e:	4623      	mov	r3, r4
 800c120:	469a      	mov	sl, r3
 800c122:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c126:	b10a      	cbz	r2, 800c12c <_svfiprintf_r+0x5c>
 800c128:	2a25      	cmp	r2, #37	; 0x25
 800c12a:	d1f9      	bne.n	800c120 <_svfiprintf_r+0x50>
 800c12c:	ebba 0b04 	subs.w	fp, sl, r4
 800c130:	d00b      	beq.n	800c14a <_svfiprintf_r+0x7a>
 800c132:	465b      	mov	r3, fp
 800c134:	4622      	mov	r2, r4
 800c136:	4629      	mov	r1, r5
 800c138:	4638      	mov	r0, r7
 800c13a:	f7ff ff6d 	bl	800c018 <__ssputs_r>
 800c13e:	3001      	adds	r0, #1
 800c140:	f000 80aa 	beq.w	800c298 <_svfiprintf_r+0x1c8>
 800c144:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c146:	445a      	add	r2, fp
 800c148:	9209      	str	r2, [sp, #36]	; 0x24
 800c14a:	f89a 3000 	ldrb.w	r3, [sl]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	f000 80a2 	beq.w	800c298 <_svfiprintf_r+0x1c8>
 800c154:	2300      	movs	r3, #0
 800c156:	f04f 32ff 	mov.w	r2, #4294967295
 800c15a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c15e:	f10a 0a01 	add.w	sl, sl, #1
 800c162:	9304      	str	r3, [sp, #16]
 800c164:	9307      	str	r3, [sp, #28]
 800c166:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c16a:	931a      	str	r3, [sp, #104]	; 0x68
 800c16c:	4654      	mov	r4, sl
 800c16e:	2205      	movs	r2, #5
 800c170:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c174:	4851      	ldr	r0, [pc, #324]	; (800c2bc <_svfiprintf_r+0x1ec>)
 800c176:	f7f4 f83b 	bl	80001f0 <memchr>
 800c17a:	9a04      	ldr	r2, [sp, #16]
 800c17c:	b9d8      	cbnz	r0, 800c1b6 <_svfiprintf_r+0xe6>
 800c17e:	06d0      	lsls	r0, r2, #27
 800c180:	bf44      	itt	mi
 800c182:	2320      	movmi	r3, #32
 800c184:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c188:	0711      	lsls	r1, r2, #28
 800c18a:	bf44      	itt	mi
 800c18c:	232b      	movmi	r3, #43	; 0x2b
 800c18e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c192:	f89a 3000 	ldrb.w	r3, [sl]
 800c196:	2b2a      	cmp	r3, #42	; 0x2a
 800c198:	d015      	beq.n	800c1c6 <_svfiprintf_r+0xf6>
 800c19a:	9a07      	ldr	r2, [sp, #28]
 800c19c:	4654      	mov	r4, sl
 800c19e:	2000      	movs	r0, #0
 800c1a0:	f04f 0c0a 	mov.w	ip, #10
 800c1a4:	4621      	mov	r1, r4
 800c1a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1aa:	3b30      	subs	r3, #48	; 0x30
 800c1ac:	2b09      	cmp	r3, #9
 800c1ae:	d94e      	bls.n	800c24e <_svfiprintf_r+0x17e>
 800c1b0:	b1b0      	cbz	r0, 800c1e0 <_svfiprintf_r+0x110>
 800c1b2:	9207      	str	r2, [sp, #28]
 800c1b4:	e014      	b.n	800c1e0 <_svfiprintf_r+0x110>
 800c1b6:	eba0 0308 	sub.w	r3, r0, r8
 800c1ba:	fa09 f303 	lsl.w	r3, r9, r3
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	9304      	str	r3, [sp, #16]
 800c1c2:	46a2      	mov	sl, r4
 800c1c4:	e7d2      	b.n	800c16c <_svfiprintf_r+0x9c>
 800c1c6:	9b03      	ldr	r3, [sp, #12]
 800c1c8:	1d19      	adds	r1, r3, #4
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	9103      	str	r1, [sp, #12]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	bfbb      	ittet	lt
 800c1d2:	425b      	neglt	r3, r3
 800c1d4:	f042 0202 	orrlt.w	r2, r2, #2
 800c1d8:	9307      	strge	r3, [sp, #28]
 800c1da:	9307      	strlt	r3, [sp, #28]
 800c1dc:	bfb8      	it	lt
 800c1de:	9204      	strlt	r2, [sp, #16]
 800c1e0:	7823      	ldrb	r3, [r4, #0]
 800c1e2:	2b2e      	cmp	r3, #46	; 0x2e
 800c1e4:	d10c      	bne.n	800c200 <_svfiprintf_r+0x130>
 800c1e6:	7863      	ldrb	r3, [r4, #1]
 800c1e8:	2b2a      	cmp	r3, #42	; 0x2a
 800c1ea:	d135      	bne.n	800c258 <_svfiprintf_r+0x188>
 800c1ec:	9b03      	ldr	r3, [sp, #12]
 800c1ee:	1d1a      	adds	r2, r3, #4
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	9203      	str	r2, [sp, #12]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	bfb8      	it	lt
 800c1f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800c1fc:	3402      	adds	r4, #2
 800c1fe:	9305      	str	r3, [sp, #20]
 800c200:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c2cc <_svfiprintf_r+0x1fc>
 800c204:	7821      	ldrb	r1, [r4, #0]
 800c206:	2203      	movs	r2, #3
 800c208:	4650      	mov	r0, sl
 800c20a:	f7f3 fff1 	bl	80001f0 <memchr>
 800c20e:	b140      	cbz	r0, 800c222 <_svfiprintf_r+0x152>
 800c210:	2340      	movs	r3, #64	; 0x40
 800c212:	eba0 000a 	sub.w	r0, r0, sl
 800c216:	fa03 f000 	lsl.w	r0, r3, r0
 800c21a:	9b04      	ldr	r3, [sp, #16]
 800c21c:	4303      	orrs	r3, r0
 800c21e:	3401      	adds	r4, #1
 800c220:	9304      	str	r3, [sp, #16]
 800c222:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c226:	4826      	ldr	r0, [pc, #152]	; (800c2c0 <_svfiprintf_r+0x1f0>)
 800c228:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c22c:	2206      	movs	r2, #6
 800c22e:	f7f3 ffdf 	bl	80001f0 <memchr>
 800c232:	2800      	cmp	r0, #0
 800c234:	d038      	beq.n	800c2a8 <_svfiprintf_r+0x1d8>
 800c236:	4b23      	ldr	r3, [pc, #140]	; (800c2c4 <_svfiprintf_r+0x1f4>)
 800c238:	bb1b      	cbnz	r3, 800c282 <_svfiprintf_r+0x1b2>
 800c23a:	9b03      	ldr	r3, [sp, #12]
 800c23c:	3307      	adds	r3, #7
 800c23e:	f023 0307 	bic.w	r3, r3, #7
 800c242:	3308      	adds	r3, #8
 800c244:	9303      	str	r3, [sp, #12]
 800c246:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c248:	4433      	add	r3, r6
 800c24a:	9309      	str	r3, [sp, #36]	; 0x24
 800c24c:	e767      	b.n	800c11e <_svfiprintf_r+0x4e>
 800c24e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c252:	460c      	mov	r4, r1
 800c254:	2001      	movs	r0, #1
 800c256:	e7a5      	b.n	800c1a4 <_svfiprintf_r+0xd4>
 800c258:	2300      	movs	r3, #0
 800c25a:	3401      	adds	r4, #1
 800c25c:	9305      	str	r3, [sp, #20]
 800c25e:	4619      	mov	r1, r3
 800c260:	f04f 0c0a 	mov.w	ip, #10
 800c264:	4620      	mov	r0, r4
 800c266:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c26a:	3a30      	subs	r2, #48	; 0x30
 800c26c:	2a09      	cmp	r2, #9
 800c26e:	d903      	bls.n	800c278 <_svfiprintf_r+0x1a8>
 800c270:	2b00      	cmp	r3, #0
 800c272:	d0c5      	beq.n	800c200 <_svfiprintf_r+0x130>
 800c274:	9105      	str	r1, [sp, #20]
 800c276:	e7c3      	b.n	800c200 <_svfiprintf_r+0x130>
 800c278:	fb0c 2101 	mla	r1, ip, r1, r2
 800c27c:	4604      	mov	r4, r0
 800c27e:	2301      	movs	r3, #1
 800c280:	e7f0      	b.n	800c264 <_svfiprintf_r+0x194>
 800c282:	ab03      	add	r3, sp, #12
 800c284:	9300      	str	r3, [sp, #0]
 800c286:	462a      	mov	r2, r5
 800c288:	4b0f      	ldr	r3, [pc, #60]	; (800c2c8 <_svfiprintf_r+0x1f8>)
 800c28a:	a904      	add	r1, sp, #16
 800c28c:	4638      	mov	r0, r7
 800c28e:	f7fd fff9 	bl	800a284 <_printf_float>
 800c292:	1c42      	adds	r2, r0, #1
 800c294:	4606      	mov	r6, r0
 800c296:	d1d6      	bne.n	800c246 <_svfiprintf_r+0x176>
 800c298:	89ab      	ldrh	r3, [r5, #12]
 800c29a:	065b      	lsls	r3, r3, #25
 800c29c:	f53f af2c 	bmi.w	800c0f8 <_svfiprintf_r+0x28>
 800c2a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2a2:	b01d      	add	sp, #116	; 0x74
 800c2a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2a8:	ab03      	add	r3, sp, #12
 800c2aa:	9300      	str	r3, [sp, #0]
 800c2ac:	462a      	mov	r2, r5
 800c2ae:	4b06      	ldr	r3, [pc, #24]	; (800c2c8 <_svfiprintf_r+0x1f8>)
 800c2b0:	a904      	add	r1, sp, #16
 800c2b2:	4638      	mov	r0, r7
 800c2b4:	f7fe fa8a 	bl	800a7cc <_printf_i>
 800c2b8:	e7eb      	b.n	800c292 <_svfiprintf_r+0x1c2>
 800c2ba:	bf00      	nop
 800c2bc:	0800d8a4 	.word	0x0800d8a4
 800c2c0:	0800d8ae 	.word	0x0800d8ae
 800c2c4:	0800a285 	.word	0x0800a285
 800c2c8:	0800c019 	.word	0x0800c019
 800c2cc:	0800d8aa 	.word	0x0800d8aa

0800c2d0 <_sbrk_r>:
 800c2d0:	b538      	push	{r3, r4, r5, lr}
 800c2d2:	4d06      	ldr	r5, [pc, #24]	; (800c2ec <_sbrk_r+0x1c>)
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	4604      	mov	r4, r0
 800c2d8:	4608      	mov	r0, r1
 800c2da:	602b      	str	r3, [r5, #0]
 800c2dc:	f7f6 fe70 	bl	8002fc0 <_sbrk>
 800c2e0:	1c43      	adds	r3, r0, #1
 800c2e2:	d102      	bne.n	800c2ea <_sbrk_r+0x1a>
 800c2e4:	682b      	ldr	r3, [r5, #0]
 800c2e6:	b103      	cbz	r3, 800c2ea <_sbrk_r+0x1a>
 800c2e8:	6023      	str	r3, [r4, #0]
 800c2ea:	bd38      	pop	{r3, r4, r5, pc}
 800c2ec:	200011cc 	.word	0x200011cc

0800c2f0 <__assert_func>:
 800c2f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c2f2:	4614      	mov	r4, r2
 800c2f4:	461a      	mov	r2, r3
 800c2f6:	4b09      	ldr	r3, [pc, #36]	; (800c31c <__assert_func+0x2c>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	4605      	mov	r5, r0
 800c2fc:	68d8      	ldr	r0, [r3, #12]
 800c2fe:	b14c      	cbz	r4, 800c314 <__assert_func+0x24>
 800c300:	4b07      	ldr	r3, [pc, #28]	; (800c320 <__assert_func+0x30>)
 800c302:	9100      	str	r1, [sp, #0]
 800c304:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c308:	4906      	ldr	r1, [pc, #24]	; (800c324 <__assert_func+0x34>)
 800c30a:	462b      	mov	r3, r5
 800c30c:	f000 f80e 	bl	800c32c <fiprintf>
 800c310:	f000 faa4 	bl	800c85c <abort>
 800c314:	4b04      	ldr	r3, [pc, #16]	; (800c328 <__assert_func+0x38>)
 800c316:	461c      	mov	r4, r3
 800c318:	e7f3      	b.n	800c302 <__assert_func+0x12>
 800c31a:	bf00      	nop
 800c31c:	20000024 	.word	0x20000024
 800c320:	0800d8b5 	.word	0x0800d8b5
 800c324:	0800d8c2 	.word	0x0800d8c2
 800c328:	0800d8f0 	.word	0x0800d8f0

0800c32c <fiprintf>:
 800c32c:	b40e      	push	{r1, r2, r3}
 800c32e:	b503      	push	{r0, r1, lr}
 800c330:	4601      	mov	r1, r0
 800c332:	ab03      	add	r3, sp, #12
 800c334:	4805      	ldr	r0, [pc, #20]	; (800c34c <fiprintf+0x20>)
 800c336:	f853 2b04 	ldr.w	r2, [r3], #4
 800c33a:	6800      	ldr	r0, [r0, #0]
 800c33c:	9301      	str	r3, [sp, #4]
 800c33e:	f000 f88f 	bl	800c460 <_vfiprintf_r>
 800c342:	b002      	add	sp, #8
 800c344:	f85d eb04 	ldr.w	lr, [sp], #4
 800c348:	b003      	add	sp, #12
 800c34a:	4770      	bx	lr
 800c34c:	20000024 	.word	0x20000024

0800c350 <__ascii_mbtowc>:
 800c350:	b082      	sub	sp, #8
 800c352:	b901      	cbnz	r1, 800c356 <__ascii_mbtowc+0x6>
 800c354:	a901      	add	r1, sp, #4
 800c356:	b142      	cbz	r2, 800c36a <__ascii_mbtowc+0x1a>
 800c358:	b14b      	cbz	r3, 800c36e <__ascii_mbtowc+0x1e>
 800c35a:	7813      	ldrb	r3, [r2, #0]
 800c35c:	600b      	str	r3, [r1, #0]
 800c35e:	7812      	ldrb	r2, [r2, #0]
 800c360:	1e10      	subs	r0, r2, #0
 800c362:	bf18      	it	ne
 800c364:	2001      	movne	r0, #1
 800c366:	b002      	add	sp, #8
 800c368:	4770      	bx	lr
 800c36a:	4610      	mov	r0, r2
 800c36c:	e7fb      	b.n	800c366 <__ascii_mbtowc+0x16>
 800c36e:	f06f 0001 	mvn.w	r0, #1
 800c372:	e7f8      	b.n	800c366 <__ascii_mbtowc+0x16>

0800c374 <memmove>:
 800c374:	4288      	cmp	r0, r1
 800c376:	b510      	push	{r4, lr}
 800c378:	eb01 0402 	add.w	r4, r1, r2
 800c37c:	d902      	bls.n	800c384 <memmove+0x10>
 800c37e:	4284      	cmp	r4, r0
 800c380:	4623      	mov	r3, r4
 800c382:	d807      	bhi.n	800c394 <memmove+0x20>
 800c384:	1e43      	subs	r3, r0, #1
 800c386:	42a1      	cmp	r1, r4
 800c388:	d008      	beq.n	800c39c <memmove+0x28>
 800c38a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c38e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c392:	e7f8      	b.n	800c386 <memmove+0x12>
 800c394:	4402      	add	r2, r0
 800c396:	4601      	mov	r1, r0
 800c398:	428a      	cmp	r2, r1
 800c39a:	d100      	bne.n	800c39e <memmove+0x2a>
 800c39c:	bd10      	pop	{r4, pc}
 800c39e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c3a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c3a6:	e7f7      	b.n	800c398 <memmove+0x24>

0800c3a8 <__malloc_lock>:
 800c3a8:	4801      	ldr	r0, [pc, #4]	; (800c3b0 <__malloc_lock+0x8>)
 800c3aa:	f000 bc17 	b.w	800cbdc <__retarget_lock_acquire_recursive>
 800c3ae:	bf00      	nop
 800c3b0:	200011d4 	.word	0x200011d4

0800c3b4 <__malloc_unlock>:
 800c3b4:	4801      	ldr	r0, [pc, #4]	; (800c3bc <__malloc_unlock+0x8>)
 800c3b6:	f000 bc12 	b.w	800cbde <__retarget_lock_release_recursive>
 800c3ba:	bf00      	nop
 800c3bc:	200011d4 	.word	0x200011d4

0800c3c0 <_realloc_r>:
 800c3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3c2:	4607      	mov	r7, r0
 800c3c4:	4614      	mov	r4, r2
 800c3c6:	460e      	mov	r6, r1
 800c3c8:	b921      	cbnz	r1, 800c3d4 <_realloc_r+0x14>
 800c3ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c3ce:	4611      	mov	r1, r2
 800c3d0:	f7ff bdc8 	b.w	800bf64 <_malloc_r>
 800c3d4:	b922      	cbnz	r2, 800c3e0 <_realloc_r+0x20>
 800c3d6:	f7ff fd75 	bl	800bec4 <_free_r>
 800c3da:	4625      	mov	r5, r4
 800c3dc:	4628      	mov	r0, r5
 800c3de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3e0:	f000 fc62 	bl	800cca8 <_malloc_usable_size_r>
 800c3e4:	42a0      	cmp	r0, r4
 800c3e6:	d20f      	bcs.n	800c408 <_realloc_r+0x48>
 800c3e8:	4621      	mov	r1, r4
 800c3ea:	4638      	mov	r0, r7
 800c3ec:	f7ff fdba 	bl	800bf64 <_malloc_r>
 800c3f0:	4605      	mov	r5, r0
 800c3f2:	2800      	cmp	r0, #0
 800c3f4:	d0f2      	beq.n	800c3dc <_realloc_r+0x1c>
 800c3f6:	4631      	mov	r1, r6
 800c3f8:	4622      	mov	r2, r4
 800c3fa:	f7fd fe8d 	bl	800a118 <memcpy>
 800c3fe:	4631      	mov	r1, r6
 800c400:	4638      	mov	r0, r7
 800c402:	f7ff fd5f 	bl	800bec4 <_free_r>
 800c406:	e7e9      	b.n	800c3dc <_realloc_r+0x1c>
 800c408:	4635      	mov	r5, r6
 800c40a:	e7e7      	b.n	800c3dc <_realloc_r+0x1c>

0800c40c <__sfputc_r>:
 800c40c:	6893      	ldr	r3, [r2, #8]
 800c40e:	3b01      	subs	r3, #1
 800c410:	2b00      	cmp	r3, #0
 800c412:	b410      	push	{r4}
 800c414:	6093      	str	r3, [r2, #8]
 800c416:	da08      	bge.n	800c42a <__sfputc_r+0x1e>
 800c418:	6994      	ldr	r4, [r2, #24]
 800c41a:	42a3      	cmp	r3, r4
 800c41c:	db01      	blt.n	800c422 <__sfputc_r+0x16>
 800c41e:	290a      	cmp	r1, #10
 800c420:	d103      	bne.n	800c42a <__sfputc_r+0x1e>
 800c422:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c426:	f000 b94b 	b.w	800c6c0 <__swbuf_r>
 800c42a:	6813      	ldr	r3, [r2, #0]
 800c42c:	1c58      	adds	r0, r3, #1
 800c42e:	6010      	str	r0, [r2, #0]
 800c430:	7019      	strb	r1, [r3, #0]
 800c432:	4608      	mov	r0, r1
 800c434:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c438:	4770      	bx	lr

0800c43a <__sfputs_r>:
 800c43a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c43c:	4606      	mov	r6, r0
 800c43e:	460f      	mov	r7, r1
 800c440:	4614      	mov	r4, r2
 800c442:	18d5      	adds	r5, r2, r3
 800c444:	42ac      	cmp	r4, r5
 800c446:	d101      	bne.n	800c44c <__sfputs_r+0x12>
 800c448:	2000      	movs	r0, #0
 800c44a:	e007      	b.n	800c45c <__sfputs_r+0x22>
 800c44c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c450:	463a      	mov	r2, r7
 800c452:	4630      	mov	r0, r6
 800c454:	f7ff ffda 	bl	800c40c <__sfputc_r>
 800c458:	1c43      	adds	r3, r0, #1
 800c45a:	d1f3      	bne.n	800c444 <__sfputs_r+0xa>
 800c45c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c460 <_vfiprintf_r>:
 800c460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c464:	460d      	mov	r5, r1
 800c466:	b09d      	sub	sp, #116	; 0x74
 800c468:	4614      	mov	r4, r2
 800c46a:	4698      	mov	r8, r3
 800c46c:	4606      	mov	r6, r0
 800c46e:	b118      	cbz	r0, 800c478 <_vfiprintf_r+0x18>
 800c470:	6983      	ldr	r3, [r0, #24]
 800c472:	b90b      	cbnz	r3, 800c478 <_vfiprintf_r+0x18>
 800c474:	f000 fb14 	bl	800caa0 <__sinit>
 800c478:	4b89      	ldr	r3, [pc, #548]	; (800c6a0 <_vfiprintf_r+0x240>)
 800c47a:	429d      	cmp	r5, r3
 800c47c:	d11b      	bne.n	800c4b6 <_vfiprintf_r+0x56>
 800c47e:	6875      	ldr	r5, [r6, #4]
 800c480:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c482:	07d9      	lsls	r1, r3, #31
 800c484:	d405      	bmi.n	800c492 <_vfiprintf_r+0x32>
 800c486:	89ab      	ldrh	r3, [r5, #12]
 800c488:	059a      	lsls	r2, r3, #22
 800c48a:	d402      	bmi.n	800c492 <_vfiprintf_r+0x32>
 800c48c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c48e:	f000 fba5 	bl	800cbdc <__retarget_lock_acquire_recursive>
 800c492:	89ab      	ldrh	r3, [r5, #12]
 800c494:	071b      	lsls	r3, r3, #28
 800c496:	d501      	bpl.n	800c49c <_vfiprintf_r+0x3c>
 800c498:	692b      	ldr	r3, [r5, #16]
 800c49a:	b9eb      	cbnz	r3, 800c4d8 <_vfiprintf_r+0x78>
 800c49c:	4629      	mov	r1, r5
 800c49e:	4630      	mov	r0, r6
 800c4a0:	f000 f96e 	bl	800c780 <__swsetup_r>
 800c4a4:	b1c0      	cbz	r0, 800c4d8 <_vfiprintf_r+0x78>
 800c4a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c4a8:	07dc      	lsls	r4, r3, #31
 800c4aa:	d50e      	bpl.n	800c4ca <_vfiprintf_r+0x6a>
 800c4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b0:	b01d      	add	sp, #116	; 0x74
 800c4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4b6:	4b7b      	ldr	r3, [pc, #492]	; (800c6a4 <_vfiprintf_r+0x244>)
 800c4b8:	429d      	cmp	r5, r3
 800c4ba:	d101      	bne.n	800c4c0 <_vfiprintf_r+0x60>
 800c4bc:	68b5      	ldr	r5, [r6, #8]
 800c4be:	e7df      	b.n	800c480 <_vfiprintf_r+0x20>
 800c4c0:	4b79      	ldr	r3, [pc, #484]	; (800c6a8 <_vfiprintf_r+0x248>)
 800c4c2:	429d      	cmp	r5, r3
 800c4c4:	bf08      	it	eq
 800c4c6:	68f5      	ldreq	r5, [r6, #12]
 800c4c8:	e7da      	b.n	800c480 <_vfiprintf_r+0x20>
 800c4ca:	89ab      	ldrh	r3, [r5, #12]
 800c4cc:	0598      	lsls	r0, r3, #22
 800c4ce:	d4ed      	bmi.n	800c4ac <_vfiprintf_r+0x4c>
 800c4d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c4d2:	f000 fb84 	bl	800cbde <__retarget_lock_release_recursive>
 800c4d6:	e7e9      	b.n	800c4ac <_vfiprintf_r+0x4c>
 800c4d8:	2300      	movs	r3, #0
 800c4da:	9309      	str	r3, [sp, #36]	; 0x24
 800c4dc:	2320      	movs	r3, #32
 800c4de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c4e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c4e6:	2330      	movs	r3, #48	; 0x30
 800c4e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c6ac <_vfiprintf_r+0x24c>
 800c4ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c4f0:	f04f 0901 	mov.w	r9, #1
 800c4f4:	4623      	mov	r3, r4
 800c4f6:	469a      	mov	sl, r3
 800c4f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4fc:	b10a      	cbz	r2, 800c502 <_vfiprintf_r+0xa2>
 800c4fe:	2a25      	cmp	r2, #37	; 0x25
 800c500:	d1f9      	bne.n	800c4f6 <_vfiprintf_r+0x96>
 800c502:	ebba 0b04 	subs.w	fp, sl, r4
 800c506:	d00b      	beq.n	800c520 <_vfiprintf_r+0xc0>
 800c508:	465b      	mov	r3, fp
 800c50a:	4622      	mov	r2, r4
 800c50c:	4629      	mov	r1, r5
 800c50e:	4630      	mov	r0, r6
 800c510:	f7ff ff93 	bl	800c43a <__sfputs_r>
 800c514:	3001      	adds	r0, #1
 800c516:	f000 80aa 	beq.w	800c66e <_vfiprintf_r+0x20e>
 800c51a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c51c:	445a      	add	r2, fp
 800c51e:	9209      	str	r2, [sp, #36]	; 0x24
 800c520:	f89a 3000 	ldrb.w	r3, [sl]
 800c524:	2b00      	cmp	r3, #0
 800c526:	f000 80a2 	beq.w	800c66e <_vfiprintf_r+0x20e>
 800c52a:	2300      	movs	r3, #0
 800c52c:	f04f 32ff 	mov.w	r2, #4294967295
 800c530:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c534:	f10a 0a01 	add.w	sl, sl, #1
 800c538:	9304      	str	r3, [sp, #16]
 800c53a:	9307      	str	r3, [sp, #28]
 800c53c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c540:	931a      	str	r3, [sp, #104]	; 0x68
 800c542:	4654      	mov	r4, sl
 800c544:	2205      	movs	r2, #5
 800c546:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c54a:	4858      	ldr	r0, [pc, #352]	; (800c6ac <_vfiprintf_r+0x24c>)
 800c54c:	f7f3 fe50 	bl	80001f0 <memchr>
 800c550:	9a04      	ldr	r2, [sp, #16]
 800c552:	b9d8      	cbnz	r0, 800c58c <_vfiprintf_r+0x12c>
 800c554:	06d1      	lsls	r1, r2, #27
 800c556:	bf44      	itt	mi
 800c558:	2320      	movmi	r3, #32
 800c55a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c55e:	0713      	lsls	r3, r2, #28
 800c560:	bf44      	itt	mi
 800c562:	232b      	movmi	r3, #43	; 0x2b
 800c564:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c568:	f89a 3000 	ldrb.w	r3, [sl]
 800c56c:	2b2a      	cmp	r3, #42	; 0x2a
 800c56e:	d015      	beq.n	800c59c <_vfiprintf_r+0x13c>
 800c570:	9a07      	ldr	r2, [sp, #28]
 800c572:	4654      	mov	r4, sl
 800c574:	2000      	movs	r0, #0
 800c576:	f04f 0c0a 	mov.w	ip, #10
 800c57a:	4621      	mov	r1, r4
 800c57c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c580:	3b30      	subs	r3, #48	; 0x30
 800c582:	2b09      	cmp	r3, #9
 800c584:	d94e      	bls.n	800c624 <_vfiprintf_r+0x1c4>
 800c586:	b1b0      	cbz	r0, 800c5b6 <_vfiprintf_r+0x156>
 800c588:	9207      	str	r2, [sp, #28]
 800c58a:	e014      	b.n	800c5b6 <_vfiprintf_r+0x156>
 800c58c:	eba0 0308 	sub.w	r3, r0, r8
 800c590:	fa09 f303 	lsl.w	r3, r9, r3
 800c594:	4313      	orrs	r3, r2
 800c596:	9304      	str	r3, [sp, #16]
 800c598:	46a2      	mov	sl, r4
 800c59a:	e7d2      	b.n	800c542 <_vfiprintf_r+0xe2>
 800c59c:	9b03      	ldr	r3, [sp, #12]
 800c59e:	1d19      	adds	r1, r3, #4
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	9103      	str	r1, [sp, #12]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	bfbb      	ittet	lt
 800c5a8:	425b      	neglt	r3, r3
 800c5aa:	f042 0202 	orrlt.w	r2, r2, #2
 800c5ae:	9307      	strge	r3, [sp, #28]
 800c5b0:	9307      	strlt	r3, [sp, #28]
 800c5b2:	bfb8      	it	lt
 800c5b4:	9204      	strlt	r2, [sp, #16]
 800c5b6:	7823      	ldrb	r3, [r4, #0]
 800c5b8:	2b2e      	cmp	r3, #46	; 0x2e
 800c5ba:	d10c      	bne.n	800c5d6 <_vfiprintf_r+0x176>
 800c5bc:	7863      	ldrb	r3, [r4, #1]
 800c5be:	2b2a      	cmp	r3, #42	; 0x2a
 800c5c0:	d135      	bne.n	800c62e <_vfiprintf_r+0x1ce>
 800c5c2:	9b03      	ldr	r3, [sp, #12]
 800c5c4:	1d1a      	adds	r2, r3, #4
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	9203      	str	r2, [sp, #12]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	bfb8      	it	lt
 800c5ce:	f04f 33ff 	movlt.w	r3, #4294967295
 800c5d2:	3402      	adds	r4, #2
 800c5d4:	9305      	str	r3, [sp, #20]
 800c5d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c6bc <_vfiprintf_r+0x25c>
 800c5da:	7821      	ldrb	r1, [r4, #0]
 800c5dc:	2203      	movs	r2, #3
 800c5de:	4650      	mov	r0, sl
 800c5e0:	f7f3 fe06 	bl	80001f0 <memchr>
 800c5e4:	b140      	cbz	r0, 800c5f8 <_vfiprintf_r+0x198>
 800c5e6:	2340      	movs	r3, #64	; 0x40
 800c5e8:	eba0 000a 	sub.w	r0, r0, sl
 800c5ec:	fa03 f000 	lsl.w	r0, r3, r0
 800c5f0:	9b04      	ldr	r3, [sp, #16]
 800c5f2:	4303      	orrs	r3, r0
 800c5f4:	3401      	adds	r4, #1
 800c5f6:	9304      	str	r3, [sp, #16]
 800c5f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5fc:	482c      	ldr	r0, [pc, #176]	; (800c6b0 <_vfiprintf_r+0x250>)
 800c5fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c602:	2206      	movs	r2, #6
 800c604:	f7f3 fdf4 	bl	80001f0 <memchr>
 800c608:	2800      	cmp	r0, #0
 800c60a:	d03f      	beq.n	800c68c <_vfiprintf_r+0x22c>
 800c60c:	4b29      	ldr	r3, [pc, #164]	; (800c6b4 <_vfiprintf_r+0x254>)
 800c60e:	bb1b      	cbnz	r3, 800c658 <_vfiprintf_r+0x1f8>
 800c610:	9b03      	ldr	r3, [sp, #12]
 800c612:	3307      	adds	r3, #7
 800c614:	f023 0307 	bic.w	r3, r3, #7
 800c618:	3308      	adds	r3, #8
 800c61a:	9303      	str	r3, [sp, #12]
 800c61c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c61e:	443b      	add	r3, r7
 800c620:	9309      	str	r3, [sp, #36]	; 0x24
 800c622:	e767      	b.n	800c4f4 <_vfiprintf_r+0x94>
 800c624:	fb0c 3202 	mla	r2, ip, r2, r3
 800c628:	460c      	mov	r4, r1
 800c62a:	2001      	movs	r0, #1
 800c62c:	e7a5      	b.n	800c57a <_vfiprintf_r+0x11a>
 800c62e:	2300      	movs	r3, #0
 800c630:	3401      	adds	r4, #1
 800c632:	9305      	str	r3, [sp, #20]
 800c634:	4619      	mov	r1, r3
 800c636:	f04f 0c0a 	mov.w	ip, #10
 800c63a:	4620      	mov	r0, r4
 800c63c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c640:	3a30      	subs	r2, #48	; 0x30
 800c642:	2a09      	cmp	r2, #9
 800c644:	d903      	bls.n	800c64e <_vfiprintf_r+0x1ee>
 800c646:	2b00      	cmp	r3, #0
 800c648:	d0c5      	beq.n	800c5d6 <_vfiprintf_r+0x176>
 800c64a:	9105      	str	r1, [sp, #20]
 800c64c:	e7c3      	b.n	800c5d6 <_vfiprintf_r+0x176>
 800c64e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c652:	4604      	mov	r4, r0
 800c654:	2301      	movs	r3, #1
 800c656:	e7f0      	b.n	800c63a <_vfiprintf_r+0x1da>
 800c658:	ab03      	add	r3, sp, #12
 800c65a:	9300      	str	r3, [sp, #0]
 800c65c:	462a      	mov	r2, r5
 800c65e:	4b16      	ldr	r3, [pc, #88]	; (800c6b8 <_vfiprintf_r+0x258>)
 800c660:	a904      	add	r1, sp, #16
 800c662:	4630      	mov	r0, r6
 800c664:	f7fd fe0e 	bl	800a284 <_printf_float>
 800c668:	4607      	mov	r7, r0
 800c66a:	1c78      	adds	r0, r7, #1
 800c66c:	d1d6      	bne.n	800c61c <_vfiprintf_r+0x1bc>
 800c66e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c670:	07d9      	lsls	r1, r3, #31
 800c672:	d405      	bmi.n	800c680 <_vfiprintf_r+0x220>
 800c674:	89ab      	ldrh	r3, [r5, #12]
 800c676:	059a      	lsls	r2, r3, #22
 800c678:	d402      	bmi.n	800c680 <_vfiprintf_r+0x220>
 800c67a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c67c:	f000 faaf 	bl	800cbde <__retarget_lock_release_recursive>
 800c680:	89ab      	ldrh	r3, [r5, #12]
 800c682:	065b      	lsls	r3, r3, #25
 800c684:	f53f af12 	bmi.w	800c4ac <_vfiprintf_r+0x4c>
 800c688:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c68a:	e711      	b.n	800c4b0 <_vfiprintf_r+0x50>
 800c68c:	ab03      	add	r3, sp, #12
 800c68e:	9300      	str	r3, [sp, #0]
 800c690:	462a      	mov	r2, r5
 800c692:	4b09      	ldr	r3, [pc, #36]	; (800c6b8 <_vfiprintf_r+0x258>)
 800c694:	a904      	add	r1, sp, #16
 800c696:	4630      	mov	r0, r6
 800c698:	f7fe f898 	bl	800a7cc <_printf_i>
 800c69c:	e7e4      	b.n	800c668 <_vfiprintf_r+0x208>
 800c69e:	bf00      	nop
 800c6a0:	0800da1c 	.word	0x0800da1c
 800c6a4:	0800da3c 	.word	0x0800da3c
 800c6a8:	0800d9fc 	.word	0x0800d9fc
 800c6ac:	0800d8a4 	.word	0x0800d8a4
 800c6b0:	0800d8ae 	.word	0x0800d8ae
 800c6b4:	0800a285 	.word	0x0800a285
 800c6b8:	0800c43b 	.word	0x0800c43b
 800c6bc:	0800d8aa 	.word	0x0800d8aa

0800c6c0 <__swbuf_r>:
 800c6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6c2:	460e      	mov	r6, r1
 800c6c4:	4614      	mov	r4, r2
 800c6c6:	4605      	mov	r5, r0
 800c6c8:	b118      	cbz	r0, 800c6d2 <__swbuf_r+0x12>
 800c6ca:	6983      	ldr	r3, [r0, #24]
 800c6cc:	b90b      	cbnz	r3, 800c6d2 <__swbuf_r+0x12>
 800c6ce:	f000 f9e7 	bl	800caa0 <__sinit>
 800c6d2:	4b21      	ldr	r3, [pc, #132]	; (800c758 <__swbuf_r+0x98>)
 800c6d4:	429c      	cmp	r4, r3
 800c6d6:	d12b      	bne.n	800c730 <__swbuf_r+0x70>
 800c6d8:	686c      	ldr	r4, [r5, #4]
 800c6da:	69a3      	ldr	r3, [r4, #24]
 800c6dc:	60a3      	str	r3, [r4, #8]
 800c6de:	89a3      	ldrh	r3, [r4, #12]
 800c6e0:	071a      	lsls	r2, r3, #28
 800c6e2:	d52f      	bpl.n	800c744 <__swbuf_r+0x84>
 800c6e4:	6923      	ldr	r3, [r4, #16]
 800c6e6:	b36b      	cbz	r3, 800c744 <__swbuf_r+0x84>
 800c6e8:	6923      	ldr	r3, [r4, #16]
 800c6ea:	6820      	ldr	r0, [r4, #0]
 800c6ec:	1ac0      	subs	r0, r0, r3
 800c6ee:	6963      	ldr	r3, [r4, #20]
 800c6f0:	b2f6      	uxtb	r6, r6
 800c6f2:	4283      	cmp	r3, r0
 800c6f4:	4637      	mov	r7, r6
 800c6f6:	dc04      	bgt.n	800c702 <__swbuf_r+0x42>
 800c6f8:	4621      	mov	r1, r4
 800c6fa:	4628      	mov	r0, r5
 800c6fc:	f000 f93c 	bl	800c978 <_fflush_r>
 800c700:	bb30      	cbnz	r0, 800c750 <__swbuf_r+0x90>
 800c702:	68a3      	ldr	r3, [r4, #8]
 800c704:	3b01      	subs	r3, #1
 800c706:	60a3      	str	r3, [r4, #8]
 800c708:	6823      	ldr	r3, [r4, #0]
 800c70a:	1c5a      	adds	r2, r3, #1
 800c70c:	6022      	str	r2, [r4, #0]
 800c70e:	701e      	strb	r6, [r3, #0]
 800c710:	6963      	ldr	r3, [r4, #20]
 800c712:	3001      	adds	r0, #1
 800c714:	4283      	cmp	r3, r0
 800c716:	d004      	beq.n	800c722 <__swbuf_r+0x62>
 800c718:	89a3      	ldrh	r3, [r4, #12]
 800c71a:	07db      	lsls	r3, r3, #31
 800c71c:	d506      	bpl.n	800c72c <__swbuf_r+0x6c>
 800c71e:	2e0a      	cmp	r6, #10
 800c720:	d104      	bne.n	800c72c <__swbuf_r+0x6c>
 800c722:	4621      	mov	r1, r4
 800c724:	4628      	mov	r0, r5
 800c726:	f000 f927 	bl	800c978 <_fflush_r>
 800c72a:	b988      	cbnz	r0, 800c750 <__swbuf_r+0x90>
 800c72c:	4638      	mov	r0, r7
 800c72e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c730:	4b0a      	ldr	r3, [pc, #40]	; (800c75c <__swbuf_r+0x9c>)
 800c732:	429c      	cmp	r4, r3
 800c734:	d101      	bne.n	800c73a <__swbuf_r+0x7a>
 800c736:	68ac      	ldr	r4, [r5, #8]
 800c738:	e7cf      	b.n	800c6da <__swbuf_r+0x1a>
 800c73a:	4b09      	ldr	r3, [pc, #36]	; (800c760 <__swbuf_r+0xa0>)
 800c73c:	429c      	cmp	r4, r3
 800c73e:	bf08      	it	eq
 800c740:	68ec      	ldreq	r4, [r5, #12]
 800c742:	e7ca      	b.n	800c6da <__swbuf_r+0x1a>
 800c744:	4621      	mov	r1, r4
 800c746:	4628      	mov	r0, r5
 800c748:	f000 f81a 	bl	800c780 <__swsetup_r>
 800c74c:	2800      	cmp	r0, #0
 800c74e:	d0cb      	beq.n	800c6e8 <__swbuf_r+0x28>
 800c750:	f04f 37ff 	mov.w	r7, #4294967295
 800c754:	e7ea      	b.n	800c72c <__swbuf_r+0x6c>
 800c756:	bf00      	nop
 800c758:	0800da1c 	.word	0x0800da1c
 800c75c:	0800da3c 	.word	0x0800da3c
 800c760:	0800d9fc 	.word	0x0800d9fc

0800c764 <__ascii_wctomb>:
 800c764:	b149      	cbz	r1, 800c77a <__ascii_wctomb+0x16>
 800c766:	2aff      	cmp	r2, #255	; 0xff
 800c768:	bf85      	ittet	hi
 800c76a:	238a      	movhi	r3, #138	; 0x8a
 800c76c:	6003      	strhi	r3, [r0, #0]
 800c76e:	700a      	strbls	r2, [r1, #0]
 800c770:	f04f 30ff 	movhi.w	r0, #4294967295
 800c774:	bf98      	it	ls
 800c776:	2001      	movls	r0, #1
 800c778:	4770      	bx	lr
 800c77a:	4608      	mov	r0, r1
 800c77c:	4770      	bx	lr
	...

0800c780 <__swsetup_r>:
 800c780:	4b32      	ldr	r3, [pc, #200]	; (800c84c <__swsetup_r+0xcc>)
 800c782:	b570      	push	{r4, r5, r6, lr}
 800c784:	681d      	ldr	r5, [r3, #0]
 800c786:	4606      	mov	r6, r0
 800c788:	460c      	mov	r4, r1
 800c78a:	b125      	cbz	r5, 800c796 <__swsetup_r+0x16>
 800c78c:	69ab      	ldr	r3, [r5, #24]
 800c78e:	b913      	cbnz	r3, 800c796 <__swsetup_r+0x16>
 800c790:	4628      	mov	r0, r5
 800c792:	f000 f985 	bl	800caa0 <__sinit>
 800c796:	4b2e      	ldr	r3, [pc, #184]	; (800c850 <__swsetup_r+0xd0>)
 800c798:	429c      	cmp	r4, r3
 800c79a:	d10f      	bne.n	800c7bc <__swsetup_r+0x3c>
 800c79c:	686c      	ldr	r4, [r5, #4]
 800c79e:	89a3      	ldrh	r3, [r4, #12]
 800c7a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c7a4:	0719      	lsls	r1, r3, #28
 800c7a6:	d42c      	bmi.n	800c802 <__swsetup_r+0x82>
 800c7a8:	06dd      	lsls	r5, r3, #27
 800c7aa:	d411      	bmi.n	800c7d0 <__swsetup_r+0x50>
 800c7ac:	2309      	movs	r3, #9
 800c7ae:	6033      	str	r3, [r6, #0]
 800c7b0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c7b4:	81a3      	strh	r3, [r4, #12]
 800c7b6:	f04f 30ff 	mov.w	r0, #4294967295
 800c7ba:	e03e      	b.n	800c83a <__swsetup_r+0xba>
 800c7bc:	4b25      	ldr	r3, [pc, #148]	; (800c854 <__swsetup_r+0xd4>)
 800c7be:	429c      	cmp	r4, r3
 800c7c0:	d101      	bne.n	800c7c6 <__swsetup_r+0x46>
 800c7c2:	68ac      	ldr	r4, [r5, #8]
 800c7c4:	e7eb      	b.n	800c79e <__swsetup_r+0x1e>
 800c7c6:	4b24      	ldr	r3, [pc, #144]	; (800c858 <__swsetup_r+0xd8>)
 800c7c8:	429c      	cmp	r4, r3
 800c7ca:	bf08      	it	eq
 800c7cc:	68ec      	ldreq	r4, [r5, #12]
 800c7ce:	e7e6      	b.n	800c79e <__swsetup_r+0x1e>
 800c7d0:	0758      	lsls	r0, r3, #29
 800c7d2:	d512      	bpl.n	800c7fa <__swsetup_r+0x7a>
 800c7d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c7d6:	b141      	cbz	r1, 800c7ea <__swsetup_r+0x6a>
 800c7d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c7dc:	4299      	cmp	r1, r3
 800c7de:	d002      	beq.n	800c7e6 <__swsetup_r+0x66>
 800c7e0:	4630      	mov	r0, r6
 800c7e2:	f7ff fb6f 	bl	800bec4 <_free_r>
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	6363      	str	r3, [r4, #52]	; 0x34
 800c7ea:	89a3      	ldrh	r3, [r4, #12]
 800c7ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c7f0:	81a3      	strh	r3, [r4, #12]
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	6063      	str	r3, [r4, #4]
 800c7f6:	6923      	ldr	r3, [r4, #16]
 800c7f8:	6023      	str	r3, [r4, #0]
 800c7fa:	89a3      	ldrh	r3, [r4, #12]
 800c7fc:	f043 0308 	orr.w	r3, r3, #8
 800c800:	81a3      	strh	r3, [r4, #12]
 800c802:	6923      	ldr	r3, [r4, #16]
 800c804:	b94b      	cbnz	r3, 800c81a <__swsetup_r+0x9a>
 800c806:	89a3      	ldrh	r3, [r4, #12]
 800c808:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c80c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c810:	d003      	beq.n	800c81a <__swsetup_r+0x9a>
 800c812:	4621      	mov	r1, r4
 800c814:	4630      	mov	r0, r6
 800c816:	f000 fa07 	bl	800cc28 <__smakebuf_r>
 800c81a:	89a0      	ldrh	r0, [r4, #12]
 800c81c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c820:	f010 0301 	ands.w	r3, r0, #1
 800c824:	d00a      	beq.n	800c83c <__swsetup_r+0xbc>
 800c826:	2300      	movs	r3, #0
 800c828:	60a3      	str	r3, [r4, #8]
 800c82a:	6963      	ldr	r3, [r4, #20]
 800c82c:	425b      	negs	r3, r3
 800c82e:	61a3      	str	r3, [r4, #24]
 800c830:	6923      	ldr	r3, [r4, #16]
 800c832:	b943      	cbnz	r3, 800c846 <__swsetup_r+0xc6>
 800c834:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c838:	d1ba      	bne.n	800c7b0 <__swsetup_r+0x30>
 800c83a:	bd70      	pop	{r4, r5, r6, pc}
 800c83c:	0781      	lsls	r1, r0, #30
 800c83e:	bf58      	it	pl
 800c840:	6963      	ldrpl	r3, [r4, #20]
 800c842:	60a3      	str	r3, [r4, #8]
 800c844:	e7f4      	b.n	800c830 <__swsetup_r+0xb0>
 800c846:	2000      	movs	r0, #0
 800c848:	e7f7      	b.n	800c83a <__swsetup_r+0xba>
 800c84a:	bf00      	nop
 800c84c:	20000024 	.word	0x20000024
 800c850:	0800da1c 	.word	0x0800da1c
 800c854:	0800da3c 	.word	0x0800da3c
 800c858:	0800d9fc 	.word	0x0800d9fc

0800c85c <abort>:
 800c85c:	b508      	push	{r3, lr}
 800c85e:	2006      	movs	r0, #6
 800c860:	f000 fa52 	bl	800cd08 <raise>
 800c864:	2001      	movs	r0, #1
 800c866:	f7f6 fb33 	bl	8002ed0 <_exit>
	...

0800c86c <__sflush_r>:
 800c86c:	898a      	ldrh	r2, [r1, #12]
 800c86e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c872:	4605      	mov	r5, r0
 800c874:	0710      	lsls	r0, r2, #28
 800c876:	460c      	mov	r4, r1
 800c878:	d458      	bmi.n	800c92c <__sflush_r+0xc0>
 800c87a:	684b      	ldr	r3, [r1, #4]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	dc05      	bgt.n	800c88c <__sflush_r+0x20>
 800c880:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c882:	2b00      	cmp	r3, #0
 800c884:	dc02      	bgt.n	800c88c <__sflush_r+0x20>
 800c886:	2000      	movs	r0, #0
 800c888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c88c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c88e:	2e00      	cmp	r6, #0
 800c890:	d0f9      	beq.n	800c886 <__sflush_r+0x1a>
 800c892:	2300      	movs	r3, #0
 800c894:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c898:	682f      	ldr	r7, [r5, #0]
 800c89a:	602b      	str	r3, [r5, #0]
 800c89c:	d032      	beq.n	800c904 <__sflush_r+0x98>
 800c89e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c8a0:	89a3      	ldrh	r3, [r4, #12]
 800c8a2:	075a      	lsls	r2, r3, #29
 800c8a4:	d505      	bpl.n	800c8b2 <__sflush_r+0x46>
 800c8a6:	6863      	ldr	r3, [r4, #4]
 800c8a8:	1ac0      	subs	r0, r0, r3
 800c8aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c8ac:	b10b      	cbz	r3, 800c8b2 <__sflush_r+0x46>
 800c8ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c8b0:	1ac0      	subs	r0, r0, r3
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	4602      	mov	r2, r0
 800c8b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c8b8:	6a21      	ldr	r1, [r4, #32]
 800c8ba:	4628      	mov	r0, r5
 800c8bc:	47b0      	blx	r6
 800c8be:	1c43      	adds	r3, r0, #1
 800c8c0:	89a3      	ldrh	r3, [r4, #12]
 800c8c2:	d106      	bne.n	800c8d2 <__sflush_r+0x66>
 800c8c4:	6829      	ldr	r1, [r5, #0]
 800c8c6:	291d      	cmp	r1, #29
 800c8c8:	d82c      	bhi.n	800c924 <__sflush_r+0xb8>
 800c8ca:	4a2a      	ldr	r2, [pc, #168]	; (800c974 <__sflush_r+0x108>)
 800c8cc:	40ca      	lsrs	r2, r1
 800c8ce:	07d6      	lsls	r6, r2, #31
 800c8d0:	d528      	bpl.n	800c924 <__sflush_r+0xb8>
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	6062      	str	r2, [r4, #4]
 800c8d6:	04d9      	lsls	r1, r3, #19
 800c8d8:	6922      	ldr	r2, [r4, #16]
 800c8da:	6022      	str	r2, [r4, #0]
 800c8dc:	d504      	bpl.n	800c8e8 <__sflush_r+0x7c>
 800c8de:	1c42      	adds	r2, r0, #1
 800c8e0:	d101      	bne.n	800c8e6 <__sflush_r+0x7a>
 800c8e2:	682b      	ldr	r3, [r5, #0]
 800c8e4:	b903      	cbnz	r3, 800c8e8 <__sflush_r+0x7c>
 800c8e6:	6560      	str	r0, [r4, #84]	; 0x54
 800c8e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c8ea:	602f      	str	r7, [r5, #0]
 800c8ec:	2900      	cmp	r1, #0
 800c8ee:	d0ca      	beq.n	800c886 <__sflush_r+0x1a>
 800c8f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c8f4:	4299      	cmp	r1, r3
 800c8f6:	d002      	beq.n	800c8fe <__sflush_r+0x92>
 800c8f8:	4628      	mov	r0, r5
 800c8fa:	f7ff fae3 	bl	800bec4 <_free_r>
 800c8fe:	2000      	movs	r0, #0
 800c900:	6360      	str	r0, [r4, #52]	; 0x34
 800c902:	e7c1      	b.n	800c888 <__sflush_r+0x1c>
 800c904:	6a21      	ldr	r1, [r4, #32]
 800c906:	2301      	movs	r3, #1
 800c908:	4628      	mov	r0, r5
 800c90a:	47b0      	blx	r6
 800c90c:	1c41      	adds	r1, r0, #1
 800c90e:	d1c7      	bne.n	800c8a0 <__sflush_r+0x34>
 800c910:	682b      	ldr	r3, [r5, #0]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d0c4      	beq.n	800c8a0 <__sflush_r+0x34>
 800c916:	2b1d      	cmp	r3, #29
 800c918:	d001      	beq.n	800c91e <__sflush_r+0xb2>
 800c91a:	2b16      	cmp	r3, #22
 800c91c:	d101      	bne.n	800c922 <__sflush_r+0xb6>
 800c91e:	602f      	str	r7, [r5, #0]
 800c920:	e7b1      	b.n	800c886 <__sflush_r+0x1a>
 800c922:	89a3      	ldrh	r3, [r4, #12]
 800c924:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c928:	81a3      	strh	r3, [r4, #12]
 800c92a:	e7ad      	b.n	800c888 <__sflush_r+0x1c>
 800c92c:	690f      	ldr	r7, [r1, #16]
 800c92e:	2f00      	cmp	r7, #0
 800c930:	d0a9      	beq.n	800c886 <__sflush_r+0x1a>
 800c932:	0793      	lsls	r3, r2, #30
 800c934:	680e      	ldr	r6, [r1, #0]
 800c936:	bf08      	it	eq
 800c938:	694b      	ldreq	r3, [r1, #20]
 800c93a:	600f      	str	r7, [r1, #0]
 800c93c:	bf18      	it	ne
 800c93e:	2300      	movne	r3, #0
 800c940:	eba6 0807 	sub.w	r8, r6, r7
 800c944:	608b      	str	r3, [r1, #8]
 800c946:	f1b8 0f00 	cmp.w	r8, #0
 800c94a:	dd9c      	ble.n	800c886 <__sflush_r+0x1a>
 800c94c:	6a21      	ldr	r1, [r4, #32]
 800c94e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c950:	4643      	mov	r3, r8
 800c952:	463a      	mov	r2, r7
 800c954:	4628      	mov	r0, r5
 800c956:	47b0      	blx	r6
 800c958:	2800      	cmp	r0, #0
 800c95a:	dc06      	bgt.n	800c96a <__sflush_r+0xfe>
 800c95c:	89a3      	ldrh	r3, [r4, #12]
 800c95e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c962:	81a3      	strh	r3, [r4, #12]
 800c964:	f04f 30ff 	mov.w	r0, #4294967295
 800c968:	e78e      	b.n	800c888 <__sflush_r+0x1c>
 800c96a:	4407      	add	r7, r0
 800c96c:	eba8 0800 	sub.w	r8, r8, r0
 800c970:	e7e9      	b.n	800c946 <__sflush_r+0xda>
 800c972:	bf00      	nop
 800c974:	20400001 	.word	0x20400001

0800c978 <_fflush_r>:
 800c978:	b538      	push	{r3, r4, r5, lr}
 800c97a:	690b      	ldr	r3, [r1, #16]
 800c97c:	4605      	mov	r5, r0
 800c97e:	460c      	mov	r4, r1
 800c980:	b913      	cbnz	r3, 800c988 <_fflush_r+0x10>
 800c982:	2500      	movs	r5, #0
 800c984:	4628      	mov	r0, r5
 800c986:	bd38      	pop	{r3, r4, r5, pc}
 800c988:	b118      	cbz	r0, 800c992 <_fflush_r+0x1a>
 800c98a:	6983      	ldr	r3, [r0, #24]
 800c98c:	b90b      	cbnz	r3, 800c992 <_fflush_r+0x1a>
 800c98e:	f000 f887 	bl	800caa0 <__sinit>
 800c992:	4b14      	ldr	r3, [pc, #80]	; (800c9e4 <_fflush_r+0x6c>)
 800c994:	429c      	cmp	r4, r3
 800c996:	d11b      	bne.n	800c9d0 <_fflush_r+0x58>
 800c998:	686c      	ldr	r4, [r5, #4]
 800c99a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d0ef      	beq.n	800c982 <_fflush_r+0xa>
 800c9a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c9a4:	07d0      	lsls	r0, r2, #31
 800c9a6:	d404      	bmi.n	800c9b2 <_fflush_r+0x3a>
 800c9a8:	0599      	lsls	r1, r3, #22
 800c9aa:	d402      	bmi.n	800c9b2 <_fflush_r+0x3a>
 800c9ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9ae:	f000 f915 	bl	800cbdc <__retarget_lock_acquire_recursive>
 800c9b2:	4628      	mov	r0, r5
 800c9b4:	4621      	mov	r1, r4
 800c9b6:	f7ff ff59 	bl	800c86c <__sflush_r>
 800c9ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c9bc:	07da      	lsls	r2, r3, #31
 800c9be:	4605      	mov	r5, r0
 800c9c0:	d4e0      	bmi.n	800c984 <_fflush_r+0xc>
 800c9c2:	89a3      	ldrh	r3, [r4, #12]
 800c9c4:	059b      	lsls	r3, r3, #22
 800c9c6:	d4dd      	bmi.n	800c984 <_fflush_r+0xc>
 800c9c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9ca:	f000 f908 	bl	800cbde <__retarget_lock_release_recursive>
 800c9ce:	e7d9      	b.n	800c984 <_fflush_r+0xc>
 800c9d0:	4b05      	ldr	r3, [pc, #20]	; (800c9e8 <_fflush_r+0x70>)
 800c9d2:	429c      	cmp	r4, r3
 800c9d4:	d101      	bne.n	800c9da <_fflush_r+0x62>
 800c9d6:	68ac      	ldr	r4, [r5, #8]
 800c9d8:	e7df      	b.n	800c99a <_fflush_r+0x22>
 800c9da:	4b04      	ldr	r3, [pc, #16]	; (800c9ec <_fflush_r+0x74>)
 800c9dc:	429c      	cmp	r4, r3
 800c9de:	bf08      	it	eq
 800c9e0:	68ec      	ldreq	r4, [r5, #12]
 800c9e2:	e7da      	b.n	800c99a <_fflush_r+0x22>
 800c9e4:	0800da1c 	.word	0x0800da1c
 800c9e8:	0800da3c 	.word	0x0800da3c
 800c9ec:	0800d9fc 	.word	0x0800d9fc

0800c9f0 <std>:
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	b510      	push	{r4, lr}
 800c9f4:	4604      	mov	r4, r0
 800c9f6:	e9c0 3300 	strd	r3, r3, [r0]
 800c9fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c9fe:	6083      	str	r3, [r0, #8]
 800ca00:	8181      	strh	r1, [r0, #12]
 800ca02:	6643      	str	r3, [r0, #100]	; 0x64
 800ca04:	81c2      	strh	r2, [r0, #14]
 800ca06:	6183      	str	r3, [r0, #24]
 800ca08:	4619      	mov	r1, r3
 800ca0a:	2208      	movs	r2, #8
 800ca0c:	305c      	adds	r0, #92	; 0x5c
 800ca0e:	f7fd fb91 	bl	800a134 <memset>
 800ca12:	4b05      	ldr	r3, [pc, #20]	; (800ca28 <std+0x38>)
 800ca14:	6263      	str	r3, [r4, #36]	; 0x24
 800ca16:	4b05      	ldr	r3, [pc, #20]	; (800ca2c <std+0x3c>)
 800ca18:	62a3      	str	r3, [r4, #40]	; 0x28
 800ca1a:	4b05      	ldr	r3, [pc, #20]	; (800ca30 <std+0x40>)
 800ca1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ca1e:	4b05      	ldr	r3, [pc, #20]	; (800ca34 <std+0x44>)
 800ca20:	6224      	str	r4, [r4, #32]
 800ca22:	6323      	str	r3, [r4, #48]	; 0x30
 800ca24:	bd10      	pop	{r4, pc}
 800ca26:	bf00      	nop
 800ca28:	0800cd41 	.word	0x0800cd41
 800ca2c:	0800cd63 	.word	0x0800cd63
 800ca30:	0800cd9b 	.word	0x0800cd9b
 800ca34:	0800cdbf 	.word	0x0800cdbf

0800ca38 <_cleanup_r>:
 800ca38:	4901      	ldr	r1, [pc, #4]	; (800ca40 <_cleanup_r+0x8>)
 800ca3a:	f000 b8af 	b.w	800cb9c <_fwalk_reent>
 800ca3e:	bf00      	nop
 800ca40:	0800c979 	.word	0x0800c979

0800ca44 <__sfmoreglue>:
 800ca44:	b570      	push	{r4, r5, r6, lr}
 800ca46:	1e4a      	subs	r2, r1, #1
 800ca48:	2568      	movs	r5, #104	; 0x68
 800ca4a:	4355      	muls	r5, r2
 800ca4c:	460e      	mov	r6, r1
 800ca4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ca52:	f7ff fa87 	bl	800bf64 <_malloc_r>
 800ca56:	4604      	mov	r4, r0
 800ca58:	b140      	cbz	r0, 800ca6c <__sfmoreglue+0x28>
 800ca5a:	2100      	movs	r1, #0
 800ca5c:	e9c0 1600 	strd	r1, r6, [r0]
 800ca60:	300c      	adds	r0, #12
 800ca62:	60a0      	str	r0, [r4, #8]
 800ca64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ca68:	f7fd fb64 	bl	800a134 <memset>
 800ca6c:	4620      	mov	r0, r4
 800ca6e:	bd70      	pop	{r4, r5, r6, pc}

0800ca70 <__sfp_lock_acquire>:
 800ca70:	4801      	ldr	r0, [pc, #4]	; (800ca78 <__sfp_lock_acquire+0x8>)
 800ca72:	f000 b8b3 	b.w	800cbdc <__retarget_lock_acquire_recursive>
 800ca76:	bf00      	nop
 800ca78:	200011d8 	.word	0x200011d8

0800ca7c <__sfp_lock_release>:
 800ca7c:	4801      	ldr	r0, [pc, #4]	; (800ca84 <__sfp_lock_release+0x8>)
 800ca7e:	f000 b8ae 	b.w	800cbde <__retarget_lock_release_recursive>
 800ca82:	bf00      	nop
 800ca84:	200011d8 	.word	0x200011d8

0800ca88 <__sinit_lock_acquire>:
 800ca88:	4801      	ldr	r0, [pc, #4]	; (800ca90 <__sinit_lock_acquire+0x8>)
 800ca8a:	f000 b8a7 	b.w	800cbdc <__retarget_lock_acquire_recursive>
 800ca8e:	bf00      	nop
 800ca90:	200011d3 	.word	0x200011d3

0800ca94 <__sinit_lock_release>:
 800ca94:	4801      	ldr	r0, [pc, #4]	; (800ca9c <__sinit_lock_release+0x8>)
 800ca96:	f000 b8a2 	b.w	800cbde <__retarget_lock_release_recursive>
 800ca9a:	bf00      	nop
 800ca9c:	200011d3 	.word	0x200011d3

0800caa0 <__sinit>:
 800caa0:	b510      	push	{r4, lr}
 800caa2:	4604      	mov	r4, r0
 800caa4:	f7ff fff0 	bl	800ca88 <__sinit_lock_acquire>
 800caa8:	69a3      	ldr	r3, [r4, #24]
 800caaa:	b11b      	cbz	r3, 800cab4 <__sinit+0x14>
 800caac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cab0:	f7ff bff0 	b.w	800ca94 <__sinit_lock_release>
 800cab4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cab8:	6523      	str	r3, [r4, #80]	; 0x50
 800caba:	4b13      	ldr	r3, [pc, #76]	; (800cb08 <__sinit+0x68>)
 800cabc:	4a13      	ldr	r2, [pc, #76]	; (800cb0c <__sinit+0x6c>)
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	62a2      	str	r2, [r4, #40]	; 0x28
 800cac2:	42a3      	cmp	r3, r4
 800cac4:	bf04      	itt	eq
 800cac6:	2301      	moveq	r3, #1
 800cac8:	61a3      	streq	r3, [r4, #24]
 800caca:	4620      	mov	r0, r4
 800cacc:	f000 f820 	bl	800cb10 <__sfp>
 800cad0:	6060      	str	r0, [r4, #4]
 800cad2:	4620      	mov	r0, r4
 800cad4:	f000 f81c 	bl	800cb10 <__sfp>
 800cad8:	60a0      	str	r0, [r4, #8]
 800cada:	4620      	mov	r0, r4
 800cadc:	f000 f818 	bl	800cb10 <__sfp>
 800cae0:	2200      	movs	r2, #0
 800cae2:	60e0      	str	r0, [r4, #12]
 800cae4:	2104      	movs	r1, #4
 800cae6:	6860      	ldr	r0, [r4, #4]
 800cae8:	f7ff ff82 	bl	800c9f0 <std>
 800caec:	68a0      	ldr	r0, [r4, #8]
 800caee:	2201      	movs	r2, #1
 800caf0:	2109      	movs	r1, #9
 800caf2:	f7ff ff7d 	bl	800c9f0 <std>
 800caf6:	68e0      	ldr	r0, [r4, #12]
 800caf8:	2202      	movs	r2, #2
 800cafa:	2112      	movs	r1, #18
 800cafc:	f7ff ff78 	bl	800c9f0 <std>
 800cb00:	2301      	movs	r3, #1
 800cb02:	61a3      	str	r3, [r4, #24]
 800cb04:	e7d2      	b.n	800caac <__sinit+0xc>
 800cb06:	bf00      	nop
 800cb08:	0800d67c 	.word	0x0800d67c
 800cb0c:	0800ca39 	.word	0x0800ca39

0800cb10 <__sfp>:
 800cb10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb12:	4607      	mov	r7, r0
 800cb14:	f7ff ffac 	bl	800ca70 <__sfp_lock_acquire>
 800cb18:	4b1e      	ldr	r3, [pc, #120]	; (800cb94 <__sfp+0x84>)
 800cb1a:	681e      	ldr	r6, [r3, #0]
 800cb1c:	69b3      	ldr	r3, [r6, #24]
 800cb1e:	b913      	cbnz	r3, 800cb26 <__sfp+0x16>
 800cb20:	4630      	mov	r0, r6
 800cb22:	f7ff ffbd 	bl	800caa0 <__sinit>
 800cb26:	3648      	adds	r6, #72	; 0x48
 800cb28:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cb2c:	3b01      	subs	r3, #1
 800cb2e:	d503      	bpl.n	800cb38 <__sfp+0x28>
 800cb30:	6833      	ldr	r3, [r6, #0]
 800cb32:	b30b      	cbz	r3, 800cb78 <__sfp+0x68>
 800cb34:	6836      	ldr	r6, [r6, #0]
 800cb36:	e7f7      	b.n	800cb28 <__sfp+0x18>
 800cb38:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cb3c:	b9d5      	cbnz	r5, 800cb74 <__sfp+0x64>
 800cb3e:	4b16      	ldr	r3, [pc, #88]	; (800cb98 <__sfp+0x88>)
 800cb40:	60e3      	str	r3, [r4, #12]
 800cb42:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cb46:	6665      	str	r5, [r4, #100]	; 0x64
 800cb48:	f000 f847 	bl	800cbda <__retarget_lock_init_recursive>
 800cb4c:	f7ff ff96 	bl	800ca7c <__sfp_lock_release>
 800cb50:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cb54:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cb58:	6025      	str	r5, [r4, #0]
 800cb5a:	61a5      	str	r5, [r4, #24]
 800cb5c:	2208      	movs	r2, #8
 800cb5e:	4629      	mov	r1, r5
 800cb60:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cb64:	f7fd fae6 	bl	800a134 <memset>
 800cb68:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cb6c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cb70:	4620      	mov	r0, r4
 800cb72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb74:	3468      	adds	r4, #104	; 0x68
 800cb76:	e7d9      	b.n	800cb2c <__sfp+0x1c>
 800cb78:	2104      	movs	r1, #4
 800cb7a:	4638      	mov	r0, r7
 800cb7c:	f7ff ff62 	bl	800ca44 <__sfmoreglue>
 800cb80:	4604      	mov	r4, r0
 800cb82:	6030      	str	r0, [r6, #0]
 800cb84:	2800      	cmp	r0, #0
 800cb86:	d1d5      	bne.n	800cb34 <__sfp+0x24>
 800cb88:	f7ff ff78 	bl	800ca7c <__sfp_lock_release>
 800cb8c:	230c      	movs	r3, #12
 800cb8e:	603b      	str	r3, [r7, #0]
 800cb90:	e7ee      	b.n	800cb70 <__sfp+0x60>
 800cb92:	bf00      	nop
 800cb94:	0800d67c 	.word	0x0800d67c
 800cb98:	ffff0001 	.word	0xffff0001

0800cb9c <_fwalk_reent>:
 800cb9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cba0:	4606      	mov	r6, r0
 800cba2:	4688      	mov	r8, r1
 800cba4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cba8:	2700      	movs	r7, #0
 800cbaa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cbae:	f1b9 0901 	subs.w	r9, r9, #1
 800cbb2:	d505      	bpl.n	800cbc0 <_fwalk_reent+0x24>
 800cbb4:	6824      	ldr	r4, [r4, #0]
 800cbb6:	2c00      	cmp	r4, #0
 800cbb8:	d1f7      	bne.n	800cbaa <_fwalk_reent+0xe>
 800cbba:	4638      	mov	r0, r7
 800cbbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbc0:	89ab      	ldrh	r3, [r5, #12]
 800cbc2:	2b01      	cmp	r3, #1
 800cbc4:	d907      	bls.n	800cbd6 <_fwalk_reent+0x3a>
 800cbc6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cbca:	3301      	adds	r3, #1
 800cbcc:	d003      	beq.n	800cbd6 <_fwalk_reent+0x3a>
 800cbce:	4629      	mov	r1, r5
 800cbd0:	4630      	mov	r0, r6
 800cbd2:	47c0      	blx	r8
 800cbd4:	4307      	orrs	r7, r0
 800cbd6:	3568      	adds	r5, #104	; 0x68
 800cbd8:	e7e9      	b.n	800cbae <_fwalk_reent+0x12>

0800cbda <__retarget_lock_init_recursive>:
 800cbda:	4770      	bx	lr

0800cbdc <__retarget_lock_acquire_recursive>:
 800cbdc:	4770      	bx	lr

0800cbde <__retarget_lock_release_recursive>:
 800cbde:	4770      	bx	lr

0800cbe0 <__swhatbuf_r>:
 800cbe0:	b570      	push	{r4, r5, r6, lr}
 800cbe2:	460e      	mov	r6, r1
 800cbe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbe8:	2900      	cmp	r1, #0
 800cbea:	b096      	sub	sp, #88	; 0x58
 800cbec:	4614      	mov	r4, r2
 800cbee:	461d      	mov	r5, r3
 800cbf0:	da07      	bge.n	800cc02 <__swhatbuf_r+0x22>
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	602b      	str	r3, [r5, #0]
 800cbf6:	89b3      	ldrh	r3, [r6, #12]
 800cbf8:	061a      	lsls	r2, r3, #24
 800cbfa:	d410      	bmi.n	800cc1e <__swhatbuf_r+0x3e>
 800cbfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc00:	e00e      	b.n	800cc20 <__swhatbuf_r+0x40>
 800cc02:	466a      	mov	r2, sp
 800cc04:	f000 f902 	bl	800ce0c <_fstat_r>
 800cc08:	2800      	cmp	r0, #0
 800cc0a:	dbf2      	blt.n	800cbf2 <__swhatbuf_r+0x12>
 800cc0c:	9a01      	ldr	r2, [sp, #4]
 800cc0e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cc12:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cc16:	425a      	negs	r2, r3
 800cc18:	415a      	adcs	r2, r3
 800cc1a:	602a      	str	r2, [r5, #0]
 800cc1c:	e7ee      	b.n	800cbfc <__swhatbuf_r+0x1c>
 800cc1e:	2340      	movs	r3, #64	; 0x40
 800cc20:	2000      	movs	r0, #0
 800cc22:	6023      	str	r3, [r4, #0]
 800cc24:	b016      	add	sp, #88	; 0x58
 800cc26:	bd70      	pop	{r4, r5, r6, pc}

0800cc28 <__smakebuf_r>:
 800cc28:	898b      	ldrh	r3, [r1, #12]
 800cc2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cc2c:	079d      	lsls	r5, r3, #30
 800cc2e:	4606      	mov	r6, r0
 800cc30:	460c      	mov	r4, r1
 800cc32:	d507      	bpl.n	800cc44 <__smakebuf_r+0x1c>
 800cc34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cc38:	6023      	str	r3, [r4, #0]
 800cc3a:	6123      	str	r3, [r4, #16]
 800cc3c:	2301      	movs	r3, #1
 800cc3e:	6163      	str	r3, [r4, #20]
 800cc40:	b002      	add	sp, #8
 800cc42:	bd70      	pop	{r4, r5, r6, pc}
 800cc44:	ab01      	add	r3, sp, #4
 800cc46:	466a      	mov	r2, sp
 800cc48:	f7ff ffca 	bl	800cbe0 <__swhatbuf_r>
 800cc4c:	9900      	ldr	r1, [sp, #0]
 800cc4e:	4605      	mov	r5, r0
 800cc50:	4630      	mov	r0, r6
 800cc52:	f7ff f987 	bl	800bf64 <_malloc_r>
 800cc56:	b948      	cbnz	r0, 800cc6c <__smakebuf_r+0x44>
 800cc58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc5c:	059a      	lsls	r2, r3, #22
 800cc5e:	d4ef      	bmi.n	800cc40 <__smakebuf_r+0x18>
 800cc60:	f023 0303 	bic.w	r3, r3, #3
 800cc64:	f043 0302 	orr.w	r3, r3, #2
 800cc68:	81a3      	strh	r3, [r4, #12]
 800cc6a:	e7e3      	b.n	800cc34 <__smakebuf_r+0xc>
 800cc6c:	4b0d      	ldr	r3, [pc, #52]	; (800cca4 <__smakebuf_r+0x7c>)
 800cc6e:	62b3      	str	r3, [r6, #40]	; 0x28
 800cc70:	89a3      	ldrh	r3, [r4, #12]
 800cc72:	6020      	str	r0, [r4, #0]
 800cc74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cc78:	81a3      	strh	r3, [r4, #12]
 800cc7a:	9b00      	ldr	r3, [sp, #0]
 800cc7c:	6163      	str	r3, [r4, #20]
 800cc7e:	9b01      	ldr	r3, [sp, #4]
 800cc80:	6120      	str	r0, [r4, #16]
 800cc82:	b15b      	cbz	r3, 800cc9c <__smakebuf_r+0x74>
 800cc84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc88:	4630      	mov	r0, r6
 800cc8a:	f000 f8d1 	bl	800ce30 <_isatty_r>
 800cc8e:	b128      	cbz	r0, 800cc9c <__smakebuf_r+0x74>
 800cc90:	89a3      	ldrh	r3, [r4, #12]
 800cc92:	f023 0303 	bic.w	r3, r3, #3
 800cc96:	f043 0301 	orr.w	r3, r3, #1
 800cc9a:	81a3      	strh	r3, [r4, #12]
 800cc9c:	89a0      	ldrh	r0, [r4, #12]
 800cc9e:	4305      	orrs	r5, r0
 800cca0:	81a5      	strh	r5, [r4, #12]
 800cca2:	e7cd      	b.n	800cc40 <__smakebuf_r+0x18>
 800cca4:	0800ca39 	.word	0x0800ca39

0800cca8 <_malloc_usable_size_r>:
 800cca8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccac:	1f18      	subs	r0, r3, #4
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	bfbc      	itt	lt
 800ccb2:	580b      	ldrlt	r3, [r1, r0]
 800ccb4:	18c0      	addlt	r0, r0, r3
 800ccb6:	4770      	bx	lr

0800ccb8 <_raise_r>:
 800ccb8:	291f      	cmp	r1, #31
 800ccba:	b538      	push	{r3, r4, r5, lr}
 800ccbc:	4604      	mov	r4, r0
 800ccbe:	460d      	mov	r5, r1
 800ccc0:	d904      	bls.n	800cccc <_raise_r+0x14>
 800ccc2:	2316      	movs	r3, #22
 800ccc4:	6003      	str	r3, [r0, #0]
 800ccc6:	f04f 30ff 	mov.w	r0, #4294967295
 800ccca:	bd38      	pop	{r3, r4, r5, pc}
 800cccc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ccce:	b112      	cbz	r2, 800ccd6 <_raise_r+0x1e>
 800ccd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ccd4:	b94b      	cbnz	r3, 800ccea <_raise_r+0x32>
 800ccd6:	4620      	mov	r0, r4
 800ccd8:	f000 f830 	bl	800cd3c <_getpid_r>
 800ccdc:	462a      	mov	r2, r5
 800ccde:	4601      	mov	r1, r0
 800cce0:	4620      	mov	r0, r4
 800cce2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cce6:	f000 b817 	b.w	800cd18 <_kill_r>
 800ccea:	2b01      	cmp	r3, #1
 800ccec:	d00a      	beq.n	800cd04 <_raise_r+0x4c>
 800ccee:	1c59      	adds	r1, r3, #1
 800ccf0:	d103      	bne.n	800ccfa <_raise_r+0x42>
 800ccf2:	2316      	movs	r3, #22
 800ccf4:	6003      	str	r3, [r0, #0]
 800ccf6:	2001      	movs	r0, #1
 800ccf8:	e7e7      	b.n	800ccca <_raise_r+0x12>
 800ccfa:	2400      	movs	r4, #0
 800ccfc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cd00:	4628      	mov	r0, r5
 800cd02:	4798      	blx	r3
 800cd04:	2000      	movs	r0, #0
 800cd06:	e7e0      	b.n	800ccca <_raise_r+0x12>

0800cd08 <raise>:
 800cd08:	4b02      	ldr	r3, [pc, #8]	; (800cd14 <raise+0xc>)
 800cd0a:	4601      	mov	r1, r0
 800cd0c:	6818      	ldr	r0, [r3, #0]
 800cd0e:	f7ff bfd3 	b.w	800ccb8 <_raise_r>
 800cd12:	bf00      	nop
 800cd14:	20000024 	.word	0x20000024

0800cd18 <_kill_r>:
 800cd18:	b538      	push	{r3, r4, r5, lr}
 800cd1a:	4d07      	ldr	r5, [pc, #28]	; (800cd38 <_kill_r+0x20>)
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	4604      	mov	r4, r0
 800cd20:	4608      	mov	r0, r1
 800cd22:	4611      	mov	r1, r2
 800cd24:	602b      	str	r3, [r5, #0]
 800cd26:	f7f6 f8c3 	bl	8002eb0 <_kill>
 800cd2a:	1c43      	adds	r3, r0, #1
 800cd2c:	d102      	bne.n	800cd34 <_kill_r+0x1c>
 800cd2e:	682b      	ldr	r3, [r5, #0]
 800cd30:	b103      	cbz	r3, 800cd34 <_kill_r+0x1c>
 800cd32:	6023      	str	r3, [r4, #0]
 800cd34:	bd38      	pop	{r3, r4, r5, pc}
 800cd36:	bf00      	nop
 800cd38:	200011cc 	.word	0x200011cc

0800cd3c <_getpid_r>:
 800cd3c:	f7f6 b8b0 	b.w	8002ea0 <_getpid>

0800cd40 <__sread>:
 800cd40:	b510      	push	{r4, lr}
 800cd42:	460c      	mov	r4, r1
 800cd44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd48:	f000 f894 	bl	800ce74 <_read_r>
 800cd4c:	2800      	cmp	r0, #0
 800cd4e:	bfab      	itete	ge
 800cd50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cd52:	89a3      	ldrhlt	r3, [r4, #12]
 800cd54:	181b      	addge	r3, r3, r0
 800cd56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cd5a:	bfac      	ite	ge
 800cd5c:	6563      	strge	r3, [r4, #84]	; 0x54
 800cd5e:	81a3      	strhlt	r3, [r4, #12]
 800cd60:	bd10      	pop	{r4, pc}

0800cd62 <__swrite>:
 800cd62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd66:	461f      	mov	r7, r3
 800cd68:	898b      	ldrh	r3, [r1, #12]
 800cd6a:	05db      	lsls	r3, r3, #23
 800cd6c:	4605      	mov	r5, r0
 800cd6e:	460c      	mov	r4, r1
 800cd70:	4616      	mov	r6, r2
 800cd72:	d505      	bpl.n	800cd80 <__swrite+0x1e>
 800cd74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd78:	2302      	movs	r3, #2
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	f000 f868 	bl	800ce50 <_lseek_r>
 800cd80:	89a3      	ldrh	r3, [r4, #12]
 800cd82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cd8a:	81a3      	strh	r3, [r4, #12]
 800cd8c:	4632      	mov	r2, r6
 800cd8e:	463b      	mov	r3, r7
 800cd90:	4628      	mov	r0, r5
 800cd92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd96:	f000 b817 	b.w	800cdc8 <_write_r>

0800cd9a <__sseek>:
 800cd9a:	b510      	push	{r4, lr}
 800cd9c:	460c      	mov	r4, r1
 800cd9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cda2:	f000 f855 	bl	800ce50 <_lseek_r>
 800cda6:	1c43      	adds	r3, r0, #1
 800cda8:	89a3      	ldrh	r3, [r4, #12]
 800cdaa:	bf15      	itete	ne
 800cdac:	6560      	strne	r0, [r4, #84]	; 0x54
 800cdae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cdb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cdb6:	81a3      	strheq	r3, [r4, #12]
 800cdb8:	bf18      	it	ne
 800cdba:	81a3      	strhne	r3, [r4, #12]
 800cdbc:	bd10      	pop	{r4, pc}

0800cdbe <__sclose>:
 800cdbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdc2:	f000 b813 	b.w	800cdec <_close_r>
	...

0800cdc8 <_write_r>:
 800cdc8:	b538      	push	{r3, r4, r5, lr}
 800cdca:	4d07      	ldr	r5, [pc, #28]	; (800cde8 <_write_r+0x20>)
 800cdcc:	4604      	mov	r4, r0
 800cdce:	4608      	mov	r0, r1
 800cdd0:	4611      	mov	r1, r2
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	602a      	str	r2, [r5, #0]
 800cdd6:	461a      	mov	r2, r3
 800cdd8:	f7f6 f8a1 	bl	8002f1e <_write>
 800cddc:	1c43      	adds	r3, r0, #1
 800cdde:	d102      	bne.n	800cde6 <_write_r+0x1e>
 800cde0:	682b      	ldr	r3, [r5, #0]
 800cde2:	b103      	cbz	r3, 800cde6 <_write_r+0x1e>
 800cde4:	6023      	str	r3, [r4, #0]
 800cde6:	bd38      	pop	{r3, r4, r5, pc}
 800cde8:	200011cc 	.word	0x200011cc

0800cdec <_close_r>:
 800cdec:	b538      	push	{r3, r4, r5, lr}
 800cdee:	4d06      	ldr	r5, [pc, #24]	; (800ce08 <_close_r+0x1c>)
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	4604      	mov	r4, r0
 800cdf4:	4608      	mov	r0, r1
 800cdf6:	602b      	str	r3, [r5, #0]
 800cdf8:	f7f6 f8ad 	bl	8002f56 <_close>
 800cdfc:	1c43      	adds	r3, r0, #1
 800cdfe:	d102      	bne.n	800ce06 <_close_r+0x1a>
 800ce00:	682b      	ldr	r3, [r5, #0]
 800ce02:	b103      	cbz	r3, 800ce06 <_close_r+0x1a>
 800ce04:	6023      	str	r3, [r4, #0]
 800ce06:	bd38      	pop	{r3, r4, r5, pc}
 800ce08:	200011cc 	.word	0x200011cc

0800ce0c <_fstat_r>:
 800ce0c:	b538      	push	{r3, r4, r5, lr}
 800ce0e:	4d07      	ldr	r5, [pc, #28]	; (800ce2c <_fstat_r+0x20>)
 800ce10:	2300      	movs	r3, #0
 800ce12:	4604      	mov	r4, r0
 800ce14:	4608      	mov	r0, r1
 800ce16:	4611      	mov	r1, r2
 800ce18:	602b      	str	r3, [r5, #0]
 800ce1a:	f7f6 f8a8 	bl	8002f6e <_fstat>
 800ce1e:	1c43      	adds	r3, r0, #1
 800ce20:	d102      	bne.n	800ce28 <_fstat_r+0x1c>
 800ce22:	682b      	ldr	r3, [r5, #0]
 800ce24:	b103      	cbz	r3, 800ce28 <_fstat_r+0x1c>
 800ce26:	6023      	str	r3, [r4, #0]
 800ce28:	bd38      	pop	{r3, r4, r5, pc}
 800ce2a:	bf00      	nop
 800ce2c:	200011cc 	.word	0x200011cc

0800ce30 <_isatty_r>:
 800ce30:	b538      	push	{r3, r4, r5, lr}
 800ce32:	4d06      	ldr	r5, [pc, #24]	; (800ce4c <_isatty_r+0x1c>)
 800ce34:	2300      	movs	r3, #0
 800ce36:	4604      	mov	r4, r0
 800ce38:	4608      	mov	r0, r1
 800ce3a:	602b      	str	r3, [r5, #0]
 800ce3c:	f7f6 f8a7 	bl	8002f8e <_isatty>
 800ce40:	1c43      	adds	r3, r0, #1
 800ce42:	d102      	bne.n	800ce4a <_isatty_r+0x1a>
 800ce44:	682b      	ldr	r3, [r5, #0]
 800ce46:	b103      	cbz	r3, 800ce4a <_isatty_r+0x1a>
 800ce48:	6023      	str	r3, [r4, #0]
 800ce4a:	bd38      	pop	{r3, r4, r5, pc}
 800ce4c:	200011cc 	.word	0x200011cc

0800ce50 <_lseek_r>:
 800ce50:	b538      	push	{r3, r4, r5, lr}
 800ce52:	4d07      	ldr	r5, [pc, #28]	; (800ce70 <_lseek_r+0x20>)
 800ce54:	4604      	mov	r4, r0
 800ce56:	4608      	mov	r0, r1
 800ce58:	4611      	mov	r1, r2
 800ce5a:	2200      	movs	r2, #0
 800ce5c:	602a      	str	r2, [r5, #0]
 800ce5e:	461a      	mov	r2, r3
 800ce60:	f7f6 f8a0 	bl	8002fa4 <_lseek>
 800ce64:	1c43      	adds	r3, r0, #1
 800ce66:	d102      	bne.n	800ce6e <_lseek_r+0x1e>
 800ce68:	682b      	ldr	r3, [r5, #0]
 800ce6a:	b103      	cbz	r3, 800ce6e <_lseek_r+0x1e>
 800ce6c:	6023      	str	r3, [r4, #0]
 800ce6e:	bd38      	pop	{r3, r4, r5, pc}
 800ce70:	200011cc 	.word	0x200011cc

0800ce74 <_read_r>:
 800ce74:	b538      	push	{r3, r4, r5, lr}
 800ce76:	4d07      	ldr	r5, [pc, #28]	; (800ce94 <_read_r+0x20>)
 800ce78:	4604      	mov	r4, r0
 800ce7a:	4608      	mov	r0, r1
 800ce7c:	4611      	mov	r1, r2
 800ce7e:	2200      	movs	r2, #0
 800ce80:	602a      	str	r2, [r5, #0]
 800ce82:	461a      	mov	r2, r3
 800ce84:	f7f6 f82e 	bl	8002ee4 <_read>
 800ce88:	1c43      	adds	r3, r0, #1
 800ce8a:	d102      	bne.n	800ce92 <_read_r+0x1e>
 800ce8c:	682b      	ldr	r3, [r5, #0]
 800ce8e:	b103      	cbz	r3, 800ce92 <_read_r+0x1e>
 800ce90:	6023      	str	r3, [r4, #0]
 800ce92:	bd38      	pop	{r3, r4, r5, pc}
 800ce94:	200011cc 	.word	0x200011cc

0800ce98 <_init>:
 800ce98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce9a:	bf00      	nop
 800ce9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce9e:	bc08      	pop	{r3}
 800cea0:	469e      	mov	lr, r3
 800cea2:	4770      	bx	lr

0800cea4 <_fini>:
 800cea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cea6:	bf00      	nop
 800cea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceaa:	bc08      	pop	{r3}
 800ceac:	469e      	mov	lr, r3
 800ceae:	4770      	bx	lr
