<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="269" />
   <clocksource preferredWidth="268" />
   <frequency preferredWidth="249" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Peripherals/Microcontroller Peripherals,Project,Library/Peripherals,Library" />
 <window width="1100" height="800" x="537" y="83" />
 <generation
   simulation="VERILOG"
   testbench_system="SIMPLE"
   testbench_simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
