#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 22 17:06:32 2024
# Process ID: 1802238
# Current directory: /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532
# Command line: vivado
# Log file: /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/vivado.log
# Journal file: /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Albert/Documents/GitHub/ECE532/group_demo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.ip_user_files', nor could it be found using path '/nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/C:/Users/Albert/Documents/GitHub/ECE532/group_demo/group_demo.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_rst_clk_wiz_1_100M_0
design_1_clk_wiz_1_0

update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Successfully read diagram <design_1> from BD file </nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/design_1.bd>
ERROR: [Common 17-167] Type error
ERROR: [Common 17-167] Type error
ERROR: [Common 17-167] Type error
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_clk_wiz_1_0 design_1_rst_clk_wiz_1_100M_0}] -log ip_upgrade.log
Upgrading '/nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3438] Customization errors found on 'design_1_clk_wiz_1_0'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'design_1_clk_wiz_1_0':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3419] Update of 'design_1_clk_wiz_1_0' to current project options has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'clock_CLK_OUT2'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'clock_CLK_OUT3'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'resetn'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_clk_wiz_1_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_out2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_out3'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'resetn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_clk_wiz_1_0'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated design_1_rst_clk_wiz_1_100M_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_clk_wiz_1_0' has identified issues that may require user intervention. Please review the upgrade log '/nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_clk_wiz_1_0 design_1_rst_clk_wiz_1_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/clk_wiz_1/clk_in1

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_IP} Slave {/microblaze_0_axi_intc/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IP]
</microblaze_0_axi_intc/S_AXI/Reg> is being mapped into </microblaze_0/Instruction> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_DC} Slave {/microblaze_0_axi_intc/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/microblaze_0_axi_intc/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /clk_wiz_1/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port (100 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0_0 /rst_clk_wiz_1_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0_0
endgroup
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_bd_design [get_bd_designs design_1]
close_project
