$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 8 # a [7:0] $end
  $var wire 8 $ b [7:0] $end
  $var wire 1 % s $end
  $var wire 8 & o [7:0] $end
  $scope module minmax $end
   $var wire 8 ' a [7:0] $end
   $var wire 8 ( b [7:0] $end
   $var wire 1 ) s $end
   $var wire 8 * o [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b01011001 #
b01011100 $
0%
b01011100 &
b01011001 '
b01011100 (
0)
b01011100 *
#10
b00000111 #
b00101110 $
1%
b00000111 &
b00000111 '
b00101110 (
1)
b00000111 *
#20
b01111100 #
b11110001 $
0%
b11110001 &
b01111100 '
b11110001 (
0)
b11110001 *
#30
b10011001 #
b00110111 $
b10011001 &
b10011001 '
b00110111 (
b10011001 *
#40
b01110010 #
b10001100 $
1%
b01110010 &
b01110010 '
b10001100 (
1)
b01110010 *
#50
b01000001 #
b00111001 $
0%
b01000001 &
b01000001 '
b00111001 (
0)
b01000001 *
#60
b10010110 #
b11010000 $
1%
b10010110 &
b10010110 '
b11010000 (
1)
b10010110 *
#70
b10100001 #
b10000000 $
b10000000 &
b10100001 '
b10000000 (
b10000000 *
#80
b01101000 #
b00000111 $
0%
b01101000 &
b01101000 '
b00000111 (
0)
b01101000 *
#90
b01100111 #
b11010110 $
b11010110 &
b01100111 '
b11010110 (
b11010110 *
#100
b11011100 #
b10001010 $
1%
b10001010 &
b11011100 '
b10001010 (
1)
b10001010 *
#110
b01000111 #
b01000111 $
0%
b01000111 &
b01000111 '
b01000111 (
0)
b01000111 *
#120
b10111000 #
b00010000 $
b10111000 &
b10111000 '
b00010000 (
b10111000 *
#130
b11001100 #
b10001010 $
1%
b10001010 &
b11001100 '
b10001010 (
1)
b10001010 *
#140
b11011001 #
b11100100 $
b11011001 &
b11011001 '
b11100100 (
b11011001 *
#150
b11010000 #
b10011001 $
b10011001 &
b11010000 '
b10011001 (
b10011001 *
#160
b00001010 #
b10001001 $
0%
b10001001 &
b00001010 '
b10001001 (
0)
b10001001 *
#170
b00010101 #
b11110111 $
b11110111 &
b00010101 '
b11110111 (
b11110111 *
#180
b00010110 #
b11110100 $
1%
b00010110 &
b00010110 '
b11110100 (
1)
b00010110 *
#190
b00011001 #
b11111011 $
0%
b11111011 &
b00011001 '
b11111011 (
0)
b11111011 *
#210
#220
#230
#240
