-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.3
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Erode_32_32_1080_1920_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Erode_32_32_1080_1920_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_st16_fsm_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv13_1FFC : STD_LOGIC_VECTOR (12 downto 0) := "1111111111100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_1FFA : STD_LOGIC_VECTOR (12 downto 0) := "1111111111010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_true : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal p_025_0_i_i_reg_547 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_156_0_pr1_reg_558 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal tmp_32_reg_2735 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2765 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2765_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_reg_2773 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_1_reg_2796 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_2_reg_2819 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_100 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond217_i_i_reg_2744 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_130 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_1_pr1_reg_578 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_2_pr1_reg_598 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_0_pr_reg_618 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_1_pr_reg_634 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_2_pr_reg_650 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_184 : BOOLEAN;
    signal cols_cast2_fu_923_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cols_cast2_reg_2618 : STD_LOGIC_VECTOR (13 downto 0);
    signal heightloop_fu_931_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal heightloop_reg_2625 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_fu_937_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_reg_2630 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_943_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_reg_2635 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_neg218_i_i_cast_fu_953_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_neg218_i_i_cast_reg_2642 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_fu_959_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ref_reg_2658 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_57_fu_965_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_reg_2663 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_978_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_2671 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_2676 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_y_fu_990_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_reg_2681 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_31_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_2688 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_reg_2693 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_2698 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_i_2_cast_cast_fu_1037_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_i_i_2_cast_cast_reg_2702 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_2_2_fu_1044_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_2_reg_2721 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_2_1_fu_1050_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_2_1_reg_2728 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_32_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2735_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1065_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_cond217_i_i_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_x_fu_1092_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_x_reg_2748 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_61_fu_1102_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_reg_2755 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_61_reg_2755_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2765_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2765_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2765_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2765_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2765_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2769 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_35_reg_2769_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_35_reg_2769_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_35_reg_2769_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_35_reg_2769_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_35_reg_2769_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_35_reg_2769_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_1129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_reg_2773_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_reg_2773_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_reg_2773_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_reg_2773_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_reg_2773_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_2777 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_2777_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_2777_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_2777_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_2777_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_2777_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_2777_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_2781 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_36_reg_2781_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_36_reg_2781_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_36_reg_2781_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_36_reg_2781_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_36_reg_2781_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_fu_1148_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_reg_2788 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2788_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2788_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2788_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2788_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2788_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_153_1_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_1_reg_2792 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_1_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_2800 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_2800_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_2800_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_2800_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_2800_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_2800_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_2800_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_1_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_1_reg_2804 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_fu_1191_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_1_reg_2811 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_reg_2811_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_reg_2811_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_reg_2811_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_reg_2811_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_153_2_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_2_reg_2815 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_2_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_2823 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_78_reg_2823_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_78_reg_2823_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_78_reg_2823_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_78_reg_2823_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_78_reg_2823_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_78_reg_2823_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_2_fu_1229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_2_reg_2827 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_2_fu_1234_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_2_reg_2834 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_2_reg_2834_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_2_reg_2834_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_2_reg_2834_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_2_reg_2834_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_fu_1239_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_reg_2838 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_0_pr1_phi_fu_563_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_9_reg_2838_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_reg_2838_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_reg_2838_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_1_fu_1243_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_1_reg_2842 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_1_pr1_phi_fu_583_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_2_fu_1247_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_2_reg_2846 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_2_pr1_phi_fu_603_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_0_1_fu_1251_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_0_1_reg_2850 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_0_pr_phi_fu_622_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_1_1_fu_1255_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_1_1_reg_2854 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_1_pr_phi_fu_638_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_2_1_fu_1259_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_9_2_1_reg_2858 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_2_pr_phi_fu_654_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_67_fu_1263_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_67_reg_2862 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_74_fu_1267_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_74_reg_2867 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_81_fu_1271_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_81_reg_2872 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_borderInterpolate_fu_757_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_reg_2877 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_62_fu_1275_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_reg_2882 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_fu_1279_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_reg_2887 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_0_2_reg_2887_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_borderInterpolate_fu_765_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_1_reg_2891 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_69_fu_1283_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_69_reg_2896 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_1_2_fu_1287_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_1_2_reg_2901 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_1_2_reg_2901_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_borderInterpolate_fu_773_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_2_reg_2905 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_76_fu_1291_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_76_reg_2910 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_fu_1295_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_reg_2915 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_2_2_reg_2915_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_0_addr_reg_2919 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_addr_reg_2925 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_addr_reg_2931 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_8_fu_1309_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_8_reg_2937 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_addr_reg_2941 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_addr_reg_2947 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_addr_reg_2953 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_8_1_fu_1323_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_8_1_reg_2959 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_addr_reg_2963 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_addr_reg_2969 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_addr_reg_2975 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_8_2_fu_1337_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_8_2_reg_2981 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_0_reg_3075 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_0_reg_3080 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_reg_3088 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_1400_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_65_reg_3095 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_fu_1404_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_reg_3101 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_2_0_reg_3107 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_0_reg_3112 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_reg_3120 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_1458_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_72_reg_3127 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_73_fu_1462_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_73_reg_3133 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_2_0_reg_3139 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_0_reg_3144 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_reg_3152 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_1516_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_79_reg_3159 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_80_fu_1520_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_80_reg_3165 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_0_1_12_reg_3171 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_12_reg_3178 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3178_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_12_reg_3185 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_12_reg_3192 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_1_1_12_reg_3192_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_12_reg_3199 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_12_reg_3206 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_1_1_12_reg_3206_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_0_1_fu_1705_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_0_1_reg_3213 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_0_1_fu_1822_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_0_1_reg_3219 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_0_1_fu_1939_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_0_1_reg_3225 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_load_reg_3231 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_load_reg_3237 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_1_1_load_reg_3237_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_load_reg_3243 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_0_2_fu_1979_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_0_2_reg_3248 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_1_fu_1986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_0_1_reg_3253 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_1_val_0_1_load_reg_3258 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_load_reg_3264 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_1_val_1_1_load_reg_3264_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_2_load_reg_3270 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_0_2_fu_2009_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_0_2_reg_3275 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_1_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_1_1_reg_3280 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_2_val_0_1_load_reg_3285 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_load_reg_3291 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_2_val_1_1_load_reg_3291_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_2_load_reg_3297 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_0_2_fu_2039_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_0_2_reg_3302 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_1_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_2_1_reg_3307 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_1_1_fu_2074_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_1_1_reg_3312 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_1_1_fu_2091_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_1_1_reg_3318 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_1_1_fu_2108_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_1_1_reg_3324 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_load_reg_3330 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_1_2_fu_2122_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_1_2_reg_3335 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_2_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_0_2_reg_3340 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_1_val_0_2_load_reg_3345 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_1_2_fu_2141_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_1_2_reg_3350 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_2_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_1_2_reg_3355 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_2_val_0_2_load_reg_3360 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_1_2_fu_2160_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_1_2_reg_3365 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_2_fu_2166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_2_2_reg_3370 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_2_1_fu_2194_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_2_1_reg_3375 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_2_1_fu_2211_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_2_1_reg_3381 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_2_1_fu_2228_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_2_1_reg_3387 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce0 : STD_LOGIC;
    signal k_buf_1_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce1 : STD_LOGIC;
    signal k_buf_1_val_0_we1 : STD_LOGIC;
    signal k_buf_1_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce0 : STD_LOGIC;
    signal k_buf_1_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce1 : STD_LOGIC;
    signal k_buf_1_val_1_we1 : STD_LOGIC;
    signal k_buf_1_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce0 : STD_LOGIC;
    signal k_buf_1_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce1 : STD_LOGIC;
    signal k_buf_1_val_2_we1 : STD_LOGIC;
    signal k_buf_1_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce0 : STD_LOGIC;
    signal k_buf_2_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce1 : STD_LOGIC;
    signal k_buf_2_val_0_we1 : STD_LOGIC;
    signal k_buf_2_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce0 : STD_LOGIC;
    signal k_buf_2_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce1 : STD_LOGIC;
    signal k_buf_2_val_1_we1 : STD_LOGIC;
    signal k_buf_2_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce0 : STD_LOGIC;
    signal k_buf_2_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce1 : STD_LOGIC;
    signal k_buf_2_val_2_we1 : STD_LOGIC;
    signal k_buf_2_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_borderInterpolate_fu_733_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_733_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_733_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_733_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_733_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_741_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_741_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_741_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_741_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_741_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_749_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_749_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_749_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_749_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_749_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_757_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_757_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_757_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_757_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_765_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_765_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_765_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_765_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_773_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_773_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_773_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_773_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_781_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_781_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_781_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_781_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_781_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_789_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_789_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_789_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_789_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_789_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_797_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_797_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_797_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_797_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_797_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_805_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_805_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_805_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_805_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_805_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_813_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_813_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_813_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_813_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_813_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_821_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_821_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_821_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_821_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_821_ap_ce : STD_LOGIC;
    signal p_012_0_i_i_reg_536 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_1302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_146_1_fu_1316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_146_2_fu_1330_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_val_0_1_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_9_fu_1620_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_7_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_9_fu_1652_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_8_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_9_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_9_fu_1737_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_2_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_9_fu_1769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_2_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_5_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_2_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_6_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_9_fu_1854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_2_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_7_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_9_fu_1886_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_2_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_8_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_2_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_9_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_5_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_6_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_7_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_8_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_9_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_5_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_6_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_0_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_0_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_1_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_2_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_0_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_1_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_2_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal rows_cast_fu_919_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast_fu_927_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_949_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_cast_fu_969_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_58_fu_1002_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_2_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_cast_fu_1056_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_60_fu_1071_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp2_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_1110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1124_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_cast_fu_1098_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_fu_1092_p2_temp: signed (13-1 downto 0);
    signal rev_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_1153_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_1_fu_1167_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal rev3_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_1196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_2_fu_1210_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal rev4_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1302_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_2877_temp: signed (15-1 downto 0);
    signal tmp_146_1_fu_1316_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_reg_2891_temp: signed (15-1 downto 0);
    signal tmp_146_2_fu_1330_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_reg_2905_temp: signed (15-1 downto 0);
    signal sel_tmp_fu_1603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_fu_1596_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp2_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1607_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp4_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_0_1_fu_1628_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp6_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1639_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_0_1_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_fu_1713_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp10_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1724_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp12_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_1_fu_1745_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp14_fu_1763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1756_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_0_1_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_1837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_fu_1830_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp18_fu_1848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_1841_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp19_fu_1869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_1_fu_1862_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp21_fu_1880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_fu_1873_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_0_1_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_0_0_2_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_1_0_2_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_2_0_2_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_1_fu_2064_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_1_1_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_1_fu_2081_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_1_1_fu_2086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_1_fu_2098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_1_1_fu_2103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_0_1_2_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_1_1_2_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_2_1_2_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_2_fu_2184_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_2_1_fu_2189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_2_fu_2201_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_2_1_fu_2206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_2_fu_2218_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_2_1_fu_2223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_0_2_2_fu_2235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_1_2_2_fu_2246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_2_2_2_fu_2257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_bdd_1174 : BOOLEAN;
    signal ap_sig_bdd_1178 : BOOLEAN;
    signal ap_sig_bdd_1185 : BOOLEAN;
    signal ap_sig_bdd_632 : BOOLEAN;
    signal ap_sig_bdd_1196 : BOOLEAN;
    signal ap_sig_bdd_1200 : BOOLEAN;
    signal ap_sig_bdd_1207 : BOOLEAN;
    signal ap_sig_bdd_1218 : BOOLEAN;
    signal ap_sig_bdd_1222 : BOOLEAN;
    signal ap_sig_bdd_1229 : BOOLEAN;

    component borderInterpolate IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p : IN STD_LOGIC_VECTOR (12 downto 0);
        len : IN STD_LOGIC_VECTOR (11 downto 0);
        borderType : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1);

    k_buf_0_val_1_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1);

    k_buf_0_val_2_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1);

    k_buf_1_val_0_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_0_address0,
        ce0 => k_buf_1_val_0_ce0,
        q0 => k_buf_1_val_0_q0,
        address1 => k_buf_1_val_0_address1,
        ce1 => k_buf_1_val_0_ce1,
        we1 => k_buf_1_val_0_we1,
        d1 => k_buf_1_val_0_d1);

    k_buf_1_val_1_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_1_address0,
        ce0 => k_buf_1_val_1_ce0,
        q0 => k_buf_1_val_1_q0,
        address1 => k_buf_1_val_1_address1,
        ce1 => k_buf_1_val_1_ce1,
        we1 => k_buf_1_val_1_we1,
        d1 => k_buf_1_val_1_d1);

    k_buf_1_val_2_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_2_address0,
        ce0 => k_buf_1_val_2_ce0,
        q0 => k_buf_1_val_2_q0,
        address1 => k_buf_1_val_2_address1,
        ce1 => k_buf_1_val_2_ce1,
        we1 => k_buf_1_val_2_we1,
        d1 => k_buf_1_val_2_d1);

    k_buf_2_val_0_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_0_address0,
        ce0 => k_buf_2_val_0_ce0,
        q0 => k_buf_2_val_0_q0,
        address1 => k_buf_2_val_0_address1,
        ce1 => k_buf_2_val_0_ce1,
        we1 => k_buf_2_val_0_we1,
        d1 => k_buf_2_val_0_d1);

    k_buf_2_val_1_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_1_address0,
        ce0 => k_buf_2_val_1_ce0,
        q0 => k_buf_2_val_1_q0,
        address1 => k_buf_2_val_1_address1,
        ce1 => k_buf_2_val_1_ce1,
        we1 => k_buf_2_val_1_we1,
        d1 => k_buf_2_val_1_d1);

    k_buf_2_val_2_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_2_address0,
        ce0 => k_buf_2_val_2_ce0,
        q0 => k_buf_2_val_2_q0,
        address1 => k_buf_2_val_2_address1,
        ce1 => k_buf_2_val_2_ce1,
        we1 => k_buf_2_val_2_we1,
        d1 => k_buf_2_val_2_d1);

    grp_borderInterpolate_fu_733 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_733_p,
        len => grp_borderInterpolate_fu_733_len,
        borderType => grp_borderInterpolate_fu_733_borderType,
        ap_return => grp_borderInterpolate_fu_733_ap_return,
        ap_ce => grp_borderInterpolate_fu_733_ap_ce);

    grp_borderInterpolate_fu_741 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_741_p,
        len => grp_borderInterpolate_fu_741_len,
        borderType => grp_borderInterpolate_fu_741_borderType,
        ap_return => grp_borderInterpolate_fu_741_ap_return,
        ap_ce => grp_borderInterpolate_fu_741_ap_ce);

    grp_borderInterpolate_fu_749 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_749_p,
        len => grp_borderInterpolate_fu_749_len,
        borderType => grp_borderInterpolate_fu_749_borderType,
        ap_return => grp_borderInterpolate_fu_749_ap_return,
        ap_ce => grp_borderInterpolate_fu_749_ap_ce);

    grp_borderInterpolate_fu_757 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_757_p,
        len => grp_borderInterpolate_fu_757_len,
        borderType => grp_borderInterpolate_fu_757_borderType,
        ap_return => grp_borderInterpolate_fu_757_ap_return,
        ap_ce => grp_borderInterpolate_fu_757_ap_ce);

    grp_borderInterpolate_fu_765 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_765_p,
        len => grp_borderInterpolate_fu_765_len,
        borderType => grp_borderInterpolate_fu_765_borderType,
        ap_return => grp_borderInterpolate_fu_765_ap_return,
        ap_ce => grp_borderInterpolate_fu_765_ap_ce);

    grp_borderInterpolate_fu_773 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_773_p,
        len => grp_borderInterpolate_fu_773_len,
        borderType => grp_borderInterpolate_fu_773_borderType,
        ap_return => grp_borderInterpolate_fu_773_ap_return,
        ap_ce => grp_borderInterpolate_fu_773_ap_ce);

    grp_borderInterpolate_fu_781 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_781_p,
        len => grp_borderInterpolate_fu_781_len,
        borderType => grp_borderInterpolate_fu_781_borderType,
        ap_return => grp_borderInterpolate_fu_781_ap_return,
        ap_ce => grp_borderInterpolate_fu_781_ap_ce);

    grp_borderInterpolate_fu_789 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_789_p,
        len => grp_borderInterpolate_fu_789_len,
        borderType => grp_borderInterpolate_fu_789_borderType,
        ap_return => grp_borderInterpolate_fu_789_ap_return,
        ap_ce => grp_borderInterpolate_fu_789_ap_ce);

    grp_borderInterpolate_fu_797 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_797_p,
        len => grp_borderInterpolate_fu_797_len,
        borderType => grp_borderInterpolate_fu_797_borderType,
        ap_return => grp_borderInterpolate_fu_797_ap_return,
        ap_ce => grp_borderInterpolate_fu_797_ap_ce);

    grp_borderInterpolate_fu_805 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_805_p,
        len => grp_borderInterpolate_fu_805_len,
        borderType => grp_borderInterpolate_fu_805_borderType,
        ap_return => grp_borderInterpolate_fu_805_ap_return,
        ap_ce => grp_borderInterpolate_fu_805_ap_ce);

    grp_borderInterpolate_fu_813 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_813_p,
        len => grp_borderInterpolate_fu_813_len,
        borderType => grp_borderInterpolate_fu_813_borderType,
        ap_return => grp_borderInterpolate_fu_813_ap_return,
        ap_ce => grp_borderInterpolate_fu_813_ap_ce);

    grp_borderInterpolate_fu_821 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_821_p,
        len => grp_borderInterpolate_fu_821_len,
        borderType => grp_borderInterpolate_fu_821_borderType,
        ap_return => grp_borderInterpolate_fu_821_ap_return,
        ap_ce => grp_borderInterpolate_fu_821_ap_ce);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (ap_const_lv1_0 = tmp_25_fu_973_p2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_32_fu_1060_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it12 assign process. --
    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                elsif ((((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_632) then
                if (ap_sig_bdd_1185) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7 <= col_buf_0_val_0_0_7_fu_242;
                elsif (ap_sig_bdd_1178) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7 <= col_buf_0_val_0_0_8_fu_246;
                elsif (ap_sig_bdd_1174) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7 <= col_buf_0_val_0_0_9_fu_250;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_632) then
                if (ap_sig_bdd_1185) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7 <= right_border_buf_0_val_1_2_fu_230;
                elsif (ap_sig_bdd_1178) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7 <= right_border_buf_0_val_1_2_5_fu_234;
                elsif (ap_sig_bdd_1174) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7 <= right_border_buf_0_val_1_2_6_fu_238;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_632) then
                if (ap_sig_bdd_1207) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7 <= col_buf_1_val_0_0_9_fu_226;
                elsif (ap_sig_bdd_1200) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7 <= col_buf_1_val_0_0_8_fu_218;
                elsif (ap_sig_bdd_1196) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7 <= col_buf_1_val_0_0_7_fu_202;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_632) then
                if (ap_sig_bdd_1207) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7 <= right_border_buf_1_val_1_2_fu_254;
                elsif (ap_sig_bdd_1200) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7 <= right_border_buf_1_val_1_2_5_fu_258;
                elsif (ap_sig_bdd_1196) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7 <= right_border_buf_1_val_1_2_6_fu_262;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_632) then
                if (ap_sig_bdd_1229) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7 <= col_buf_2_val_0_0_9_fu_154;
                elsif (ap_sig_bdd_1222) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7 <= col_buf_2_val_0_0_8_fu_146;
                elsif (ap_sig_bdd_1218) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7 <= col_buf_2_val_0_0_7_fu_130;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_632) then
                if (ap_sig_bdd_1229) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7 <= right_border_buf_2_val_1_2_6_fu_190;
                elsif (ap_sig_bdd_1222) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7 <= right_border_buf_2_val_1_2_5_fu_182;
                elsif (ap_sig_bdd_1218) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7 <= right_border_buf_2_val_1_2_fu_166;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1129_p2)) and not((ap_const_lv1_0 = tmp_36_fu_1143_p2)))) then 
                ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1129_p2)) and (ap_const_lv1_0 = tmp_36_fu_1143_p2) and not((col_assign_fu_1148_p2 = ap_const_lv2_1)) and not((col_assign_fu_1148_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1129_p2)) and (ap_const_lv1_0 = tmp_36_fu_1143_p2) and (col_assign_fu_1148_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1129_p2)) and (ap_const_lv1_0 = tmp_36_fu_1143_p2) and (col_assign_fu_1148_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2 assign process. --
    ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_reg_2773)) and not((ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8)))) then 
                ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_reg_2773)) and (ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8) and not((col_assign_9_fu_1239_p2 = ap_const_lv2_1)) and not((col_assign_9_fu_1239_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_reg_2773)) and (ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8) and (col_assign_9_fu_1239_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_reg_2773)) and (ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8) and (col_assign_9_fu_1239_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2 <= tmp_36_reg_2781;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2 <= ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1172_p2)) and not((ap_const_lv1_0 = tmp_156_1_fu_1186_p2)))) then 
                ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1172_p2)) and (ap_const_lv1_0 = tmp_156_1_fu_1186_p2) and not((col_assign_1_fu_1191_p2 = ap_const_lv2_1)) and not((col_assign_1_fu_1191_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1172_p2)) and (ap_const_lv1_0 = tmp_156_1_fu_1186_p2) and (col_assign_1_fu_1191_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1172_p2)) and (ap_const_lv1_0 = tmp_156_1_fu_1186_p2) and (col_assign_1_fu_1191_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1 <= ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2 assign process. --
    ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_1_reg_2796)) and not((ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_583_p8)))) then 
                ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_1_reg_2796)) and (ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_583_p8) and not((col_assign_9_1_fu_1243_p2 = ap_const_lv2_1)) and not((col_assign_9_1_fu_1243_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_1_reg_2796)) and (ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_583_p8) and (col_assign_9_1_fu_1243_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_1_reg_2796)) and (ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_583_p8) and (col_assign_9_1_fu_1243_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2 <= tmp_156_1_reg_2804;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2 <= ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1215_p2)) and not((ap_const_lv1_0 = tmp_156_2_fu_1229_p2)))) then 
                ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1215_p2)) and (ap_const_lv1_0 = tmp_156_2_fu_1229_p2) and not((col_assign_2_fu_1234_p2 = ap_const_lv2_1)) and not((col_assign_2_fu_1234_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1215_p2)) and (ap_const_lv1_0 = tmp_156_2_fu_1229_p2) and (col_assign_2_fu_1234_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1215_p2)) and (ap_const_lv1_0 = tmp_156_2_fu_1229_p2) and (col_assign_2_fu_1234_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1 <= ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2 assign process. --
    ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_2_reg_2819)) and not((ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_603_p8)))) then 
                ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_2_reg_2819)) and (ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_603_p8) and not((col_assign_9_2_fu_1247_p2 = ap_const_lv2_1)) and not((col_assign_9_2_fu_1247_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_2_reg_2819)) and (ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_603_p8) and (col_assign_9_2_fu_1247_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_2_reg_2819)) and (ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_603_p8) and (col_assign_9_2_fu_1247_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2 <= tmp_156_2_reg_2827;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
                ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2 <= ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it1;
            end if; 
        end if;
    end process;

    -- p_012_0_i_i_reg_536 assign process. --
    p_012_0_i_i_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st16_fsm_3 = ap_CS_fsm)) then 
                p_012_0_i_i_reg_536 <= i_V_reg_2671;
            elsif (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_bdd_184))) then 
                p_012_0_i_i_reg_536 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- p_025_0_i_i_reg_547 assign process. --
    p_025_0_i_i_reg_547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)))) then 
                p_025_0_i_i_reg_547 <= j_V_fu_1065_p2;
            elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
                p_025_0_i_i_reg_547 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_1_fu_122 assign process. --
    src_kernel_win_0_val_0_1_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6))))) then 
                src_kernel_win_0_val_0_1_fu_122 <= right_border_buf_0_val_2_0_reg_3075;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) and (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) and (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) and not((ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_1_fu_122 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and not((ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_1_fu_122 <= src_kernel_win_0_val_0_1_9_fu_1620_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_1_fu_138 assign process. --
    src_kernel_win_0_val_1_1_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6))))) then 
                src_kernel_win_0_val_1_1_fu_138 <= right_border_buf_0_val_1_0_reg_3080;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) and (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) and (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) and not((ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_1_fu_138 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and not((ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_1_fu_138 <= src_kernel_win_0_val_1_1_9_fu_1652_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_1_fu_134 assign process. --
    src_kernel_win_0_val_2_1_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) and not((ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_0)))) then 
                src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_2_fu_310;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) and (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_0_fu_302;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) and (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_1_fu_306;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and not((ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it6))))) then 
                src_kernel_win_0_val_2_1_fu_134 <= src_kernel_win_0_val_2_0_reg_3088;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_0_val_2_1_fu_134 <= col_buf_0_val_0_0_fu_338;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_1_0_reg_3080;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_0_1_fu_158 assign process. --
    src_kernel_win_1_val_0_1_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6))))) then 
                src_kernel_win_1_val_0_1_fu_158 <= right_border_buf_1_val_2_0_reg_3107;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) and (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) and (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) and not((ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_1_fu_158 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and not((ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_1_fu_158 <= src_kernel_win_1_val_0_1_9_fu_1737_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_1_1_fu_174 assign process. --
    src_kernel_win_1_val_1_1_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6))))) then 
                src_kernel_win_1_val_1_1_fu_174 <= right_border_buf_1_val_1_0_reg_3112;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) and (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) and (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) and not((ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_1_fu_174 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and not((ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_1_fu_174 <= src_kernel_win_1_val_1_1_9_fu_1769_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_2_1_fu_170 assign process. --
    src_kernel_win_1_val_2_1_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) and not((ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_0)))) then 
                src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_2_fu_322;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) and (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_0_fu_314;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) and (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_1_fu_318;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and not((ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6))))) then 
                src_kernel_win_1_val_2_1_fu_170 <= src_kernel_win_1_val_2_0_reg_3120;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_1_val_2_1_fu_170 <= col_buf_1_val_0_0_fu_342;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_1_0_reg_3112;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_0_1_fu_194 assign process. --
    src_kernel_win_2_val_0_1_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6))))) then 
                src_kernel_win_2_val_0_1_fu_194 <= right_border_buf_2_val_2_0_reg_3139;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) and (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) and (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) and not((ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_1_fu_194 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and not((ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_1_fu_194 <= src_kernel_win_2_val_0_1_9_fu_1854_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_1_1_fu_210 assign process. --
    src_kernel_win_2_val_1_1_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6))))) then 
                src_kernel_win_2_val_1_1_fu_210 <= right_border_buf_2_val_1_0_reg_3144;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) and (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) and (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) and not((ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_1_fu_210 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and not((ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_1_fu_210 <= src_kernel_win_2_val_1_1_9_fu_1886_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_2_1_fu_206 assign process. --
    src_kernel_win_2_val_2_1_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) and not((ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_0)))) then 
                src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_2_fu_334;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) and (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_0_fu_326;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) and (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_1_fu_330;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and not((ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6))))) then 
                src_kernel_win_2_val_2_1_fu_206 <= src_kernel_win_2_val_2_0_reg_3152;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_2_val_2_1_fu_206 <= col_buf_2_val_0_0_fu_346;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_1_0_reg_3144;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)))) then
                ImagLoc_x_reg_2748 <= ImagLoc_x_fu_1092_p2;
                brmerge_reg_2765 <= brmerge_fu_1106_p2;
                or_cond217_i_i_reg_2744 <= or_cond217_i_i_fu_1087_p2;
                tmp_61_reg_2755 <= tmp_61_fu_1102_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_25_fu_973_p2)))) then
                ImagLoc_y_reg_2681 <= ImagLoc_y_fu_990_p2;
                or_cond_2_reg_2693 <= or_cond_2_fu_1023_p2;
                p_i_i_2_cast_cast_reg_2702 <= p_i_i_2_cast_cast_fu_1037_p3;
                tmp_29_reg_2676 <= tmp_29_fu_984_p2;
                tmp_31_reg_2688 <= tmp_31_fu_996_p2;
                tmp_59_reg_2698 <= ImagLoc_y_fu_990_p2(12 downto 12);
                y_2_2_1_reg_2728 <= y_2_2_1_fu_1050_p2;
                y_2_2_reg_2721 <= y_2_2_fu_1044_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then
                ap_reg_ppstg_brmerge_reg_2765_pp0_it1 <= brmerge_reg_2765;
                ap_reg_ppstg_brmerge_reg_2765_pp0_it2 <= ap_reg_ppstg_brmerge_reg_2765_pp0_it1;
                ap_reg_ppstg_brmerge_reg_2765_pp0_it3 <= ap_reg_ppstg_brmerge_reg_2765_pp0_it2;
                ap_reg_ppstg_brmerge_reg_2765_pp0_it4 <= ap_reg_ppstg_brmerge_reg_2765_pp0_it3;
                ap_reg_ppstg_brmerge_reg_2765_pp0_it5 <= ap_reg_ppstg_brmerge_reg_2765_pp0_it4;
                ap_reg_ppstg_brmerge_reg_2765_pp0_it6 <= ap_reg_ppstg_brmerge_reg_2765_pp0_it5;
                ap_reg_ppstg_col_assign_1_reg_2811_pp0_it1 <= col_assign_1_reg_2811;
                ap_reg_ppstg_col_assign_1_reg_2811_pp0_it2 <= ap_reg_ppstg_col_assign_1_reg_2811_pp0_it1;
                ap_reg_ppstg_col_assign_1_reg_2811_pp0_it3 <= ap_reg_ppstg_col_assign_1_reg_2811_pp0_it2;
                ap_reg_ppstg_col_assign_1_reg_2811_pp0_it4 <= ap_reg_ppstg_col_assign_1_reg_2811_pp0_it3;
                ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 <= ap_reg_ppstg_col_assign_1_reg_2811_pp0_it4;
                ap_reg_ppstg_col_assign_2_reg_2834_pp0_it1 <= col_assign_2_reg_2834;
                ap_reg_ppstg_col_assign_2_reg_2834_pp0_it2 <= ap_reg_ppstg_col_assign_2_reg_2834_pp0_it1;
                ap_reg_ppstg_col_assign_2_reg_2834_pp0_it3 <= ap_reg_ppstg_col_assign_2_reg_2834_pp0_it2;
                ap_reg_ppstg_col_assign_2_reg_2834_pp0_it4 <= ap_reg_ppstg_col_assign_2_reg_2834_pp0_it3;
                ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 <= ap_reg_ppstg_col_assign_2_reg_2834_pp0_it4;
                ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 <= col_assign_8_1_reg_2959;
                ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 <= col_assign_8_2_reg_2981;
                ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 <= col_assign_8_reg_2937;
                ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it3 <= col_assign_9_0_1_reg_2850;
                ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it4 <= ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it3;
                ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 <= ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it4;
                ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it3 <= col_assign_9_1_1_reg_2854;
                ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it4 <= ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it3;
                ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 <= ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it4;
                ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it2 <= col_assign_9_1_reg_2842;
                ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it3 <= ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it2;
                ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it4 <= ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it3;
                ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 <= ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it4;
                ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it3 <= col_assign_9_2_1_reg_2858;
                ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it4 <= ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it3;
                ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 <= ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it4;
                ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it2 <= col_assign_9_2_reg_2846;
                ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it3 <= ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it2;
                ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it4 <= ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it3;
                ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 <= ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it4;
                ap_reg_ppstg_col_assign_9_reg_2838_pp0_it2 <= col_assign_9_reg_2838;
                ap_reg_ppstg_col_assign_9_reg_2838_pp0_it3 <= ap_reg_ppstg_col_assign_9_reg_2838_pp0_it2;
                ap_reg_ppstg_col_assign_9_reg_2838_pp0_it4 <= ap_reg_ppstg_col_assign_9_reg_2838_pp0_it3;
                ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 <= ap_reg_ppstg_col_assign_9_reg_2838_pp0_it4;
                ap_reg_ppstg_col_assign_reg_2788_pp0_it1 <= col_assign_reg_2788;
                ap_reg_ppstg_col_assign_reg_2788_pp0_it2 <= ap_reg_ppstg_col_assign_reg_2788_pp0_it1;
                ap_reg_ppstg_col_assign_reg_2788_pp0_it3 <= ap_reg_ppstg_col_assign_reg_2788_pp0_it2;
                ap_reg_ppstg_col_assign_reg_2788_pp0_it4 <= ap_reg_ppstg_col_assign_reg_2788_pp0_it3;
                ap_reg_ppstg_col_assign_reg_2788_pp0_it5 <= ap_reg_ppstg_col_assign_reg_2788_pp0_it4;
                ap_reg_ppstg_locy_0_2_reg_2887_pp0_it5 <= locy_0_2_reg_2887;
                ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 <= ap_reg_ppstg_locy_0_2_reg_2887_pp0_it5;
                ap_reg_ppstg_locy_1_2_reg_2901_pp0_it5 <= locy_1_2_reg_2901;
                ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 <= ap_reg_ppstg_locy_1_2_reg_2901_pp0_it5;
                ap_reg_ppstg_locy_2_2_reg_2915_pp0_it5 <= locy_2_2_reg_2915;
                ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 <= ap_reg_ppstg_locy_2_2_reg_2915_pp0_it5;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it1 <= or_cond217_i_i_reg_2744;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it10 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it9;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it10;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it2 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it1;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it3 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it2;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it4 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it3;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it5 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it4;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it6 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it5;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it7 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it6;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it8 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it7;
                ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it9 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it8;
                ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it1 <= or_cond4_1_reg_2796;
                ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it2 <= ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it1;
                ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it3 <= ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it2;
                ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it4 <= ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it3;
                ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 <= ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it4;
                ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6 <= ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5;
                ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it1 <= or_cond4_2_reg_2819;
                ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it2 <= ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it1;
                ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it3 <= ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it2;
                ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it4 <= ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it3;
                ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 <= ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it4;
                ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6 <= ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5;
                ap_reg_ppstg_or_cond4_reg_2773_pp0_it1 <= or_cond4_reg_2773;
                ap_reg_ppstg_or_cond4_reg_2773_pp0_it2 <= ap_reg_ppstg_or_cond4_reg_2773_pp0_it1;
                ap_reg_ppstg_or_cond4_reg_2773_pp0_it3 <= ap_reg_ppstg_or_cond4_reg_2773_pp0_it2;
                ap_reg_ppstg_or_cond4_reg_2773_pp0_it4 <= ap_reg_ppstg_or_cond4_reg_2773_pp0_it3;
                ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 <= ap_reg_ppstg_or_cond4_reg_2773_pp0_it4;
                ap_reg_ppstg_or_cond4_reg_2773_pp0_it6 <= ap_reg_ppstg_or_cond4_reg_2773_pp0_it5;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it9;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it8 <= src_kernel_win_0_val_0_1_12_reg_3171;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it8;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it9;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it10;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it9 <= src_kernel_win_0_val_0_1_load_reg_3231;
                ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3178_pp0_it8 <= src_kernel_win_0_val_1_1_12_reg_3178;
                ap_reg_ppstg_src_kernel_win_0_val_1_1_load_reg_3237_pp0_it9 <= src_kernel_win_0_val_1_1_load_reg_3237;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it10 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it9;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it8 <= src_kernel_win_1_val_0_1_12_reg_3185;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it9 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it8;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it10 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it9;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it11 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it10;
                ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it9 <= src_kernel_win_1_val_0_1_load_reg_3258;
                ap_reg_ppstg_src_kernel_win_1_val_1_1_12_reg_3192_pp0_it8 <= src_kernel_win_1_val_1_1_12_reg_3192;
                ap_reg_ppstg_src_kernel_win_1_val_1_1_load_reg_3264_pp0_it9 <= src_kernel_win_1_val_1_1_load_reg_3264;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it10 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it9;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it8 <= src_kernel_win_2_val_0_1_12_reg_3199;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it9 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it8;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it10 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it9;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it11 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it10;
                ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it9 <= src_kernel_win_2_val_0_1_load_reg_3285;
                ap_reg_ppstg_src_kernel_win_2_val_1_1_12_reg_3206_pp0_it8 <= src_kernel_win_2_val_1_1_12_reg_3206;
                ap_reg_ppstg_src_kernel_win_2_val_1_1_load_reg_3291_pp0_it9 <= src_kernel_win_2_val_1_1_load_reg_3291;
                ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it1 <= tmp_153_1_reg_2792;
                ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it2 <= ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it1;
                ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it3 <= ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it2;
                ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it4 <= ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it3;
                ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5 <= ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it4;
                ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6 <= ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5;
                ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it1 <= tmp_153_2_reg_2815;
                ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it2 <= ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it1;
                ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it3 <= ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it2;
                ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it4 <= ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it3;
                ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5 <= ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it4;
                ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6 <= ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5;
                ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it2 <= tmp_156_0_pr1_reg_558;
                ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it3 <= ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it2;
                ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it4 <= ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it3;
                ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it5 <= ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it4;
                ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it3 <= tmp_156_0_pr_reg_618;
                ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it4 <= ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it3;
                ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it5 <= ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it4;
                ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it2 <= tmp_156_1_pr1_reg_578;
                ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it3 <= ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it2;
                ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it4 <= ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it3;
                ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it5 <= ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it4;
                ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it3 <= tmp_156_1_pr_reg_634;
                ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it4 <= ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it3;
                ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it5 <= ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it4;
                ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it1 <= tmp_156_1_reg_2804;
                ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it2 <= ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it1;
                ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it3 <= ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it2;
                ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it4 <= ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it3;
                ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it5 <= ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it4;
                ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it2 <= tmp_156_2_pr1_reg_598;
                ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it3 <= ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it2;
                ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it4 <= ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it3;
                ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it5 <= ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it4;
                ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it3 <= tmp_156_2_pr_reg_650;
                ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it4 <= ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it3;
                ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it5 <= ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it4;
                ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it1 <= tmp_156_2_reg_2827;
                ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it2 <= ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it1;
                ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it3 <= ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it2;
                ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it4 <= ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it3;
                ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it5 <= ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it4;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it1 <= tmp_32_reg_2735;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it10 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it9;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it11 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it10;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it1;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it3 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it2;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it4 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it3;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it4;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it6 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it5;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it7 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it6;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it8 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it7;
                ap_reg_ppstg_tmp_32_reg_2735_pp0_it9 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it8;
                ap_reg_ppstg_tmp_35_reg_2769_pp0_it1 <= tmp_35_reg_2769;
                ap_reg_ppstg_tmp_35_reg_2769_pp0_it2 <= ap_reg_ppstg_tmp_35_reg_2769_pp0_it1;
                ap_reg_ppstg_tmp_35_reg_2769_pp0_it3 <= ap_reg_ppstg_tmp_35_reg_2769_pp0_it2;
                ap_reg_ppstg_tmp_35_reg_2769_pp0_it4 <= ap_reg_ppstg_tmp_35_reg_2769_pp0_it3;
                ap_reg_ppstg_tmp_35_reg_2769_pp0_it5 <= ap_reg_ppstg_tmp_35_reg_2769_pp0_it4;
                ap_reg_ppstg_tmp_35_reg_2769_pp0_it6 <= ap_reg_ppstg_tmp_35_reg_2769_pp0_it5;
                ap_reg_ppstg_tmp_36_reg_2781_pp0_it1 <= tmp_36_reg_2781;
                ap_reg_ppstg_tmp_36_reg_2781_pp0_it2 <= ap_reg_ppstg_tmp_36_reg_2781_pp0_it1;
                ap_reg_ppstg_tmp_36_reg_2781_pp0_it3 <= ap_reg_ppstg_tmp_36_reg_2781_pp0_it2;
                ap_reg_ppstg_tmp_36_reg_2781_pp0_it4 <= ap_reg_ppstg_tmp_36_reg_2781_pp0_it3;
                ap_reg_ppstg_tmp_36_reg_2781_pp0_it5 <= ap_reg_ppstg_tmp_36_reg_2781_pp0_it4;
                ap_reg_ppstg_tmp_61_reg_2755_pp0_it1 <= tmp_61_reg_2755;
                ap_reg_ppstg_tmp_64_reg_2777_pp0_it1 <= tmp_64_reg_2777;
                ap_reg_ppstg_tmp_64_reg_2777_pp0_it2 <= ap_reg_ppstg_tmp_64_reg_2777_pp0_it1;
                ap_reg_ppstg_tmp_64_reg_2777_pp0_it3 <= ap_reg_ppstg_tmp_64_reg_2777_pp0_it2;
                ap_reg_ppstg_tmp_64_reg_2777_pp0_it4 <= ap_reg_ppstg_tmp_64_reg_2777_pp0_it3;
                ap_reg_ppstg_tmp_64_reg_2777_pp0_it5 <= ap_reg_ppstg_tmp_64_reg_2777_pp0_it4;
                ap_reg_ppstg_tmp_64_reg_2777_pp0_it6 <= ap_reg_ppstg_tmp_64_reg_2777_pp0_it5;
                ap_reg_ppstg_tmp_71_reg_2800_pp0_it1 <= tmp_71_reg_2800;
                ap_reg_ppstg_tmp_71_reg_2800_pp0_it2 <= ap_reg_ppstg_tmp_71_reg_2800_pp0_it1;
                ap_reg_ppstg_tmp_71_reg_2800_pp0_it3 <= ap_reg_ppstg_tmp_71_reg_2800_pp0_it2;
                ap_reg_ppstg_tmp_71_reg_2800_pp0_it4 <= ap_reg_ppstg_tmp_71_reg_2800_pp0_it3;
                ap_reg_ppstg_tmp_71_reg_2800_pp0_it5 <= ap_reg_ppstg_tmp_71_reg_2800_pp0_it4;
                ap_reg_ppstg_tmp_71_reg_2800_pp0_it6 <= ap_reg_ppstg_tmp_71_reg_2800_pp0_it5;
                ap_reg_ppstg_tmp_78_reg_2823_pp0_it1 <= tmp_78_reg_2823;
                ap_reg_ppstg_tmp_78_reg_2823_pp0_it2 <= ap_reg_ppstg_tmp_78_reg_2823_pp0_it1;
                ap_reg_ppstg_tmp_78_reg_2823_pp0_it3 <= ap_reg_ppstg_tmp_78_reg_2823_pp0_it2;
                ap_reg_ppstg_tmp_78_reg_2823_pp0_it4 <= ap_reg_ppstg_tmp_78_reg_2823_pp0_it3;
                ap_reg_ppstg_tmp_78_reg_2823_pp0_it5 <= ap_reg_ppstg_tmp_78_reg_2823_pp0_it4;
                ap_reg_ppstg_tmp_78_reg_2823_pp0_it6 <= ap_reg_ppstg_tmp_78_reg_2823_pp0_it5;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1172_p2)) and (ap_const_lv1_0 = tmp_156_1_fu_1186_p2))) then
                col_assign_1_reg_2811 <= col_assign_1_fu_1191_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1215_p2)) and (ap_const_lv1_0 = tmp_156_2_fu_1229_p2))) then
                col_assign_2_reg_2834 <= col_assign_2_fu_1234_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it4))) then
                col_assign_8_1_reg_2959 <= col_assign_8_1_fu_1323_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it4))) then
                col_assign_8_2_reg_2981 <= col_assign_8_2_fu_1337_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it4))) then
                col_assign_8_reg_2937 <= col_assign_8_fu_1309_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it1)) and (ap_const_lv1_0 = tmp_156_0_pr_phi_fu_622_p8))) then
                col_assign_9_0_1_reg_2850 <= col_assign_9_0_1_fu_1251_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it1)) and (ap_const_lv1_0 = tmp_156_1_pr_phi_fu_638_p8))) then
                col_assign_9_1_1_reg_2854 <= col_assign_9_1_1_fu_1255_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_1_reg_2796)) and (ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_583_p8))) then
                col_assign_9_1_reg_2842 <= col_assign_9_1_fu_1243_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it1)) and (ap_const_lv1_0 = tmp_156_2_pr_phi_fu_654_p8))) then
                col_assign_9_2_1_reg_2858 <= col_assign_9_2_1_fu_1259_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_2_reg_2819)) and (ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_603_p8))) then
                col_assign_9_2_reg_2846 <= col_assign_9_2_fu_1247_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((tmp_32_reg_2735 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2765)) and not((ap_const_lv1_0 = or_cond4_reg_2773)) and (ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8))) then
                col_assign_9_reg_2838 <= col_assign_9_fu_1239_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1129_p2)) and (ap_const_lv1_0 = tmp_36_fu_1143_p2))) then
                col_assign_reg_2788 <= col_assign_fu_1148_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it5) and (ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 = ap_const_lv2_0))) then
                col_buf_0_val_0_0_7_fu_242 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it5) and (ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 = ap_const_lv2_1))) then
                col_buf_0_val_0_0_8_fu_246 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it5) and not((ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 = ap_const_lv2_0)))) then
                col_buf_0_val_0_0_9_fu_250 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then
                col_buf_0_val_0_0_fu_338 <= k_buf_0_val_0_q0;
                col_buf_1_val_0_0_fu_342 <= k_buf_1_val_0_q0;
                col_buf_2_val_0_0_fu_346 <= k_buf_2_val_0_q0;
                right_border_buf_0_val_1_0_reg_3080 <= k_buf_0_val_1_q0;
                right_border_buf_0_val_2_0_reg_3075 <= k_buf_0_val_0_q0;
                right_border_buf_1_val_1_0_reg_3112 <= k_buf_1_val_1_q0;
                right_border_buf_1_val_2_0_reg_3107 <= k_buf_1_val_0_q0;
                right_border_buf_2_val_1_0_reg_3144 <= k_buf_2_val_1_q0;
                right_border_buf_2_val_2_0_reg_3139 <= k_buf_2_val_0_q0;
                src_kernel_win_0_val_2_0_reg_3088 <= k_buf_0_val_2_q0;
                src_kernel_win_1_val_2_0_reg_3120 <= k_buf_1_val_2_q0;
                src_kernel_win_2_val_2_0_reg_3152 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it5) and not((ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 = ap_const_lv2_0)))) then
                col_buf_1_val_0_0_7_fu_202 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it5) and (ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 = ap_const_lv2_1))) then
                col_buf_1_val_0_0_8_fu_218 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it5) and (ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 = ap_const_lv2_0))) then
                col_buf_1_val_0_0_9_fu_226 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it5) and not((ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 = ap_const_lv2_0)))) then
                col_buf_2_val_0_0_7_fu_130 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it5) and (ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 = ap_const_lv2_1))) then
                col_buf_2_val_0_0_8_fu_146 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it5) and (ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 = ap_const_lv2_0))) then
                col_buf_2_val_0_0_9_fu_154 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_bdd_184))) then
                cols_cast2_reg_2618(0) <= cols_cast2_fu_923_p1(0);
    cols_cast2_reg_2618(1) <= cols_cast2_fu_923_p1(1);
    cols_cast2_reg_2618(2) <= cols_cast2_fu_923_p1(2);
    cols_cast2_reg_2618(3) <= cols_cast2_fu_923_p1(3);
    cols_cast2_reg_2618(4) <= cols_cast2_fu_923_p1(4);
    cols_cast2_reg_2618(5) <= cols_cast2_fu_923_p1(5);
    cols_cast2_reg_2618(6) <= cols_cast2_fu_923_p1(6);
    cols_cast2_reg_2618(7) <= cols_cast2_fu_923_p1(7);
    cols_cast2_reg_2618(8) <= cols_cast2_fu_923_p1(8);
    cols_cast2_reg_2618(9) <= cols_cast2_fu_923_p1(9);
    cols_cast2_reg_2618(10) <= cols_cast2_fu_923_p1(10);
    cols_cast2_reg_2618(11) <= cols_cast2_fu_923_p1(11);
                heightloop_reg_2625 <= heightloop_fu_931_p2;
                p_neg218_i_i_cast_reg_2642 <= p_neg218_i_i_cast_fu_953_p2;
                ref_reg_2658 <= ref_fu_959_p2;
                tmp_57_reg_2663 <= tmp_57_fu_965_p1;
                tmp_s_reg_2635 <= tmp_s_fu_943_p2;
                widthloop_reg_2630 <= widthloop_fu_937_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then
                i_V_reg_2671 <= i_V_fu_978_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)))) then
                k_buf_0_val_0_addr_reg_2919 <= tmp_34_fu_1302_p1(11 - 1 downto 0);
                k_buf_0_val_1_addr_reg_2925 <= tmp_34_fu_1302_p1(11 - 1 downto 0);
                k_buf_0_val_2_addr_reg_2931 <= tmp_34_fu_1302_p1(11 - 1 downto 0);
                k_buf_1_val_0_addr_reg_2941 <= tmp_146_1_fu_1316_p1(11 - 1 downto 0);
                k_buf_1_val_1_addr_reg_2947 <= tmp_146_1_fu_1316_p1(11 - 1 downto 0);
                k_buf_1_val_2_addr_reg_2953 <= tmp_146_1_fu_1316_p1(11 - 1 downto 0);
                k_buf_2_val_0_addr_reg_2963 <= tmp_146_2_fu_1330_p1(11 - 1 downto 0);
                k_buf_2_val_1_addr_reg_2969 <= tmp_146_2_fu_1330_p1(11 - 1 downto 0);
                k_buf_2_val_2_addr_reg_2975 <= tmp_146_2_fu_1330_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it3))) then
                locy_0_2_reg_2887 <= locy_0_2_fu_1279_p2;
                locy_1_2_reg_2901 <= locy_1_2_fu_1287_p2;
                locy_2_2_reg_2915 <= locy_2_2_fu_1295_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)))) then
                or_cond4_1_reg_2796 <= or_cond4_1_fu_1172_p2;
                or_cond4_2_reg_2819 <= or_cond4_2_fu_1215_p2;
                or_cond4_reg_2773 <= or_cond4_fu_1129_p2;
                tmp_153_1_reg_2792 <= tmp_153_1_fu_1167_p2;
                tmp_153_2_reg_2815 <= tmp_153_2_fu_1210_p2;
                tmp_35_reg_2769 <= tmp_35_fu_1124_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_reg_2781_pp0_it5) and (ap_reg_ppstg_col_assign_reg_2788_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_0_val_0_0_fu_302 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_reg_2781_pp0_it5) and (ap_reg_ppstg_col_assign_reg_2788_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_0_val_0_1_fu_306 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_36_reg_2781_pp0_it5) and not((ap_reg_ppstg_col_assign_reg_2788_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_reg_2788_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_0_val_0_2_fu_310 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it5) and (ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_0_val_1_2_5_fu_234 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it5) and not((ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_0_val_1_2_6_fu_238 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it5) and (ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_0_val_1_2_fu_230 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it5) and (ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_1_val_0_0_fu_314 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it5) and (ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_1_val_0_1_fu_318 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it5) and not((ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_1_val_0_2_fu_322 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it5) and (ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_1_val_1_2_5_fu_258 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it5) and not((ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_1_val_1_2_6_fu_262 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it5) and (ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_1_val_1_2_fu_254 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it5) and (ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_2_val_0_0_fu_326 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it5) and (ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_2_val_0_1_fu_330 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it5) and not((ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_2_val_0_2_fu_334 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it5) and (ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_2_val_1_2_5_fu_182 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it5) and (ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_2_val_1_2_6_fu_190 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it5) and not((ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_2_val_1_2_fu_166 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then
                src_kernel_win_0_val_0_1_12_reg_3171 <= src_kernel_win_0_val_0_1_fu_122;
                src_kernel_win_0_val_1_1_12_reg_3178 <= src_kernel_win_0_val_1_1_fu_138;
                src_kernel_win_1_val_0_1_12_reg_3185 <= src_kernel_win_1_val_0_1_fu_158;
                src_kernel_win_1_val_1_1_12_reg_3192 <= src_kernel_win_1_val_1_1_fu_174;
                src_kernel_win_2_val_0_1_12_reg_3199 <= src_kernel_win_2_val_0_1_fu_194;
                src_kernel_win_2_val_1_1_12_reg_3206 <= src_kernel_win_2_val_1_1_fu_210;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it7)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it7)))) then
                src_kernel_win_0_val_0_1_load_reg_3231 <= src_kernel_win_0_val_0_1_fu_122;
                src_kernel_win_0_val_1_1_load_reg_3237 <= src_kernel_win_0_val_1_1_fu_138;
                src_kernel_win_0_val_1_2_load_reg_3243 <= src_kernel_win_0_val_1_2_fu_142;
                src_kernel_win_1_val_0_1_load_reg_3258 <= src_kernel_win_1_val_0_1_fu_158;
                src_kernel_win_1_val_1_1_load_reg_3264 <= src_kernel_win_1_val_1_1_fu_174;
                src_kernel_win_1_val_1_2_load_reg_3270 <= src_kernel_win_1_val_1_2_fu_178;
                src_kernel_win_2_val_0_1_load_reg_3285 <= src_kernel_win_2_val_0_1_fu_194;
                src_kernel_win_2_val_1_1_load_reg_3291 <= src_kernel_win_2_val_1_1_fu_210;
                src_kernel_win_2_val_1_2_load_reg_3297 <= src_kernel_win_2_val_1_2_fu_214;
                temp_0_i_i_i_057_i_i_1_0_0_2_reg_3248 <= temp_0_i_i_i_057_i_i_1_0_0_2_fu_1979_p3;
                temp_0_i_i_i_057_i_i_1_1_0_2_reg_3275 <= temp_0_i_i_i_057_i_i_1_1_0_2_fu_2009_p3;
                temp_0_i_i_i_057_i_i_1_2_0_2_reg_3302 <= temp_0_i_i_i_057_i_i_1_2_0_2_fu_2039_p3;
                tmp_203_0_1_reg_3253 <= tmp_203_0_1_fu_1986_p2;
                tmp_203_1_1_reg_3280 <= tmp_203_1_1_fu_2016_p2;
                tmp_203_2_1_reg_3307 <= tmp_203_2_1_fu_2046_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it9)))) then
                src_kernel_win_0_val_0_2_fu_126 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it9;
                src_kernel_win_1_val_0_2_fu_162 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it9;
                src_kernel_win_2_val_0_2_fu_198 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it9;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it9)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it9)))) then
                src_kernel_win_0_val_0_2_load_reg_3330 <= src_kernel_win_0_val_0_2_fu_126;
                src_kernel_win_1_val_0_2_load_reg_3345 <= src_kernel_win_1_val_0_2_fu_162;
                src_kernel_win_2_val_0_2_load_reg_3360 <= src_kernel_win_2_val_0_2_fu_198;
                temp_0_i_i_i_057_i_i_1_0_1_2_reg_3335 <= temp_0_i_i_i_057_i_i_1_0_1_2_fu_2122_p3;
                temp_0_i_i_i_057_i_i_1_1_1_2_reg_3350 <= temp_0_i_i_i_057_i_i_1_1_1_2_fu_2141_p3;
                temp_0_i_i_i_057_i_i_1_2_1_2_reg_3365 <= temp_0_i_i_i_057_i_i_1_2_1_2_fu_2160_p3;
                tmp_203_0_2_reg_3340 <= tmp_203_0_2_fu_2128_p2;
                tmp_203_1_2_reg_3355 <= tmp_203_1_2_fu_2147_p2;
                tmp_203_2_2_reg_3370 <= tmp_203_2_2_fu_2166_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it7)))) then
                src_kernel_win_0_val_1_2_fu_142 <= src_kernel_win_0_val_1_1_12_reg_3178;
                src_kernel_win_1_val_1_2_fu_178 <= src_kernel_win_1_val_1_1_12_reg_3192;
                src_kernel_win_2_val_1_2_fu_214 <= src_kernel_win_2_val_1_1_12_reg_3206;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)))) then
                src_kernel_win_0_val_2_2_fu_150 <= src_kernel_win_0_val_2_1_fu_134;
                src_kernel_win_1_val_2_2_fu_186 <= src_kernel_win_1_val_2_1_fu_170;
                src_kernel_win_2_val_2_2_fu_222 <= src_kernel_win_2_val_2_1_fu_206;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it6)))) then
                temp_0_i_i_i_057_i_i_1_0_0_1_reg_3213 <= temp_0_i_i_i_057_i_i_1_0_0_1_fu_1705_p3;
                temp_0_i_i_i_057_i_i_1_1_0_1_reg_3219 <= temp_0_i_i_i_057_i_i_1_1_0_1_fu_1822_p3;
                temp_0_i_i_i_057_i_i_1_2_0_1_reg_3225 <= temp_0_i_i_i_057_i_i_1_2_0_1_fu_1939_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it8)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it8)))) then
                temp_0_i_i_i_057_i_i_1_0_1_1_reg_3312 <= temp_0_i_i_i_057_i_i_1_0_1_1_fu_2074_p3;
                temp_0_i_i_i_057_i_i_1_1_1_1_reg_3318 <= temp_0_i_i_i_057_i_i_1_1_1_1_fu_2091_p3;
                temp_0_i_i_i_057_i_i_1_2_1_1_reg_3324 <= temp_0_i_i_i_057_i_i_1_2_1_1_fu_2108_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it10)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it10)))) then
                temp_0_i_i_i_057_i_i_1_0_2_1_reg_3375 <= temp_0_i_i_i_057_i_i_1_0_2_1_fu_2194_p3;
                temp_0_i_i_i_057_i_i_1_1_2_1_reg_3381 <= temp_0_i_i_i_057_i_i_1_1_2_1_fu_2211_p3;
                temp_0_i_i_i_057_i_i_1_2_2_1_reg_3387 <= temp_0_i_i_i_057_i_i_1_2_2_1_fu_2228_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then
                tmp_156_0_pr1_reg_558 <= ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1;
                tmp_156_1_pr1_reg_578 <= ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1;
                tmp_156_2_pr1_reg_598 <= ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then
                tmp_156_0_pr_reg_618 <= ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2;
                tmp_156_1_pr_reg_634 <= ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2;
                tmp_156_2_pr_reg_650 <= ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1172_p2)))) then
                tmp_156_1_reg_2804 <= tmp_156_1_fu_1186_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1215_p2)))) then
                tmp_156_2_reg_2827 <= tmp_156_2_fu_1229_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then
                tmp_32_reg_2735 <= tmp_32_fu_1060_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1129_p2)))) then
                tmp_36_reg_2781 <= tmp_36_fu_1143_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)))) then
                tmp_62_reg_2882 <= tmp_62_fu_1275_p1;
                tmp_69_reg_2896 <= tmp_69_fu_1283_p1;
                tmp_76_reg_2910 <= tmp_76_fu_1291_p1;
                x_1_reg_2891 <= grp_borderInterpolate_fu_765_ap_return;
                x_2_reg_2905 <= grp_borderInterpolate_fu_773_ap_return;
                x_reg_2877 <= grp_borderInterpolate_fu_757_ap_return;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and (ap_const_lv1_0 = or_cond4_fu_1129_p2))) then
                tmp_64_reg_2777 <= ImagLoc_x_fu_1092_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (ap_const_lv1_0 = tmp_59_reg_2698))) then
                tmp_65_reg_3095 <= tmp_65_fu_1400_p1;
                tmp_66_reg_3101 <= tmp_66_fu_1404_p1;
                tmp_72_reg_3127 <= tmp_72_fu_1458_p1;
                tmp_73_reg_3133 <= tmp_73_fu_1462_p1;
                tmp_79_reg_3159 <= tmp_79_fu_1516_p1;
                tmp_80_reg_3165 <= tmp_80_fu_1520_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it2) and (ap_const_lv1_0 = tmp_59_reg_2698))) then
                tmp_67_reg_2862 <= tmp_67_fu_1263_p1;
                tmp_74_reg_2867 <= tmp_74_fu_1267_p1;
                tmp_81_reg_2872 <= tmp_81_fu_1271_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and (ap_const_lv1_0 = or_cond4_1_fu_1172_p2))) then
                tmp_71_reg_2800 <= ImagLoc_x_fu_1092_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and not((ap_const_lv1_0 = brmerge_fu_1106_p2)) and (ap_const_lv1_0 = or_cond4_2_fu_1215_p2))) then
                tmp_78_reg_2823 <= ImagLoc_x_fu_1092_p2(12 downto 12);
            end if;
        end if;
    end process;
    cols_cast2_reg_2618(13 downto 12) <= "00";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm , ap_sig_bdd_100 , ap_reg_ppiten_pp0_it6 , ap_reg_ppiten_pp0_it7 , ap_reg_ppiten_pp0_it8 , ap_reg_ppiten_pp0_it11 , ap_sig_bdd_130 , ap_reg_ppiten_pp0_it12 , ap_sig_bdd_184 , tmp_25_fu_973_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_184)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((ap_const_lv1_0 = tmp_25_fu_973_p2)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if ((not(((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it11)))) and not(((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it8)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it11))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it8))))) then
                    ap_NS_fsm <= ap_ST_st16_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_st16_fsm_3 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    
    ImagLoc_x_fu_1092_p2_temp <= signed(ImagLoc_x_fu_1092_p2);
    ImagLoc_x_cast_fu_1098_p1 <= std_logic_vector(resize(ImagLoc_x_fu_1092_p2_temp,14));

    ImagLoc_x_fu_1092_p2 <= std_logic_vector(unsigned(tmp_36_cast_fu_1056_p1) + unsigned(ap_const_lv13_1FFF));
    ImagLoc_y_fu_990_p2 <= std_logic_vector(unsigned(tmp_31_cast_fu_969_p1) + unsigned(ap_const_lv13_1FFC));

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm, tmp_25_fu_973_p2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_ST_st2_fsm_1 = ap_CS_fsm) and (ap_const_lv1_0 = tmp_25_fu_973_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm, tmp_25_fu_973_p2)
    begin
        if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (ap_const_lv1_0 = tmp_25_fu_973_p2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it1 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it0 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it1 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it0 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it1 <= ap_const_lv1_1;

    -- ap_sig_bdd_100 assign process. --
    ap_sig_bdd_100_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)
    begin
                ap_sig_bdd_100 <= (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5))) or (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5))) or (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5))));
    end process;


    -- ap_sig_bdd_1174 assign process. --
    ap_sig_bdd_1174_assign_proc : process(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_reg_ppstg_tmp_35_reg_2769_pp0_it5, ap_reg_ppstg_tmp_64_reg_2777_pp0_it5)
    begin
                ap_sig_bdd_1174 <= (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it5));
    end process;


    -- ap_sig_bdd_1178 assign process. --
    ap_sig_bdd_1178_assign_proc : process(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_reg_ppstg_tmp_35_reg_2769_pp0_it5, ap_reg_ppstg_tmp_64_reg_2777_pp0_it5, col_assign_8_reg_2937)
    begin
                ap_sig_bdd_1178 <= (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it5) and (col_assign_8_reg_2937 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_1185 assign process. --
    ap_sig_bdd_1185_assign_proc : process(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_reg_ppstg_tmp_35_reg_2769_pp0_it5, ap_reg_ppstg_tmp_64_reg_2777_pp0_it5, col_assign_8_reg_2937)
    begin
                ap_sig_bdd_1185 <= (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2777_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2769_pp0_it5) and (col_assign_8_reg_2937 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_1196 assign process. --
    ap_sig_bdd_1196_assign_proc : process(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5, ap_reg_ppstg_tmp_71_reg_2800_pp0_it5)
    begin
                ap_sig_bdd_1196 <= (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5));
    end process;


    -- ap_sig_bdd_1200 assign process. --
    ap_sig_bdd_1200_assign_proc : process(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5, ap_reg_ppstg_tmp_71_reg_2800_pp0_it5, col_assign_8_1_reg_2959)
    begin
                ap_sig_bdd_1200 <= (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5) and (col_assign_8_1_reg_2959 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_1207 assign process. --
    ap_sig_bdd_1207_assign_proc : process(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5, ap_reg_ppstg_tmp_71_reg_2800_pp0_it5, col_assign_8_1_reg_2959)
    begin
                ap_sig_bdd_1207 <= (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2800_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5) and (col_assign_8_1_reg_2959 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_1218 assign process. --
    ap_sig_bdd_1218_assign_proc : process(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5, ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5, ap_reg_ppstg_tmp_78_reg_2823_pp0_it5)
    begin
                ap_sig_bdd_1218 <= (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5));
    end process;


    -- ap_sig_bdd_1222 assign process. --
    ap_sig_bdd_1222_assign_proc : process(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5, ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5, ap_reg_ppstg_tmp_78_reg_2823_pp0_it5, col_assign_8_2_reg_2981)
    begin
                ap_sig_bdd_1222 <= (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5) and (col_assign_8_2_reg_2981 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_1229 assign process. --
    ap_sig_bdd_1229_assign_proc : process(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5, ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5, ap_reg_ppstg_tmp_78_reg_2823_pp0_it5, col_assign_8_2_reg_2981)
    begin
                ap_sig_bdd_1229 <= (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2823_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5) and (col_assign_8_2_reg_2981 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_130 assign process. --
    ap_sig_bdd_130_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_ppstg_tmp_32_reg_2735_pp0_it11, ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11)
    begin
                ap_sig_bdd_130 <= (((p_dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it11)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it11)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11)) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it11)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11)) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_184 assign process. --
    ap_sig_bdd_184_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_184 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_632 assign process. --
    ap_sig_bdd_632_assign_proc : process(ap_CS_fsm, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
                ap_sig_bdd_632 <= ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))));
    end process;

    brmerge_fu_1106_p2 <= (tmp_31_reg_2688 or or_cond_2_reg_2693);
    col_assign_1_fu_1191_p2 <= std_logic_vector(unsigned(tmp_61_fu_1102_p1) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_2_fu_1234_p2 <= std_logic_vector(unsigned(tmp_61_fu_1102_p1) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_8_1_fu_1323_p2 <= std_logic_vector(unsigned(tmp_69_reg_2896) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_8_2_fu_1337_p2 <= std_logic_vector(unsigned(tmp_76_reg_2910) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_8_fu_1309_p2 <= std_logic_vector(unsigned(tmp_62_reg_2882) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_9_0_1_fu_1251_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_61_reg_2755_pp0_it1) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_9_1_1_fu_1255_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_61_reg_2755_pp0_it1) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_9_1_fu_1243_p2 <= std_logic_vector(unsigned(tmp_61_reg_2755) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_9_2_1_fu_1259_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_61_reg_2755_pp0_it1) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_9_2_fu_1247_p2 <= std_logic_vector(unsigned(tmp_61_reg_2755) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_9_fu_1239_p2 <= std_logic_vector(unsigned(tmp_61_reg_2755) + unsigned(p_neg218_i_i_cast_reg_2642));
    col_assign_fu_1148_p2 <= std_logic_vector(unsigned(tmp_61_fu_1102_p1) + unsigned(p_neg218_i_i_cast_reg_2642));
    cols_cast2_fu_923_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),14));
    cols_cast_fu_927_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),13));

    -- grp_borderInterpolate_fu_733_ap_ce assign process. --
    grp_borderInterpolate_fu_733_ap_ce_assign_proc : process(ap_CS_fsm, tmp_32_reg_2735, brmerge_reg_2765, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, tmp_59_reg_2698, tmp_32_fu_1060_p2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it1, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, brmerge_fu_1106_p2, ap_reg_ppstg_brmerge_reg_2765_pp0_it1, ap_reg_ppstg_brmerge_reg_2765_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or (not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and (ap_const_lv1_0 = brmerge_fu_1106_p2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or (not((tmp_32_reg_2735 = ap_const_lv1_0)) and (ap_const_lv1_0 = brmerge_reg_2765) and (ap_const_lv1_0 = tmp_59_reg_2698)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it1) and (ap_const_lv1_0 = tmp_59_reg_2698))))) then 
            grp_borderInterpolate_fu_733_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_733_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_733_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_733_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_733_p <= y_2_2_1_reg_2728;

    -- grp_borderInterpolate_fu_741_ap_ce assign process. --
    grp_borderInterpolate_fu_741_ap_ce_assign_proc : process(ap_CS_fsm, tmp_32_reg_2735, brmerge_reg_2765, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, tmp_59_reg_2698, tmp_32_fu_1060_p2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it1, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, brmerge_fu_1106_p2, ap_reg_ppstg_brmerge_reg_2765_pp0_it1, ap_reg_ppstg_brmerge_reg_2765_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or (not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and (ap_const_lv1_0 = brmerge_fu_1106_p2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or (not((tmp_32_reg_2735 = ap_const_lv1_0)) and (ap_const_lv1_0 = brmerge_reg_2765) and (ap_const_lv1_0 = tmp_59_reg_2698)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it1) and (ap_const_lv1_0 = tmp_59_reg_2698))))) then 
            grp_borderInterpolate_fu_741_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_741_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_741_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_741_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_741_p <= y_2_2_1_reg_2728;

    -- grp_borderInterpolate_fu_749_ap_ce assign process. --
    grp_borderInterpolate_fu_749_ap_ce_assign_proc : process(ap_CS_fsm, tmp_32_reg_2735, brmerge_reg_2765, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, tmp_59_reg_2698, tmp_32_fu_1060_p2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it1, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, brmerge_fu_1106_p2, ap_reg_ppstg_brmerge_reg_2765_pp0_it1, ap_reg_ppstg_brmerge_reg_2765_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or (not((ap_const_lv1_0 = tmp_32_fu_1060_p2)) and (ap_const_lv1_0 = brmerge_fu_1106_p2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or (not((tmp_32_reg_2735 = ap_const_lv1_0)) and (ap_const_lv1_0 = brmerge_reg_2765) and (ap_const_lv1_0 = tmp_59_reg_2698)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it1) and (ap_const_lv1_0 = tmp_59_reg_2698))))) then 
            grp_borderInterpolate_fu_749_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_749_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_749_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_749_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_749_p <= y_2_2_1_reg_2728;

    -- grp_borderInterpolate_fu_757_ap_ce assign process. --
    grp_borderInterpolate_fu_757_ap_ce_assign_proc : process(ap_CS_fsm, tmp_32_reg_2735, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it1, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (not((tmp_32_reg_2735 = ap_const_lv1_0)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it1)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3))))) then 
            grp_borderInterpolate_fu_757_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_757_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_757_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_757_len <= p_src_cols_V_read;
    grp_borderInterpolate_fu_757_p <= ImagLoc_x_reg_2748;

    -- grp_borderInterpolate_fu_765_ap_ce assign process. --
    grp_borderInterpolate_fu_765_ap_ce_assign_proc : process(ap_CS_fsm, tmp_32_reg_2735, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it1, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (not((tmp_32_reg_2735 = ap_const_lv1_0)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it1)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3))))) then 
            grp_borderInterpolate_fu_765_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_765_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_765_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_765_len <= p_src_cols_V_read;
    grp_borderInterpolate_fu_765_p <= ImagLoc_x_reg_2748;

    -- grp_borderInterpolate_fu_773_ap_ce assign process. --
    grp_borderInterpolate_fu_773_ap_ce_assign_proc : process(ap_CS_fsm, tmp_32_reg_2735, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it1, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and (not((tmp_32_reg_2735 = ap_const_lv1_0)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it1)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3))))) then 
            grp_borderInterpolate_fu_773_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_773_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_773_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_773_len <= p_src_cols_V_read;
    grp_borderInterpolate_fu_773_p <= ImagLoc_x_reg_2748;

    -- grp_borderInterpolate_fu_781_ap_ce assign process. --
    grp_borderInterpolate_fu_781_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, tmp_59_reg_2698, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it3, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4, ap_reg_ppstg_brmerge_reg_2765_pp0_it2, ap_reg_ppstg_brmerge_reg_2765_pp0_it3, ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) or (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) then 
            grp_borderInterpolate_fu_781_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_781_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_781_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_781_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_781_p <= ImagLoc_y_reg_2681;

    -- grp_borderInterpolate_fu_789_ap_ce assign process. --
    grp_borderInterpolate_fu_789_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, tmp_59_reg_2698, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it3, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4, ap_reg_ppstg_brmerge_reg_2765_pp0_it2, ap_reg_ppstg_brmerge_reg_2765_pp0_it3, ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) or (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) then 
            grp_borderInterpolate_fu_789_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_789_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_789_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_789_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_789_p <= y_2_2_reg_2721;

    -- grp_borderInterpolate_fu_797_ap_ce assign process. --
    grp_borderInterpolate_fu_797_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, tmp_59_reg_2698, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it3, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4, ap_reg_ppstg_brmerge_reg_2765_pp0_it2, ap_reg_ppstg_brmerge_reg_2765_pp0_it3, ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) or (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) then 
            grp_borderInterpolate_fu_797_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_797_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_797_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_797_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_797_p <= ImagLoc_y_reg_2681;

    -- grp_borderInterpolate_fu_805_ap_ce assign process. --
    grp_borderInterpolate_fu_805_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, tmp_59_reg_2698, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it3, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4, ap_reg_ppstg_brmerge_reg_2765_pp0_it2, ap_reg_ppstg_brmerge_reg_2765_pp0_it3, ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) or (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) then 
            grp_borderInterpolate_fu_805_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_805_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_805_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_805_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_805_p <= y_2_2_reg_2721;

    -- grp_borderInterpolate_fu_813_ap_ce assign process. --
    grp_borderInterpolate_fu_813_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, tmp_59_reg_2698, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it3, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4, ap_reg_ppstg_brmerge_reg_2765_pp0_it2, ap_reg_ppstg_brmerge_reg_2765_pp0_it3, ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) or (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) then 
            grp_borderInterpolate_fu_813_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_813_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_813_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_813_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_813_p <= ImagLoc_y_reg_2681;

    -- grp_borderInterpolate_fu_821_ap_ce assign process. --
    grp_borderInterpolate_fu_821_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, tmp_59_reg_2698, ap_reg_ppstg_tmp_32_reg_2735_pp0_it2, ap_reg_ppstg_tmp_32_reg_2735_pp0_it3, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4, ap_reg_ppstg_brmerge_reg_2765_pp0_it2, ap_reg_ppstg_brmerge_reg_2765_pp0_it3, ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it2) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) or (not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5) and (ap_const_lv1_0 = tmp_59_reg_2698)) or ((ap_const_lv1_0 = tmp_59_reg_2698) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) then 
            grp_borderInterpolate_fu_821_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_821_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_821_borderType <= ap_const_lv5_1;
    grp_borderInterpolate_fu_821_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_821_p <= y_2_2_reg_2721;
    heightloop_fu_931_p2 <= std_logic_vector(unsigned(rows_cast_fu_919_p1) + unsigned(ap_const_lv13_5));
    i_V_fu_978_p2 <= std_logic_vector(unsigned(p_012_0_i_i_reg_536) + unsigned(ap_const_lv12_1));
    icmp2_fu_1081_p2 <= "0" when (tmp_60_fu_1071_p4 = ap_const_lv11_0) else "1";
    icmp_fu_1012_p2 <= "1" when (signed(tmp_58_fu_1002_p4) > signed(ap_const_lv12_0)) else "0";
    j_V_fu_1065_p2 <= std_logic_vector(unsigned(p_025_0_i_i_reg_547) + unsigned(ap_const_lv12_1));
    k_buf_0_val_0_address0 <= tmp_34_fu_1302_p1(11 - 1 downto 0);
    k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_reg_2919;

    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_0_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_34_fu_1302_p1(11 - 1 downto 0);
    k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_reg_2925;

    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_address0 <= tmp_34_fu_1302_p1(11 - 1 downto 0);
    k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_reg_2931;

    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_address0 <= tmp_146_1_fu_1316_p1(11 - 1 downto 0);
    k_buf_1_val_0_address1 <= k_buf_1_val_0_addr_reg_2941;

    -- k_buf_1_val_0_ce0 assign process. --
    k_buf_1_val_0_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)))) then 
            k_buf_1_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_0_ce1 assign process. --
    k_buf_1_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            k_buf_1_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_d1 <= p_src_data_stream_1_V_dout;

    -- k_buf_1_val_0_we1 assign process. --
    k_buf_1_val_0_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))))))) then 
            k_buf_1_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_address0 <= tmp_146_1_fu_1316_p1(11 - 1 downto 0);
    k_buf_1_val_1_address1 <= k_buf_1_val_1_addr_reg_2947;

    -- k_buf_1_val_1_ce0 assign process. --
    k_buf_1_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)))) then 
            k_buf_1_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_1_ce1 assign process. --
    k_buf_1_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            k_buf_1_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_d1 <= k_buf_1_val_0_q0;

    -- k_buf_1_val_1_we1 assign process. --
    k_buf_1_val_1_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))))))) then 
            k_buf_1_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_address0 <= tmp_146_1_fu_1316_p1(11 - 1 downto 0);
    k_buf_1_val_2_address1 <= k_buf_1_val_2_addr_reg_2953;

    -- k_buf_1_val_2_ce0 assign process. --
    k_buf_1_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)))) then 
            k_buf_1_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_2_ce1 assign process. --
    k_buf_1_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            k_buf_1_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_d1 <= k_buf_1_val_1_q0;

    -- k_buf_1_val_2_we1 assign process. --
    k_buf_1_val_2_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))))))) then 
            k_buf_1_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_address0 <= tmp_146_2_fu_1330_p1(11 - 1 downto 0);
    k_buf_2_val_0_address1 <= k_buf_2_val_0_addr_reg_2963;

    -- k_buf_2_val_0_ce0 assign process. --
    k_buf_2_val_0_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)))) then 
            k_buf_2_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_0_ce1 assign process. --
    k_buf_2_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            k_buf_2_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_d1 <= p_src_data_stream_2_V_dout;

    -- k_buf_2_val_0_we1 assign process. --
    k_buf_2_val_0_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))))))) then 
            k_buf_2_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_address0 <= tmp_146_2_fu_1330_p1(11 - 1 downto 0);
    k_buf_2_val_1_address1 <= k_buf_2_val_1_addr_reg_2969;

    -- k_buf_2_val_1_ce0 assign process. --
    k_buf_2_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)))) then 
            k_buf_2_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_1_ce1 assign process. --
    k_buf_2_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            k_buf_2_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_d1 <= k_buf_2_val_0_q0;

    -- k_buf_2_val_1_we1 assign process. --
    k_buf_2_val_1_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))))))) then 
            k_buf_2_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_address0 <= tmp_146_2_fu_1330_p1(11 - 1 downto 0);
    k_buf_2_val_2_address1 <= k_buf_2_val_2_addr_reg_2975;

    -- k_buf_2_val_2_ce0 assign process. --
    k_buf_2_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12, ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)))) then 
            k_buf_2_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_2_ce1 assign process. --
    k_buf_2_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            k_buf_2_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_d1 <= k_buf_2_val_1_q0;

    -- k_buf_2_val_2_we1 assign process. --
    k_buf_2_val_2_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))))))) then 
            k_buf_2_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    locy_0_1_fu_1628_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2702) - unsigned(tmp_66_reg_3101));
    locy_0_2_fu_1279_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2702) - unsigned(tmp_67_reg_2862));
    locy_1_1_fu_1745_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2702) - unsigned(tmp_73_reg_3133));
    locy_1_2_fu_1287_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2702) - unsigned(tmp_74_reg_2867));
    locy_1_fu_1713_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2702) - unsigned(tmp_72_reg_3127));
    locy_2_1_fu_1862_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2702) - unsigned(tmp_80_reg_3165));
    locy_2_2_fu_1295_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2702) - unsigned(tmp_81_reg_2872));
    locy_2_fu_1830_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2702) - unsigned(tmp_79_reg_3159));
    locy_fu_1596_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2702) - unsigned(tmp_65_reg_3095));
    or_cond217_i_i_fu_1087_p2 <= (tmp_29_reg_2676 and icmp2_fu_1081_p2);
    or_cond4_1_fu_1172_p2 <= (tmp_153_1_fu_1167_p2 and rev3_fu_1161_p2);
    or_cond4_2_fu_1215_p2 <= (tmp_153_2_fu_1210_p2 and rev4_fu_1204_p2);
    or_cond4_fu_1129_p2 <= (tmp_35_fu_1124_p2 and rev_fu_1118_p2);
    or_cond_2_fu_1023_p2 <= (icmp_fu_1012_p2 and tmp_148_2_fu_1018_p2);
    p_dst_data_stream_0_V_din <= 
        ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it11 when (tmp_203_0_2_2_fu_2235_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_2_1_reg_3375;

    -- p_dst_data_stream_0_V_write assign process. --
    p_dst_data_stream_0_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_tmp_32_reg_2735_pp0_it11, ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it11)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it11 when (tmp_203_1_2_2_fu_2246_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_2_1_reg_3381;

    -- p_dst_data_stream_1_V_write assign process. --
    p_dst_data_stream_1_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_tmp_32_reg_2735_pp0_it11, ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it11)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it11 when (tmp_203_2_2_2_fu_2257_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_2_1_reg_3387;

    -- p_dst_data_stream_2_V_write assign process. --
    p_dst_data_stream_2_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_tmp_32_reg_2735_pp0_it11, ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2735_pp0_it11)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_i_2_cast_cast_fu_1037_p3 <= 
        ap_const_lv2_2 when (tmp_148_2_fu_1018_p2(0) = '1') else 
        tmp_57_reg_2663;
    p_neg218_i_i_cast_fu_953_p2 <= (tmp_fu_949_p1 xor ap_const_lv2_3);

    -- p_src_data_stream_0_V_read assign process. --
    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_reg_2773_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_1_V_read assign process. --
    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_2_V_read assign process. --
    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_32_reg_2735_pp0_it5, ap_reg_ppstg_brmerge_reg_2765_pp0_it5, ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5, ap_sig_bdd_100, ap_reg_ppiten_pp0_it6, ap_sig_bdd_130, ap_reg_ppiten_pp0_it12)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2765_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_100 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_130 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ref_fu_959_p2 <= std_logic_vector(unsigned(rows_cast_fu_919_p1) + unsigned(ap_const_lv13_1FFF));
    rev3_fu_1161_p2 <= (tmp_70_fu_1153_p3 xor ap_const_lv1_1);
    rev4_fu_1204_p2 <= (tmp_77_fu_1196_p3 xor ap_const_lv1_1);
    rev_fu_1118_p2 <= (tmp_63_fu_1110_p3 xor ap_const_lv1_1);
    rows_cast_fu_919_p1 <= std_logic_vector(resize(unsigned(p_src_rows_V_read),13));
    sel_tmp10_fu_1731_p2 <= "1" when (locy_1_fu_1713_p2 = ap_const_lv2_1) else "0";
    sel_tmp12_fu_1752_p2 <= "1" when (p_i_i_2_cast_cast_reg_2702 = tmp_73_reg_3133) else "0";
    sel_tmp13_fu_1756_p3 <= 
        col_buf_1_val_0_0_fu_342 when (sel_tmp12_fu_1752_p2(0) = '1') else 
        src_kernel_win_1_val_2_0_reg_3120;
    sel_tmp14_fu_1763_p2 <= "1" when (locy_1_1_fu_1745_p2 = ap_const_lv2_1) else "0";
    sel_tmp16_fu_1837_p2 <= "1" when (p_i_i_2_cast_cast_reg_2702 = tmp_79_reg_3159) else "0";
    sel_tmp17_fu_1841_p3 <= 
        col_buf_2_val_0_0_fu_346 when (sel_tmp16_fu_1837_p2(0) = '1') else 
        src_kernel_win_2_val_2_0_reg_3152;
    sel_tmp18_fu_1848_p2 <= "1" when (locy_2_fu_1830_p2 = ap_const_lv2_1) else "0";
    sel_tmp19_fu_1869_p2 <= "1" when (p_i_i_2_cast_cast_reg_2702 = tmp_80_reg_3165) else "0";
    sel_tmp1_fu_1607_p3 <= 
        col_buf_0_val_0_0_fu_338 when (sel_tmp_fu_1603_p2(0) = '1') else 
        src_kernel_win_0_val_2_0_reg_3088;
    sel_tmp20_fu_1873_p3 <= 
        col_buf_2_val_0_0_fu_346 when (sel_tmp19_fu_1869_p2(0) = '1') else 
        src_kernel_win_2_val_2_0_reg_3152;
    sel_tmp21_fu_1880_p2 <= "1" when (locy_2_1_fu_1862_p2 = ap_const_lv2_1) else "0";
    sel_tmp2_fu_1614_p2 <= "1" when (locy_fu_1596_p2 = ap_const_lv2_1) else "0";
    sel_tmp4_fu_1635_p2 <= "1" when (p_i_i_2_cast_cast_reg_2702 = tmp_66_reg_3101) else "0";
    sel_tmp5_fu_1639_p3 <= 
        col_buf_0_val_0_0_fu_338 when (sel_tmp4_fu_1635_p2(0) = '1') else 
        src_kernel_win_0_val_2_0_reg_3088;
    sel_tmp6_fu_1646_p2 <= "1" when (locy_0_1_fu_1628_p2 = ap_const_lv2_1) else "0";
    sel_tmp8_fu_1720_p2 <= "1" when (p_i_i_2_cast_cast_reg_2702 = tmp_72_reg_3127) else "0";
    sel_tmp9_fu_1724_p3 <= 
        col_buf_1_val_0_0_fu_342 when (sel_tmp8_fu_1720_p2(0) = '1') else 
        src_kernel_win_1_val_2_0_reg_3120;
    sel_tmp_fu_1603_p2 <= "1" when (p_i_i_2_cast_cast_reg_2702 = tmp_65_reg_3095) else "0";
    src_kernel_win_0_val_0_1_9_fu_1620_p3 <= 
        right_border_buf_0_val_1_0_reg_3080 when (sel_tmp2_fu_1614_p2(0) = '1') else 
        sel_tmp1_fu_1607_p3;
    src_kernel_win_0_val_1_1_9_fu_1652_p3 <= 
        right_border_buf_0_val_1_0_reg_3080 when (sel_tmp6_fu_1646_p2(0) = '1') else 
        sel_tmp5_fu_1639_p3;
    src_kernel_win_1_val_0_1_9_fu_1737_p3 <= 
        right_border_buf_1_val_1_0_reg_3112 when (sel_tmp10_fu_1731_p2(0) = '1') else 
        sel_tmp9_fu_1724_p3;
    src_kernel_win_1_val_1_1_9_fu_1769_p3 <= 
        right_border_buf_1_val_1_0_reg_3112 when (sel_tmp14_fu_1763_p2(0) = '1') else 
        sel_tmp13_fu_1756_p3;
    src_kernel_win_2_val_0_1_9_fu_1854_p3 <= 
        right_border_buf_2_val_1_0_reg_3144 when (sel_tmp18_fu_1848_p2(0) = '1') else 
        sel_tmp17_fu_1841_p3;
    src_kernel_win_2_val_1_1_9_fu_1886_p3 <= 
        right_border_buf_2_val_1_0_reg_3144 when (sel_tmp21_fu_1880_p2(0) = '1') else 
        sel_tmp20_fu_1873_p3;
    temp_0_i_i_i_057_i_i_1_0_0_1_fu_1705_p3 <= 
        src_kernel_win_0_val_2_1_fu_134 when (tmp_203_0_0_1_fu_1699_p2(0) = '1') else 
        src_kernel_win_0_val_2_2_fu_150;
    temp_0_i_i_i_057_i_i_1_0_0_2_fu_1979_p3 <= 
        src_kernel_win_0_val_2_1_fu_134 when (tmp_203_0_0_2_fu_1974_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_0_1_reg_3213;
    temp_0_i_i_i_057_i_i_1_0_1_1_fu_2074_p3 <= 
        ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3178_pp0_it8 when (tmp_203_0_1_1_fu_2069_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_1_fu_2064_p3;
    temp_0_i_i_i_057_i_i_1_0_1_2_fu_2122_p3 <= 
        ap_reg_ppstg_src_kernel_win_0_val_1_1_load_reg_3237_pp0_it9 when (tmp_203_0_1_2_fu_2118_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_1_1_reg_3312;
    temp_0_i_i_i_057_i_i_1_0_1_fu_2064_p3 <= 
        src_kernel_win_0_val_1_2_load_reg_3243 when (tmp_203_0_1_reg_3253(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_0_2_reg_3248;
    temp_0_i_i_i_057_i_i_1_0_2_1_fu_2194_p3 <= 
        ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it10 when (tmp_203_0_2_1_fu_2189_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_2_fu_2184_p3;
    temp_0_i_i_i_057_i_i_1_0_2_fu_2184_p3 <= 
        src_kernel_win_0_val_0_2_load_reg_3330 when (tmp_203_0_2_reg_3340(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_1_2_reg_3335;
    temp_0_i_i_i_057_i_i_1_1_0_1_fu_1822_p3 <= 
        src_kernel_win_1_val_2_1_fu_170 when (tmp_203_1_0_1_fu_1816_p2(0) = '1') else 
        src_kernel_win_1_val_2_2_fu_186;
    temp_0_i_i_i_057_i_i_1_1_0_2_fu_2009_p3 <= 
        src_kernel_win_1_val_2_1_fu_170 when (tmp_203_1_0_2_fu_2004_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_0_1_reg_3219;
    temp_0_i_i_i_057_i_i_1_1_1_1_fu_2091_p3 <= 
        ap_reg_ppstg_src_kernel_win_1_val_1_1_12_reg_3192_pp0_it8 when (tmp_203_1_1_1_fu_2086_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_1_fu_2081_p3;
    temp_0_i_i_i_057_i_i_1_1_1_2_fu_2141_p3 <= 
        ap_reg_ppstg_src_kernel_win_1_val_1_1_load_reg_3264_pp0_it9 when (tmp_203_1_1_2_fu_2137_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_1_1_reg_3318;
    temp_0_i_i_i_057_i_i_1_1_1_fu_2081_p3 <= 
        src_kernel_win_1_val_1_2_load_reg_3270 when (tmp_203_1_1_reg_3280(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_0_2_reg_3275;
    temp_0_i_i_i_057_i_i_1_1_2_1_fu_2211_p3 <= 
        ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it10 when (tmp_203_1_2_1_fu_2206_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_2_fu_2201_p3;
    temp_0_i_i_i_057_i_i_1_1_2_fu_2201_p3 <= 
        src_kernel_win_1_val_0_2_load_reg_3345 when (tmp_203_1_2_reg_3355(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_1_2_reg_3350;
    temp_0_i_i_i_057_i_i_1_2_0_1_fu_1939_p3 <= 
        src_kernel_win_2_val_2_1_fu_206 when (tmp_203_2_0_1_fu_1933_p2(0) = '1') else 
        src_kernel_win_2_val_2_2_fu_222;
    temp_0_i_i_i_057_i_i_1_2_0_2_fu_2039_p3 <= 
        src_kernel_win_2_val_2_1_fu_206 when (tmp_203_2_0_2_fu_2034_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_0_1_reg_3225;
    temp_0_i_i_i_057_i_i_1_2_1_1_fu_2108_p3 <= 
        ap_reg_ppstg_src_kernel_win_2_val_1_1_12_reg_3206_pp0_it8 when (tmp_203_2_1_1_fu_2103_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_1_fu_2098_p3;
    temp_0_i_i_i_057_i_i_1_2_1_2_fu_2160_p3 <= 
        ap_reg_ppstg_src_kernel_win_2_val_1_1_load_reg_3291_pp0_it9 when (tmp_203_2_1_2_fu_2156_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_1_1_reg_3324;
    temp_0_i_i_i_057_i_i_1_2_1_fu_2098_p3 <= 
        src_kernel_win_2_val_1_2_load_reg_3297 when (tmp_203_2_1_reg_3307(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_0_2_reg_3302;
    temp_0_i_i_i_057_i_i_1_2_2_1_fu_2228_p3 <= 
        ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it10 when (tmp_203_2_2_1_fu_2223_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_2_fu_2218_p3;
    temp_0_i_i_i_057_i_i_1_2_2_fu_2218_p3 <= 
        src_kernel_win_2_val_0_2_load_reg_3360 when (tmp_203_2_2_reg_3370(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_1_2_reg_3365;
    
    x_1_reg_2891_temp <= signed(x_1_reg_2891);
    tmp_146_1_fu_1316_p0 <= std_logic_vector(resize(x_1_reg_2891_temp,32));

    tmp_146_1_fu_1316_p1 <= std_logic_vector(resize(unsigned(tmp_146_1_fu_1316_p0),64));
    
    x_2_reg_2905_temp <= signed(x_2_reg_2905);
    tmp_146_2_fu_1330_p0 <= std_logic_vector(resize(x_2_reg_2905_temp,32));

    tmp_146_2_fu_1330_p1 <= std_logic_vector(resize(unsigned(tmp_146_2_fu_1330_p0),64));
    tmp_148_2_fu_1018_p2 <= "1" when (signed(ImagLoc_y_fu_990_p2) < signed(ref_reg_2658)) else "0";
    tmp_153_1_fu_1167_p0 <= ImagLoc_x_cast_fu_1098_p1;
    tmp_153_1_fu_1167_p2 <= "1" when (signed(tmp_153_1_fu_1167_p0) < signed(cols_cast2_reg_2618)) else "0";
    tmp_153_2_fu_1210_p0 <= ImagLoc_x_cast_fu_1098_p1;
    tmp_153_2_fu_1210_p2 <= "1" when (signed(tmp_153_2_fu_1210_p0) < signed(cols_cast2_reg_2618)) else "0";
    tmp_156_0_pr1_phi_fu_563_p8 <= ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1;
    tmp_156_0_pr_phi_fu_622_p8 <= ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2;
    tmp_156_1_fu_1186_p2 <= "1" when (signed(ImagLoc_x_fu_1092_p2) < signed(tmp_s_reg_2635)) else "0";
    tmp_156_1_pr1_phi_fu_583_p8 <= ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1;
    tmp_156_1_pr_phi_fu_638_p8 <= ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2;
    tmp_156_2_fu_1229_p2 <= "1" when (signed(ImagLoc_x_fu_1092_p2) < signed(tmp_s_reg_2635)) else "0";
    tmp_156_2_pr1_phi_fu_603_p8 <= ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1;
    tmp_156_2_pr_phi_fu_654_p8 <= ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2;
    tmp_203_0_0_1_fu_1699_p2 <= "1" when (unsigned(src_kernel_win_0_val_2_1_fu_134) < unsigned(src_kernel_win_0_val_2_2_fu_150)) else "0";
    tmp_203_0_0_2_fu_1974_p2 <= "1" when (unsigned(src_kernel_win_0_val_2_1_fu_134) < unsigned(temp_0_i_i_i_057_i_i_1_0_0_1_reg_3213)) else "0";
    tmp_203_0_1_1_fu_2069_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3178_pp0_it8) < unsigned(temp_0_i_i_i_057_i_i_1_0_1_fu_2064_p3)) else "0";
    tmp_203_0_1_2_fu_2118_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_0_val_1_1_load_reg_3237_pp0_it9) < unsigned(temp_0_i_i_i_057_i_i_1_0_1_1_reg_3312)) else "0";
    tmp_203_0_1_fu_1986_p2 <= "1" when (unsigned(src_kernel_win_0_val_1_2_fu_142) < unsigned(temp_0_i_i_i_057_i_i_1_0_0_2_fu_1979_p3)) else "0";
    tmp_203_0_2_1_fu_2189_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it10) < unsigned(temp_0_i_i_i_057_i_i_1_0_2_fu_2184_p3)) else "0";
    tmp_203_0_2_2_fu_2235_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it11) < unsigned(temp_0_i_i_i_057_i_i_1_0_2_1_reg_3375)) else "0";
    tmp_203_0_2_fu_2128_p2 <= "1" when (unsigned(src_kernel_win_0_val_0_2_fu_126) < unsigned(temp_0_i_i_i_057_i_i_1_0_1_2_fu_2122_p3)) else "0";
    tmp_203_1_0_1_fu_1816_p2 <= "1" when (unsigned(src_kernel_win_1_val_2_1_fu_170) < unsigned(src_kernel_win_1_val_2_2_fu_186)) else "0";
    tmp_203_1_0_2_fu_2004_p2 <= "1" when (unsigned(src_kernel_win_1_val_2_1_fu_170) < unsigned(temp_0_i_i_i_057_i_i_1_1_0_1_reg_3219)) else "0";
    tmp_203_1_1_1_fu_2086_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_1_val_1_1_12_reg_3192_pp0_it8) < unsigned(temp_0_i_i_i_057_i_i_1_1_1_fu_2081_p3)) else "0";
    tmp_203_1_1_2_fu_2137_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_1_val_1_1_load_reg_3264_pp0_it9) < unsigned(temp_0_i_i_i_057_i_i_1_1_1_1_reg_3318)) else "0";
    tmp_203_1_1_fu_2016_p2 <= "1" when (unsigned(src_kernel_win_1_val_1_2_fu_178) < unsigned(temp_0_i_i_i_057_i_i_1_1_0_2_fu_2009_p3)) else "0";
    tmp_203_1_2_1_fu_2206_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it10) < unsigned(temp_0_i_i_i_057_i_i_1_1_2_fu_2201_p3)) else "0";
    tmp_203_1_2_2_fu_2246_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it11) < unsigned(temp_0_i_i_i_057_i_i_1_1_2_1_reg_3381)) else "0";
    tmp_203_1_2_fu_2147_p2 <= "1" when (unsigned(src_kernel_win_1_val_0_2_fu_162) < unsigned(temp_0_i_i_i_057_i_i_1_1_1_2_fu_2141_p3)) else "0";
    tmp_203_2_0_1_fu_1933_p2 <= "1" when (unsigned(src_kernel_win_2_val_2_1_fu_206) < unsigned(src_kernel_win_2_val_2_2_fu_222)) else "0";
    tmp_203_2_0_2_fu_2034_p2 <= "1" when (unsigned(src_kernel_win_2_val_2_1_fu_206) < unsigned(temp_0_i_i_i_057_i_i_1_2_0_1_reg_3225)) else "0";
    tmp_203_2_1_1_fu_2103_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_2_val_1_1_12_reg_3206_pp0_it8) < unsigned(temp_0_i_i_i_057_i_i_1_2_1_fu_2098_p3)) else "0";
    tmp_203_2_1_2_fu_2156_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_2_val_1_1_load_reg_3291_pp0_it9) < unsigned(temp_0_i_i_i_057_i_i_1_2_1_1_reg_3324)) else "0";
    tmp_203_2_1_fu_2046_p2 <= "1" when (unsigned(src_kernel_win_2_val_1_2_fu_214) < unsigned(temp_0_i_i_i_057_i_i_1_2_0_2_fu_2039_p3)) else "0";
    tmp_203_2_2_1_fu_2223_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it10) < unsigned(temp_0_i_i_i_057_i_i_1_2_2_fu_2218_p3)) else "0";
    tmp_203_2_2_2_fu_2257_p2 <= "1" when (unsigned(ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it11) < unsigned(temp_0_i_i_i_057_i_i_1_2_2_1_reg_3387)) else "0";
    tmp_203_2_2_fu_2166_p2 <= "1" when (unsigned(src_kernel_win_2_val_0_2_fu_198) < unsigned(temp_0_i_i_i_057_i_i_1_2_1_2_fu_2160_p3)) else "0";
    tmp_25_fu_973_p2 <= "1" when (unsigned(tmp_31_cast_fu_969_p1) < unsigned(heightloop_reg_2625)) else "0";
    tmp_29_fu_984_p2 <= "1" when (unsigned(p_012_0_i_i_reg_536) > unsigned(ap_const_lv12_4)) else "0";
    tmp_31_cast_fu_969_p1 <= std_logic_vector(resize(unsigned(p_012_0_i_i_reg_536),13));
    tmp_31_fu_996_p2 <= "1" when (signed(ImagLoc_y_fu_990_p2) < signed(ap_const_lv13_1FFF)) else "0";
    tmp_32_fu_1060_p2 <= "1" when (unsigned(tmp_36_cast_fu_1056_p1) < unsigned(widthloop_reg_2630)) else "0";
    
    x_reg_2877_temp <= signed(x_reg_2877);
    tmp_34_fu_1302_p0 <= std_logic_vector(resize(x_reg_2877_temp,32));

    tmp_34_fu_1302_p1 <= std_logic_vector(resize(unsigned(tmp_34_fu_1302_p0),64));
    tmp_35_fu_1124_p0 <= ImagLoc_x_cast_fu_1098_p1;
    tmp_35_fu_1124_p2 <= "1" when (signed(tmp_35_fu_1124_p0) < signed(cols_cast2_reg_2618)) else "0";
    tmp_36_cast_fu_1056_p1 <= std_logic_vector(resize(unsigned(p_025_0_i_i_reg_547),13));
    tmp_36_fu_1143_p2 <= "1" when (signed(ImagLoc_x_fu_1092_p2) < signed(tmp_s_reg_2635)) else "0";
    tmp_57_fu_965_p1 <= ref_fu_959_p2(2 - 1 downto 0);
    tmp_58_fu_1002_p4 <= ImagLoc_y_fu_990_p2(12 downto 1);
    tmp_60_fu_1071_p4 <= p_025_0_i_i_reg_547(11 downto 1);
    tmp_61_fu_1102_p1 <= ImagLoc_x_fu_1092_p2(2 - 1 downto 0);
    tmp_62_fu_1275_p1 <= grp_borderInterpolate_fu_757_ap_return(2 - 1 downto 0);
    tmp_63_fu_1110_p3 <= ImagLoc_x_fu_1092_p2(12 downto 12);
    tmp_65_fu_1400_p1 <= grp_borderInterpolate_fu_781_ap_return(2 - 1 downto 0);
    tmp_66_fu_1404_p1 <= grp_borderInterpolate_fu_789_ap_return(2 - 1 downto 0);
    tmp_67_fu_1263_p1 <= grp_borderInterpolate_fu_733_ap_return(2 - 1 downto 0);
    tmp_69_fu_1283_p1 <= grp_borderInterpolate_fu_765_ap_return(2 - 1 downto 0);
    tmp_70_fu_1153_p3 <= ImagLoc_x_fu_1092_p2(12 downto 12);
    tmp_72_fu_1458_p1 <= grp_borderInterpolate_fu_797_ap_return(2 - 1 downto 0);
    tmp_73_fu_1462_p1 <= grp_borderInterpolate_fu_805_ap_return(2 - 1 downto 0);
    tmp_74_fu_1267_p1 <= grp_borderInterpolate_fu_741_ap_return(2 - 1 downto 0);
    tmp_76_fu_1291_p1 <= grp_borderInterpolate_fu_773_ap_return(2 - 1 downto 0);
    tmp_77_fu_1196_p3 <= ImagLoc_x_fu_1092_p2(12 downto 12);
    tmp_79_fu_1516_p1 <= grp_borderInterpolate_fu_813_ap_return(2 - 1 downto 0);
    tmp_80_fu_1520_p1 <= grp_borderInterpolate_fu_821_ap_return(2 - 1 downto 0);
    tmp_81_fu_1271_p1 <= grp_borderInterpolate_fu_749_ap_return(2 - 1 downto 0);
    tmp_fu_949_p1 <= p_src_cols_V_read(2 - 1 downto 0);
    tmp_s_fu_943_p2 <= std_logic_vector(unsigned(cols_cast_fu_927_p1) + unsigned(ap_const_lv13_1FFD));
    widthloop_fu_937_p2 <= std_logic_vector(unsigned(cols_cast_fu_927_p1) + unsigned(ap_const_lv13_2));
    y_2_2_1_fu_1050_p2 <= std_logic_vector(unsigned(tmp_31_cast_fu_969_p1) + unsigned(ap_const_lv13_1FFA));
    y_2_2_fu_1044_p2 <= std_logic_vector(unsigned(tmp_31_cast_fu_969_p1) + unsigned(ap_const_lv13_1FFB));
end behav;
