Training TCs: 12
flags for addb_al_imm8: { }
flags for addw_ax_imm16: { }
flags for addl_eax_imm32: { }
flags for addw_m16_imm16: { }
flags for addw_m16_imm8: { }
flags for addw_m16_r16: { }
flags for addl_m32_imm32: { }
flags for addl_m32_imm8: { }
flags for addl_m32_r32: { }
flags for addq_m64_imm32: { }
flags for addq_m64_imm8: { }
flags for addq_m64_r64: { }
flags for addb_m8_imm8: { }
flags for addb_m8_r8: { }
flags for addb_m8_rh: { }
flags for addw_r16_imm16: { }
flags for addw_r16_imm8: { }
flags for addw_r16_m16: { }
flags for addw_r16_r16: { }
flags for addw_r16_r16_1: { }
flags for addl_r32_imm32: { }
flags for addl_r32_imm8: { }
flags for addl_r32_m32: { }
flags for addl_r32_r32: { }
flags for addl_r32_r32_1: { }
flags for addq_r64_imm32: { }
flags for addq_r64_imm8: { }
flags for addq_r64_m64: { }
flags for addq_r64_r64: { }
flags for addq_r64_r64_1: { }
flags for addb_r8_imm8: { }
flags for addb_r8_m8: { }
flags for addb_r8_r8: { }
flags for addb_r8_r8_1: { }
flags for addb_r8_rh: { }
flags for addb_r8_rh_1: { }
flags for addq_rax_imm32: { }
flags for addb_rh_imm8: { }
flags for addb_rh_m8: { }
flags for addb_rh_r8: { }
flags for addb_rh_r8_1: { }
flags for addb_rh_rh: { }
flags for addb_rh_rh_1: { }
flags for addpd_xmm_m128: { sse2 }
flags for addpd_xmm_xmm: { sse2 }
flags for addps_xmm_m128: { sse }
flags for addps_xmm_xmm: { sse }
flags for addsd_xmm_m64: { sse2 }
flags for addsd_xmm_xmm: { sse2 }
flags for addss_xmm_m32: { sse }
flags for addss_xmm_xmm: { sse }
flags for addsubpd_xmm_m128: { pni }
flags for addsubpd_xmm_xmm: { pni }
flags for addsubps_xmm_m128: { pni }
flags for addsubps_xmm_xmm: { pni }
flags for aesdec_xmm_m128: { aes }
flags for aesdec_xmm_xmm: { aes }
flags for aesdeclast_xmm_m128: { aes }
flags for aesdeclast_xmm_xmm: { aes }
flags for aesenc_xmm_m128: { aes }
flags for aesenc_xmm_xmm: { aes }
flags for aesenclast_xmm_m128: { aes }
flags for aesenclast_xmm_xmm: { aes }
flags for aesimc_xmm_m128: { aes }
flags for aesimc_xmm_xmm: { aes }
flags for aeskeygenassist_xmm_m128_imm8: { aes }
flags for aeskeygenassist_xmm_xmm_imm8: { aes }
flags for andb_al_imm8: { }
flags for andw_ax_imm16: { }
flags for andl_eax_imm32: { }
flags for andw_m16_imm16: { }
flags for andw_m16_imm8: { }
flags for andw_m16_r16: { }
flags for andl_m32_imm32: { }
flags for andl_m32_imm8: { }
flags for andl_m32_r32: { }
flags for andq_m64_imm32: { }
flags for andq_m64_imm8: { }
flags for andq_m64_r64: { }
flags for andb_m8_imm8: { }
flags for andb_m8_r8: { }
flags for andb_m8_rh: { }
flags for andw_r16_imm16: { }
flags for andw_r16_imm8: { }
flags for andw_r16_m16: { }
flags for andw_r16_r16: { }
flags for andw_r16_r16_1: { }
flags for andl_r32_imm32: { }
flags for andl_r32_imm8: { }
flags for andl_r32_m32: { }
flags for andl_r32_r32: { }
flags for andl_r32_r32_1: { }
flags for andq_r64_imm32: { }
flags for andq_r64_imm8: { }
flags for andq_r64_m64: { }
flags for andq_r64_r64: { }
flags for andq_r64_r64_1: { }
flags for andb_r8_imm8: { }
flags for andb_r8_m8: { }
flags for andb_r8_r8: { }
flags for andb_r8_r8_1: { }
flags for andb_r8_rh: { }
flags for andb_r8_rh_1: { }
flags for andq_rax_imm32: { }
flags for andb_rh_imm8: { }
flags for andb_rh_m8: { }
flags for andb_rh_r8: { }
flags for andb_rh_r8_1: { }
flags for andb_rh_rh: { }
flags for andb_rh_rh_1: { }
flags for andnl_r32_r32_m32: { bmi1 }
flags for andnl_r32_r32_r32: { bmi1 }
flags for andnq_r64_r64_m64: { bmi1 }
flags for andnq_r64_r64_r64: { bmi1 }
flags for andnpd_xmm_m128: { sse2 }
flags for andnpd_xmm_xmm: { sse2 }
flags for andnps_xmm_m128: { sse }
flags for andnps_xmm_xmm: { sse }
flags for andpd_xmm_m128: { sse2 }
flags for andpd_xmm_xmm: { sse2 }
flags for andps_xmm_m128: { sse }
flags for andps_xmm_xmm: { sse }
flags for bextrl_r32_m32_r32: { bmi1 }
flags for bextrl_r32_r32_r32: { bmi1 }
flags for bextrq_r64_m64_r64: { bmi1 }
flags for bextrq_r64_r64_r64: { bmi1 }
flags for blendpd_xmm_m128_imm8: { sse4_1 }
flags for blendpd_xmm_xmm_imm8: { sse4_1 }
flags for blendps_xmm_m128_imm8: { sse4_1 }
flags for blendps_xmm_xmm_imm8: { sse4_1 }
flags for blendvpd_xmm_m128_xmm0: { sse4_1 }
flags for blendvpd_xmm_xmm_xmm0: { sse4_1 }
flags for blendvps_xmm_m128_xmm0: { sse4_1 }
flags for blendvps_xmm_xmm_xmm0: { sse4_1 }
flags for blsil_r32_m32: { bmi1 }
flags for blsil_r32_r32: { bmi1 }
flags for blsiq_r64_m64: { bmi1 }
flags for blsiq_r64_r64: { bmi1 }
flags for blsmskl_r32_m32: { bmi1 }
flags for blsmskl_r32_r32: { bmi1 }
flags for blsmskq_r64_m64: { bmi1 }
flags for blsmskq_r64_r64: { bmi1 }
flags for blsrl_r32_m32: { bmi1 }
flags for blsrl_r32_r32: { bmi1 }
flags for blsrq_r64_m64: { bmi1 }
flags for blsrq_r64_r64: { bmi1 }
flags for bzhil_r32_m32_r32: { bmi2 }
flags for bzhil_r32_r32_r32: { bmi2 }
flags for bzhiq_r64_m64_r64: { bmi2 }
flags for bzhiq_r64_r64_r64: { bmi2 }
flags for cli: { }
flags for cmovaw_r16_m16: { cmov }
flags for cmovaw_r16_r16: { cmov }
flags for cmoval_r32_m32: { cmov }
flags for cmoval_r32_r32: { cmov }
flags for cmovaq_r64_m64: { cmov }
flags for cmovaq_r64_r64: { cmov }
flags for cmovaew_r16_m16: { cmov }
flags for cmovaew_r16_r16: { cmov }
flags for cmovael_r32_m32: { cmov }
flags for cmovael_r32_r32: { cmov }
flags for cmovaeq_r64_m64: { cmov }
flags for cmovaeq_r64_r64: { cmov }
flags for cmovbw_r16_m16: { cmov }
flags for cmovbw_r16_r16: { cmov }
flags for cmovbl_r32_m32: { cmov }
flags for cmovbl_r32_r32: { cmov }
flags for cmovbq_r64_m64: { cmov }
flags for cmovbq_r64_r64: { cmov }
flags for cmovbew_r16_m16: { cmov }
flags for cmovbew_r16_r16: { cmov }
flags for cmovbel_r32_m32: { cmov }
flags for cmovbel_r32_r32: { cmov }
flags for cmovbeq_r64_m64: { cmov }
flags for cmovbeq_r64_r64: { cmov }
flags for cmovcw_r16_m16: { cmov }
flags for cmovcw_r16_r16: { cmov }
flags for cmovcl_r32_m32: { cmov }
flags for cmovcl_r32_r32: { cmov }
flags for cmovcq_r64_m64: { cmov }
flags for cmovcq_r64_r64: { cmov }
flags for cmovew_r16_m16: { cmov }
flags for cmovew_r16_r16: { cmov }
flags for cmovel_r32_m32: { cmov }
flags for cmovel_r32_r32: { cmov }
flags for cmoveq_r64_m64: { cmov }
flags for cmoveq_r64_r64: { cmov }
flags for cmovgw_r16_m16: { cmov }
flags for cmovgw_r16_r16: { cmov }
flags for cmovgl_r32_m32: { cmov }
flags for cmovgl_r32_r32: { cmov }
flags for cmovgq_r64_m64: { cmov }
flags for cmovgq_r64_r64: { cmov }
flags for cmovgew_r16_m16: { cmov }
flags for cmovgew_r16_r16: { cmov }
flags for cmovgel_r32_m32: { cmov }
flags for cmovgel_r32_r32: { cmov }
flags for cmovgeq_r64_m64: { cmov }
flags for cmovgeq_r64_r64: { cmov }
flags for cmovlw_r16_m16: { cmov }
flags for cmovlw_r16_r16: { cmov }
flags for cmovll_r32_m32: { cmov }
flags for cmovll_r32_r32: { cmov }
flags for cmovlq_r64_m64: { cmov }
flags for cmovlq_r64_r64: { cmov }
flags for cmovlew_r16_m16: { cmov }
flags for cmovlew_r16_r16: { cmov }
flags for cmovlel_r32_m32: { cmov }
flags for cmovlel_r32_r32: { cmov }
flags for cmovleq_r64_m64: { cmov }
flags for cmovleq_r64_r64: { cmov }
flags for cmovnaw_r16_m16: { cmov }
flags for cmovnaw_r16_r16: { cmov }
flags for cmovnal_r32_m32: { cmov }
flags for cmovnal_r32_r32: { cmov }
flags for cmovnaq_r64_m64: { cmov }
flags for cmovnaq_r64_r64: { cmov }
flags for cmovnaew_r16_m16: { cmov }
flags for cmovnaew_r16_r16: { cmov }
flags for cmovnael_r32_m32: { cmov }
flags for cmovnael_r32_r32: { cmov }
flags for cmovnaeq_r64_m64: { cmov }
flags for cmovnaeq_r64_r64: { cmov }
flags for cmovnbw_r16_m16: { cmov }
flags for cmovnbw_r16_r16: { cmov }
flags for cmovnbl_r32_m32: { cmov }
flags for cmovnbl_r32_r32: { cmov }
flags for cmovnbq_r64_m64: { cmov }
flags for cmovnbq_r64_r64: { cmov }
flags for cmovnbew_r16_m16: { cmov }
flags for cmovnbew_r16_r16: { cmov }
flags for cmovnbel_r32_m32: { cmov }
flags for cmovnbel_r32_r32: { cmov }
flags for cmovnbeq_r64_m64: { cmov }
flags for cmovnbeq_r64_r64: { cmov }
flags for cmovncw_r16_m16: { cmov }
flags for cmovncw_r16_r16: { cmov }
flags for cmovncl_r32_m32: { cmov }
flags for cmovncl_r32_r32: { cmov }
flags for cmovncq_r64_m64: { cmov }
flags for cmovncq_r64_r64: { cmov }
flags for cmovnew_r16_m16: { cmov }
flags for cmovnew_r16_r16: { cmov }
flags for cmovnel_r32_m32: { cmov }
flags for cmovnel_r32_r32: { cmov }
flags for cmovneq_r64_m64: { cmov }
flags for cmovneq_r64_r64: { cmov }
flags for cmovngw_r16_m16: { cmov }
flags for cmovngw_r16_r16: { cmov }
flags for cmovngl_r32_m32: { cmov }
flags for cmovngl_r32_r32: { cmov }
flags for cmovngq_r64_m64: { cmov }
flags for cmovngq_r64_r64: { cmov }
flags for cmovngew_r16_m16: { cmov }
flags for cmovngew_r16_r16: { cmov }
flags for cmovngel_r32_m32: { cmov }
flags for cmovngel_r32_r32: { cmov }
flags for cmovngeq_r64_m64: { cmov }
flags for cmovngeq_r64_r64: { cmov }
flags for cmovnlw_r16_m16: { cmov }
flags for cmovnlw_r16_r16: { cmov }
flags for cmovnll_r32_m32: { cmov }
flags for cmovnll_r32_r32: { cmov }
flags for cmovnlq_r64_m64: { cmov }
flags for cmovnlq_r64_r64: { cmov }
flags for cmovnlew_r16_m16: { cmov }
flags for cmovnlew_r16_r16: { cmov }
flags for cmovnlel_r32_m32: { cmov }
flags for cmovnlel_r32_r32: { cmov }
flags for cmovnleq_r64_m64: { cmov }
flags for cmovnleq_r64_r64: { cmov }
flags for cmovnow_r16_m16: { cmov }
flags for cmovnow_r16_r16: { cmov }
flags for cmovnol_r32_m32: { cmov }
flags for cmovnol_r32_r32: { cmov }
flags for cmovnoq_r64_m64: { cmov }
flags for cmovnoq_r64_r64: { cmov }
flags for cmovnpw_r16_m16: { cmov }
flags for cmovnpw_r16_r16: { cmov }
flags for cmovnpl_r32_m32: { cmov }
flags for cmovnpl_r32_r32: { cmov }
flags for cmovnpq_r64_m64: { cmov }
flags for cmovnpq_r64_r64: { cmov }
flags for cmovnsw_r16_m16: { cmov }
flags for cmovnsw_r16_r16: { cmov }
flags for cmovnsl_r32_m32: { cmov }
flags for cmovnsl_r32_r32: { cmov }
flags for cmovnsq_r64_m64: { cmov }
flags for cmovnsq_r64_r64: { cmov }
flags for cmovnzw_r16_m16: { cmov }
flags for cmovnzw_r16_r16: { cmov }
flags for cmovnzl_r32_m32: { cmov }
flags for cmovnzl_r32_r32: { cmov }
flags for cmovnzq_r64_m64: { cmov }
flags for cmovnzq_r64_r64: { cmov }
flags for cmovow_r16_m16: { cmov }
flags for cmovow_r16_r16: { cmov }
flags for cmovol_r32_m32: { cmov }
flags for cmovol_r32_r32: { cmov }
flags for cmovoq_r64_m64: { cmov }
flags for cmovoq_r64_r64: { cmov }
flags for cmovpw_r16_m16: { cmov }
flags for cmovpw_r16_r16: { cmov }
flags for cmovpl_r32_m32: { cmov }
flags for cmovpl_r32_r32: { cmov }
flags for cmovpq_r64_m64: { cmov }
flags for cmovpq_r64_r64: { cmov }
flags for cmovpew_r16_m16: { cmov }
flags for cmovpew_r16_r16: { cmov }
flags for cmovpel_r32_m32: { cmov }
flags for cmovpel_r32_r32: { cmov }
flags for cmovpeq_r64_m64: { cmov }
flags for cmovpeq_r64_r64: { cmov }
flags for cmovpow_r16_m16: { cmov }
flags for cmovpow_r16_r16: { cmov }
flags for cmovpol_r32_m32: { cmov }
flags for cmovpol_r32_r32: { cmov }
flags for cmovpoq_r64_m64: { cmov }
flags for cmovpoq_r64_r64: { cmov }
flags for cmovsw_r16_m16: { cmov }
flags for cmovsw_r16_r16: { cmov }
flags for cmovsl_r32_m32: { cmov }
flags for cmovsl_r32_r32: { cmov }
flags for cmovsq_r64_m64: { cmov }
flags for cmovsq_r64_r64: { cmov }
flags for cmovzw_r16_m16: { cmov }
flags for cmovzw_r16_r16: { cmov }
flags for cmovzl_r32_m32: { cmov }
flags for cmovzl_r32_r32: { cmov }
flags for cmovzq_r64_m64: { cmov }
flags for cmovzq_r64_r64: { cmov }
flags for comisd_xmm_m64: { sse2 }
flags for comisd_xmm_xmm: { sse2 }
flags for comiss_xmm_m32: { sse }
flags for comiss_xmm_xmm: { sse }
flags for cpuid: { }
flags for cvtdq2pd_xmm_m64: { sse2 }
flags for cvtdq2pd_xmm_xmm: { sse2 }
flags for cvtdq2ps_xmm_m128: { sse2 }
flags for cvtdq2ps_xmm_xmm: { sse2 }
flags for cvtpd2dq_xmm_m128: { sse2 }
flags for cvtpd2dq_xmm_xmm: { sse2 }
flags for cvtpd2pi_mm_m128: { }
flags for cvtpd2pi_mm_xmm: { }
flags for cvtpd2ps_xmm_m128: { sse2 }
flags for cvtpd2ps_xmm_xmm: { sse2 }
flags for cvtpi2pd_xmm_m64: { }
flags for cvtpi2pd_xmm_mm: { }
flags for cvtpi2ps_xmm_m64: { }
flags for cvtpi2ps_xmm_mm: { }
flags for cvtps2dq_xmm_m128: { sse2 }
flags for cvtps2dq_xmm_xmm: { sse2 }
flags for cvtps2pd_xmm_m64: { sse2 }
flags for cvtps2pd_xmm_xmm: { sse2 }
flags for cvtps2pi_mm_m64: { }
flags for cvtps2pi_mm_xmm: { }
flags for cvtsd2sil_r32_m64: { sse2 }
flags for cvtsd2sil_r32_xmm: { sse2 }
flags for cvtsd2siq_r64_m64: { sse2 }
flags for cvtsd2siq_r64_xmm: { sse2 }
flags for cvtsd2ss_xmm_m64: { sse2 }
flags for cvtsd2ss_xmm_xmm: { sse2 }
flags for cvtsi2sdl_xmm_m32: { sse2 }
flags for cvtsi2sdq_xmm_m64: { sse2 }
flags for cvtsi2sdl_xmm_r32: { sse2 }
flags for cvtsi2sdq_xmm_r64: { sse2 }
flags for cvtsi2ssl_xmm_m32: { sse }
flags for cvtsi2ssq_xmm_m64: { sse }
flags for cvtsi2ssl_xmm_r32: { sse }
flags for cvtsi2ssq_xmm_r64: { sse }
flags for cvtss2sd_xmm_m32: { sse2 }
flags for cvtss2sd_xmm_xmm: { sse2 }
flags for cvtss2sil_r32_m32: { sse }
flags for cvtss2sil_r32_xmm: { sse }
flags for cvtss2siq_r64_m32: { sse }
flags for cvtss2siq_r64_xmm: { sse }
flags for cvttpd2dq_xmm_m128: { sse2 }
flags for cvttpd2dq_xmm_xmm: { sse2 }
flags for cvttpd2pi_mm_m128: { }
flags for cvttpd2pi_mm_xmm: { }
flags for cvttps2dq_xmm_m128: { sse2 }
flags for cvttps2dq_xmm_xmm: { sse2 }
flags for cvttps2pi_mm_m64: { }
flags for cvttps2pi_mm_xmm: { }
flags for cvttsd2sil_r32_m64: { sse2 }
flags for cvttsd2sil_r32_xmm: { sse2 }
flags for cvttsd2siq_r64_m64: { sse2 }
flags for cvttsd2siq_r64_xmm: { sse2 }
flags for cvttss2sil_r32_m32: { sse }
flags for cvttss2sil_r32_xmm: { sse }
flags for cvttss2siq_r64_m32: { sse }
flags for cvttss2siq_r64_xmm: { sse }
flags for decw_m16: { }
flags for decl_m32: { }
flags for decq_m64: { }
flags for decb_m8: { }
flags for decw_r16: { }
flags for decl_r32: { }
flags for decq_r64: { }
flags for decb_r8: { }
flags for decb_rh: { }
flags for dppd_xmm_m128_imm8: { sse4_1 }
flags for dppd_xmm_xmm_imm8: { sse4_1 }
flags for dpps_xmm_m128_imm8: { sse4_1 }
flags for dpps_xmm_xmm_imm8: { sse4_1 }
flags for extractps_m32_xmm_imm8: { sse4_1 }
flags for extractps_r32_xmm_imm8: { sse4_1 }
flags for extractps_r64_xmm_imm8: { sse4_1 }
flags for f2xm1: { fpu }
flags for fabs: { fpu }
flags for fadds_m32fp: { fpu }
flags for faddl_m64fp: { fpu }
flags for faddp: { fpu }
flags for fbld_m80bcd: { fpu }
flags for fbstp_m80bcd: { fpu }
flags for fchs: { fpu }
flags for fclex: { fpu }
flags for fcom: { fpu }
flags for fcoms_m32fp: { fpu }
flags for fcoml_m64fp: { fpu }
flags for fcomp: { fpu }
flags for fcomps_m32fp: { fpu }
flags for fcompl_m64fp: { fpu }
flags for fcompp: { fpu }
flags for fcos: { fpu }
flags for fdecstp: { fpu }
flags for fdivs_m32fp: { fpu }
flags for fdivl_m64fp: { fpu }
flags for fdivp: { fpu }
flags for fdivrs_m32fp: { fpu }
flags for fdivrl_m64fp: { fpu }
flags for fdivrp: { fpu }
flags for fiadd_m16int: { fpu }
flags for fiaddl_m32int: { fpu }
flags for ficom_m16int: { fpu }
flags for ficoml_m32int: { fpu }
flags for ficomp_m16int: { fpu }
flags for ficompl_m32int: { fpu }
flags for fidiv_m16int: { fpu }
flags for fidivl_m32int: { fpu }
flags for fidivr_m16int: { fpu }
flags for fidivrl_m32int: { fpu }
flags for fild_m16int: { fpu }
flags for fildl_m32int: { fpu }
flags for fildll_m64int: { fpu }
flags for fimul_m16int: { fpu }
flags for fimull_m32int: { fpu }
flags for fincstp: { fpu }
flags for finit: { fpu }
flags for fist_m16int: { fpu }
flags for fistl_m32int: { fpu }
flags for fistp_m16int: { fpu }
flags for fistpl_m32int: { fpu }
flags for fistpll_m64int: { fpu }
flags for fisttp_m16int: { fpu }
flags for fisttpl_m32int: { fpu }
flags for fisttpll_m64int: { fpu }
flags for fisub_m16int: { fpu }
flags for fisubl_m32int: { fpu }
flags for fisubr_m16int: { fpu }
flags for fisubrl_m32int: { fpu }
flags for flds_m32fp: { fpu }
flags for fldl_m64fp: { fpu }
flags for fldt_m80fp: { fpu }
flags for fld1: { fpu }
flags for fldl2e: { fpu }
flags for fldl2t: { fpu }
flags for fldlg2: { fpu }
flags for fldln2: { fpu }
flags for fldpi: { fpu }
flags for fldz: { fpu }
flags for fmuls_m32fp: { fpu }
flags for fmull_m64fp: { fpu }
flags for fmulp: { fpu }
flags for fnclex: { fpu }
flags for fninit: { fpu }
flags for fnop: { fpu }
flags for fnstsw_ax: { fpu }
flags for fpatan: { fpu }
flags for fprem: { fpu }
flags for fprem1: { fpu }
flags for fptan: { fpu }
flags for frndint: { fpu }
flags for fscale: { fpu }
flags for fsin: { fpu }
flags for fsincos: { fpu }
flags for fsqrt: { fpu }
flags for fsts_m32fp: { fpu }
flags for fstl_m64fp: { fpu }
flags for fstps_m32fp: { fpu }
flags for fstpl_m64fp: { fpu }
flags for fstpt_m80fp: { fpu }
flags for fstsw_ax: { fpu }
flags for fsubs_m32fp: { fpu }
flags for fsubl_m64fp: { fpu }
flags for fsubp: { fpu }
flags for fsubrs_m32fp: { fpu }
flags for fsubrl_m64fp: { fpu }
flags for fsubrp: { fpu }
flags for ftst: { fpu }
flags for fucom: { fpu }
flags for fucomp: { fpu }
flags for fucompp: { fpu }
flags for fwait: { fpu }
flags for fxam: { fpu }
flags for fxch: { fpu }
flags for fxtract: { fpu }
flags for fyl2x: { fpu }
flags for fyl2xp1: { fpu }
flags for haddpd_xmm_m128: { pni }
flags for haddpd_xmm_xmm: { pni }
flags for haddps_xmm_m128: { pni }
flags for haddps_xmm_xmm: { pni }
flags for hsubpd_xmm_m128: { pni }
flags for hsubpd_xmm_xmm: { pni }
flags for hsubps_xmm_m128: { pni }
flags for hsubps_xmm_xmm: { pni }
flags for incw_m16: { }
flags for incl_m32: { }
flags for incq_m64: { }
flags for incb_m8: { }
flags for incw_r16: { }
flags for incl_r32: { }
flags for incq_r64: { }
flags for incb_r8: { }
flags for incb_rh: { }
flags for insertps_xmm_m32_imm8: { sse4_1 }
flags for insertps_xmm_xmm_imm8: { sse4_1 }
flags for int_imm8: { }
flags for int_three: { }
flags for lahf: { lahf_lm }
flags for lddqu_xmm_m128: { pni }
flags for leaw_r16_m16: { }
flags for leaw_r16_m32: { }
flags for leaw_r16_m64: { }
flags for leal_r32_m16: { }
flags for leal_r32_m32: { }
flags for leal_r32_m64: { }
flags for leaq_r64_m16: { }
flags for leaq_r64_m32: { }
flags for leaq_r64_m64: { }
flags for lzcntw_r16_m16: { bmi1 }
flags for lzcntw_r16_r16: { bmi1 }
flags for lzcntl_r32_m32: { bmi1 }
flags for lzcntl_r32_r32: { bmi1 }
flags for lzcntq_r64_m64: { bmi1 }
flags for lzcntq_r64_r64: { bmi1 }
flags for maxpd_xmm_m128: { sse2 }
flags for maxpd_xmm_xmm: { sse2 }
flags for maxps_xmm_m128: { sse }
flags for maxps_xmm_xmm: { sse }
flags for maxsd_xmm_m64: { sse2 }
flags for maxsd_xmm_xmm: { sse2 }
flags for maxss_xmm_m32: { sse }
flags for maxss_xmm_xmm: { sse }
flags for minpd_xmm_m128: { sse2 }
flags for minpd_xmm_xmm: { sse2 }
flags for minps_xmm_m128: { sse }
flags for minps_xmm_xmm: { sse }
flags for minsd_xmm_m64: { sse2 }
flags for minsd_xmm_xmm: { sse2 }
flags for minss_xmm_m32: { sse }
flags for minss_xmm_xmm: { sse }
flags for movw_m16_imm16: { }
flags for movw_m16_r16: { }
flags for movl_m32_imm32: { }
flags for movl_m32_r32: { }
flags for movq_m64_imm32: { }
flags for movq_m64_r64: { }
flags for movb_m8_imm8: { }
flags for movb_m8_r8: { }
flags for movb_m8_rh: { }
flags for movw_r16_imm16: { }
flags for movw_r16_imm16_1: { }
flags for movw_r16_m16: { }
flags for movw_r16_r16: { }
flags for movw_r16_r16_1: { }
flags for movl_r32_imm32: { }
flags for movl_r32_imm32_1: { }
flags for movl_r32_m32: { }
flags for movl_r32_r32: { }
flags for movl_r32_r32_1: { }
flags for movq_r64_imm32: { }
flags for movq_r64_imm64: { }
flags for movq_r64_m64: { }
flags for movq_r64_r64: { }
flags for movq_r64_r64_1: { }
flags for movb_r8_imm8: { }
flags for movb_r8_imm8_1: { }
flags for movb_r8_m8: { }
flags for movb_r8_r8: { }
flags for movb_r8_r8_1: { }
flags for movb_r8_rh: { }
flags for movb_r8_rh_1: { }
flags for movb_rh_imm8: { }
flags for movb_rh_imm8_1: { }
flags for movb_rh_m8: { }
flags for movb_rh_r8: { }
flags for movb_rh_r8_1: { }
flags for movb_rh_rh: { }
flags for movb_rh_rh_1: { }
flags for movapd_m128_xmm: { sse2 }
flags for movapd_xmm_m128: { sse2 }
flags for movapd_xmm_xmm: { sse2 }
flags for movapd_xmm_xmm_1: { sse2 }
flags for movaps_m128_xmm: { sse }
flags for movaps_xmm_m128: { sse }
flags for movaps_xmm_xmm: { sse }
flags for movaps_xmm_xmm_1: { sse }
flags for movbew_m16_r16: { movbe }
flags for movbel_m32_r32: { movbe }
flags for movbeq_m64_r64: { movbe }
flags for movbew_r16_m16: { movbe }
flags for movbel_r32_m32: { movbe }
flags for movbeq_r64_m64: { movbe }
flags for movd_m32_mm: { mmx }
flags for movd_m32_xmm: { sse2 }
flags for movd_mm_m32: { mmx }
flags for movd_mm_r32: { mmx }
flags for movd_r32_mm: { mmx }
flags for movd_r32_xmm: { sse2 }
flags for movd_xmm_m32: { sse2 }
flags for movd_xmm_r32: { sse2 }
flags for movddup_xmm_m64: { pni }
flags for movddup_xmm_xmm: { pni }
flags for movdq2q_mm_xmm: { mmx }
flags for movdqa_m128_xmm: { sse2 }
flags for movdqa_xmm_m128: { sse2 }
flags for movdqa_xmm_xmm: { sse2 }
flags for movdqa_xmm_xmm_1: { sse2 }
flags for movdqu_m128_xmm: { sse2 }
flags for movdqu_xmm_m128: { sse2 }
flags for movdqu_xmm_xmm: { sse2 }
flags for movdqu_xmm_xmm_1: { sse2 }
flags for movhlps_xmm_xmm: { sse }
flags for movhpd_m64_xmm: { sse2 }
flags for movhpd_xmm_m64: { sse2 }
flags for movhps_m64_xmm: { sse }
flags for movhps_xmm_m64: { sse }
flags for movlhps_xmm_xmm: { sse }
flags for movlpd_m64_xmm: { sse2 }
flags for movlpd_xmm_m64: { sse2 }
flags for movlps_m64_xmm: { sse }
flags for movlps_xmm_m64: { sse }
flags for movmskpd_r32_xmm: { sse2 }
flags for movmskpd_r64_xmm: { sse2 }
flags for movmskps_r32_xmm: { sse }
flags for movmskps_r64_xmm: { sse }
flags for movntdq_m128_xmm: { sse2 }
flags for movntdq_m256_ymm: { avx }
flags for movntdqa_xmm_m128: { sse4_1 }
flags for movnti_m32_r32: { }
flags for movnti_m64_r64: { }
flags for movntpd_m128_xmm: { sse2 }
flags for movntps_m128_xmm: { sse }
flags for movntq_m64_mm: { }
flags for movq_m64_mm: { mmx }
flags for movq_m64_mm_1: { mmx }
flags for movq_m64_xmm: { sse2 }
flags for movq_m64_xmm_1: { sse2 }
flags for movq_mm_m64: { mmx }
flags for movq_mm_m64_1: { mmx }
flags for movq_mm_mm: { mmx }
flags for movq_mm_mm_1: { mmx }
flags for movq_mm_r64: { mmx }
flags for movq_r64_mm: { mmx }
flags for movq_r64_xmm: { sse2 }
flags for movq_xmm_m64: { sse2 }
flags for movq_xmm_m64_1: { sse2 }
flags for movq_xmm_r64: { sse2 }
flags for movq_xmm_xmm: { sse2 }
flags for movq_xmm_xmm_1: { sse2 }
flags for movq2dq_xmm_mm: { mmx }
flags for movsd_m64_xmm: { sse2 }
flags for movsd_xmm_m64: { sse2 }
flags for movsd_xmm_xmm: { sse2 }
flags for movsd_xmm_xmm_1: { sse2 }
flags for movshdup_xmm_m128: { pni }
flags for movshdup_xmm_xmm: { pni }
flags for movsldup_xmm_m128: { pni }
flags for movsldup_xmm_xmm: { pni }
flags for movss_m32_xmm: { sse }
flags for movss_xmm_m32: { sse }
flags for movss_xmm_xmm: { sse }
flags for movss_xmm_xmm_1: { sse }
flags for movsbw_r16_m8: { }
flags for movsbw_r16_r8: { }
flags for movsbw_r16_rh: { }
flags for movswl_r32_m16: { }
flags for movsbl_r32_m8: { }
flags for movswl_r32_r16: { }
flags for movsbl_r32_r8: { }
flags for movsbl_r32_rh: { }
flags for movswq_r64_m16: { }
flags for movsbq_r64_m8: { }
flags for movswq_r64_r16: { }
flags for movsbq_r64_r8: { }
flags for movslq_r64_m32: { }
flags for movslq_r64_r32: { }
flags for movupd_m128_xmm: { sse2 }
flags for movupd_xmm_m128: { sse2 }
flags for movupd_xmm_xmm: { sse2 }
flags for movupd_xmm_xmm_1: { sse2 }
flags for movups_m128_xmm: { sse }
flags for movups_xmm_m128: { sse }
flags for movups_xmm_xmm: { sse }
flags for movups_xmm_xmm_1: { sse }
flags for movzbw_r16_m8: { }
flags for movzbw_r16_r8: { }
flags for movzbw_r16_rh: { }
flags for movzwl_r32_m16: { }
flags for movzbl_r32_m8: { }
flags for movzwl_r32_r16: { }
flags for movzbl_r32_r8: { }
flags for movzbl_r32_rh: { }
flags for movzwq_r64_m16: { }
flags for movzbq_r64_m8: { }
flags for movzwq_r64_r16: { }
flags for movzbq_r64_r8: { }
flags for mpsadbw_xmm_m128_imm8: { sse4_1 }
flags for mpsadbw_xmm_xmm_imm8: { sse4_1 }
flags for negw_m16: { }
flags for negl_m32: { }
flags for negq_m64: { }
flags for negb_m8: { }
flags for negw_r16: { }
flags for negl_r32: { }
flags for negq_r64: { }
flags for negb_r8: { }
flags for negb_rh: { }
flags for nop: { }
flags for nopw_m16: { nopl }
flags for nopl_m32: { nopl }
flags for nopw_r16: { nopl }
flags for nopl_r32: { nopl }
flags for notw_m16: { }
flags for notl_m32: { }
flags for notq_m64: { }
flags for notb_m8: { }
flags for notw_r16: { }
flags for notl_r32: { }
flags for notq_r64: { }
flags for notb_r8: { }
flags for notb_rh: { }
flags for orb_al_imm8: { }
flags for orw_ax_imm16: { }
flags for orl_eax_imm32: { }
flags for orw_m16_imm16: { }
flags for orw_m16_imm8: { }
flags for orw_m16_r16: { }
flags for orl_m32_imm32: { }
flags for orl_m32_imm8: { }
flags for orl_m32_r32: { }
flags for orq_m64_imm32: { }
flags for orq_m64_imm8: { }
flags for orq_m64_r64: { }
flags for orb_m8_imm8: { }
flags for orb_m8_r8: { }
flags for orb_m8_rh: { }
flags for orw_r16_imm16: { }
flags for orw_r16_imm8: { }
flags for orw_r16_m16: { }
flags for orw_r16_r16: { }
flags for orw_r16_r16_1: { }
flags for orl_r32_imm32: { }
flags for orl_r32_imm8: { }
flags for orl_r32_m32: { }
flags for orl_r32_r32: { }
flags for orl_r32_r32_1: { }
flags for orq_r64_imm32: { }
flags for orq_r64_imm8: { }
flags for orq_r64_m64: { }
flags for orq_r64_r64: { }
flags for orq_r64_r64_1: { }
flags for orb_r8_imm8: { }
flags for orb_r8_m8: { }
flags for orb_r8_r8: { }
flags for orb_r8_r8_1: { }
flags for orb_r8_rh: { }
flags for orb_r8_rh_1: { }
flags for orq_rax_imm32: { }
flags for orb_rh_imm8: { }
flags for orb_rh_m8: { }
flags for orb_rh_r8: { }
flags for orb_rh_r8_1: { }
flags for orb_rh_rh: { }
flags for orb_rh_rh_1: { }
flags for orpd_xmm_m128: { sse2 }
flags for orpd_xmm_xmm: { sse2 }
flags for orps_xmm_m128: { sse }
flags for orps_xmm_xmm: { sse }
flags for pabsb_mm_m64: { ssse3 }
flags for pabsb_mm_mm: { ssse3 }
flags for pabsb_xmm_m128: { ssse3 }
flags for pabsb_xmm_xmm: { ssse3 }
flags for pabsd_mm_m64: { ssse3 }
flags for pabsd_mm_mm: { ssse3 }
flags for pabsd_xmm_m128: { ssse3 }
flags for pabsd_xmm_xmm: { ssse3 }
flags for pabsw_mm_m64: { ssse3 }
flags for pabsw_mm_mm: { ssse3 }
flags for pabsw_xmm_m128: { ssse3 }
flags for pabsw_xmm_xmm: { ssse3 }
flags for packssdw_mm_m64: { mmx }
flags for packssdw_mm_mm: { mmx }
flags for packssdw_xmm_m128: { sse2 }
flags for packssdw_xmm_xmm: { sse2 }
flags for packsswb_mm_m64: { mmx }
flags for packsswb_mm_mm: { mmx }
flags for packsswb_xmm_m128: { sse2 }
flags for packsswb_xmm_xmm: { sse2 }
flags for packusdw_xmm_m128: { sse4_1 }
flags for packusdw_xmm_xmm: { sse4_1 }
flags for packuswb_mm_m64: { mmx }
flags for packuswb_mm_mm: { mmx }
flags for packuswb_xmm_m128: { sse2 }
flags for packuswb_xmm_xmm: { sse2 }
flags for paddb_mm_m64: { mmx }
flags for paddb_mm_mm: { mmx }
flags for paddb_xmm_m128: { sse2 }
flags for paddb_xmm_xmm: { sse2 }
flags for paddd_mm_m64: { mmx }
flags for paddd_mm_mm: { mmx }
flags for paddd_xmm_m128: { sse2 }
flags for paddd_xmm_xmm: { sse2 }
flags for paddq_mm_m64: { sse2 }
flags for paddq_mm_mm: { sse2 }
flags for paddq_xmm_m128: { sse2 }
flags for paddq_xmm_xmm: { sse2 }
flags for paddsb_mm_m64: { mmx }
flags for paddsb_mm_mm: { mmx }
flags for paddsb_xmm_m128: { sse2 }
flags for paddsb_xmm_xmm: { sse2 }
flags for paddsw_mm_m64: { mmx }
flags for paddsw_mm_mm: { mmx }
flags for paddsw_xmm_m128: { sse2 }
flags for paddsw_xmm_xmm: { sse2 }
flags for paddusb_mm_m64: { mmx }
flags for paddusb_mm_mm: { mmx }
flags for paddusb_xmm_m128: { sse2 }
flags for paddusb_xmm_xmm: { sse2 }
flags for paddusw_mm_m64: { mmx }
flags for paddusw_mm_mm: { mmx }
flags for paddusw_xmm_m128: { sse2 }
flags for paddusw_xmm_xmm: { sse2 }
flags for paddw_mm_m64: { mmx }
flags for paddw_mm_mm: { mmx }
flags for paddw_xmm_m128: { sse2 }
flags for paddw_xmm_xmm: { sse2 }
flags for palignr_mm_m64_imm8: { ssse3 }
flags for palignr_mm_mm_imm8: { ssse3 }
flags for palignr_xmm_m128_imm8: { ssse3 }
flags for palignr_xmm_xmm_imm8: { ssse3 }
flags for pand_mm_m64: { mmx }
flags for pand_mm_mm: { mmx }
flags for pand_xmm_m128: { sse2 }
flags for pand_xmm_xmm: { sse2 }
flags for pandn_mm_m64: { mmx }
flags for pandn_mm_mm: { mmx }
flags for pandn_xmm_m128: { sse2 }
flags for pandn_xmm_xmm: { sse2 }
flags for pavgb_mm_m64: { sse }
flags for pavgb_mm_mm: { sse }
flags for pavgb_xmm_m128: { sse2 }
flags for pavgb_xmm_xmm: { sse2 }
flags for pavgw_mm_m64: { sse }
flags for pavgw_mm_mm: { sse }
flags for pavgw_xmm_m128: { sse2 }
flags for pavgw_xmm_xmm: { sse2 }
flags for pblendvb_xmm_m128_xmm0: { sse4_1 }
flags for pblendvb_xmm_xmm_xmm0: { sse4_1 }
flags for pblendw_xmm_m128_imm8: { sse4_1 }
flags for pblendw_xmm_xmm_imm8: { sse4_1 }
flags for pclmulqdq_xmm_m128_imm8: { pclmulqdq }
flags for pclmulqdq_xmm_xmm_imm8: { pclmulqdq }
flags for pcmpeqb_mm_m64: { mmx }
flags for pcmpeqb_mm_mm: { mmx }
flags for pcmpeqb_xmm_m128: { sse2 }
flags for pcmpeqb_xmm_xmm: { sse2 }
flags for pcmpeqd_mm_m64: { mmx }
flags for pcmpeqd_mm_mm: { mmx }
flags for pcmpeqd_xmm_m128: { sse2 }
flags for pcmpeqd_xmm_xmm: { sse2 }
flags for pcmpeqq_xmm_m128: { sse4_1 }
flags for pcmpeqq_xmm_xmm: { sse4_1 }
flags for pcmpeqw_mm_m64: { mmx }
flags for pcmpeqw_mm_mm: { mmx }
flags for pcmpeqw_xmm_m128: { sse2 }
flags for pcmpeqw_xmm_xmm: { sse2 }
flags for pcmpestri_xmm_m128_imm8: { sse4_2 }
flags for pcmpestri_xmm_xmm_imm8: { sse4_2 }
flags for pcmpestrm_xmm_m128_imm8: { sse4_2 }
flags for pcmpestrm_xmm_xmm_imm8: { sse4_2 }
flags for pcmpgtb_mm_m64: { mmx }
flags for pcmpgtb_mm_mm: { mmx }
flags for pcmpgtb_xmm_m128: { sse2 }
flags for pcmpgtb_xmm_xmm: { sse2 }
flags for pcmpgtd_mm_m64: { mmx }
flags for pcmpgtd_mm_mm: { mmx }
flags for pcmpgtd_xmm_m128: { sse2 }
flags for pcmpgtd_xmm_xmm: { sse2 }
flags for pcmpgtq_xmm_m128: { sse4_2 }
flags for pcmpgtq_xmm_xmm: { sse4_2 }
flags for pcmpgtw_mm_m64: { mmx }
flags for pcmpgtw_mm_mm: { mmx }
flags for pcmpgtw_xmm_m128: { sse2 }
flags for pcmpgtw_xmm_xmm: { sse2 }
flags for pcmpistri_xmm_m128_imm8: { sse4_2 }
flags for pcmpistri_xmm_xmm_imm8: { sse4_2 }
flags for pcmpistrm_xmm_m128_imm8: { sse4_2 }
flags for pcmpistrm_xmm_xmm_imm8: { sse4_2 }
flags for pdepl_r32_r32_m32: { bmi2 }
flags for pdepl_r32_r32_r32: { bmi2 }
flags for pdepq_r64_r64_m64: { bmi2 }
flags for pdepq_r64_r64_r64: { bmi2 }
flags for pextl_r32_r32_m32: { bmi2 }
flags for pextl_r32_r32_r32: { bmi2 }
flags for pextq_r64_r64_m64: { bmi2 }
flags for pextq_r64_r64_r64: { bmi2 }
flags for pextrb_m8_xmm_imm8: { sse4_1 }
flags for pextrb_r32_xmm_imm8: { sse4_1 }
flags for pextrb_r64_xmm_imm8: { sse4_1 }
flags for pextrd_m32_xmm_imm8: { sse4_1 }
flags for pextrd_r32_xmm_imm8: { sse4_1 }
flags for pextrq_m64_xmm_imm8: { sse4_1 }
flags for pextrq_r64_xmm_imm8: { sse4_1 }
flags for pextrw_m16_xmm_imm8: { sse4_1 }
flags for pextrw_r32_mm_imm8: { sse }
flags for pextrw_r32_xmm_imm8: { sse2 }
flags for pextrw_r32_xmm_imm8_1: { sse4_1 }
flags for pextrw_r64_mm_imm8: { sse }
flags for pextrw_r64_xmm_imm8: { sse2 }
flags for pextrw_r64_xmm_imm8_1: { sse4_1 }
flags for phaddd_mm_m64: { ssse3 }
flags for phaddd_mm_mm: { ssse3 }
flags for phaddd_xmm_m128: { ssse3 }
flags for phaddd_xmm_xmm: { ssse3 }
flags for phaddsw_mm_m64: { ssse3 }
flags for phaddsw_mm_mm: { ssse3 }
flags for phaddsw_xmm_m128: { ssse3 }
flags for phaddsw_xmm_xmm: { ssse3 }
flags for phaddw_mm_m64: { ssse3 }
flags for phaddw_mm_mm: { ssse3 }
flags for phaddw_xmm_m128: { ssse3 }
flags for phaddw_xmm_xmm: { ssse3 }
flags for phminposuw_xmm_m128: { sse4_1 }
flags for phminposuw_xmm_xmm: { sse4_1 }
flags for phsubd_mm_m64: { ssse3 }
flags for phsubd_mm_mm: { ssse3 }
flags for phsubd_xmm_m128: { ssse3 }
flags for phsubd_xmm_xmm: { ssse3 }
flags for phsubsw_mm_m64: { ssse3 }
flags for phsubsw_mm_mm: { ssse3 }
flags for phsubsw_xmm_m128: { ssse3 }
flags for phsubsw_xmm_xmm: { ssse3 }
flags for phsubw_mm_m64: { ssse3 }
flags for phsubw_mm_mm: { ssse3 }
flags for phsubw_xmm_m128: { ssse3 }
flags for phsubw_xmm_xmm: { ssse3 }
flags for pinsrb_xmm_m8_imm8: { sse4_1 }
flags for pinsrb_xmm_r32_imm8: { sse4_1 }
flags for pinsrd_xmm_m32_imm8: { sse4_1 }
flags for pinsrd_xmm_r32_imm8: { sse4_1 }
flags for pinsrw_mm_m16_imm8: { sse }
flags for pinsrw_mm_r32_imm8: { sse }
flags for pinsrw_xmm_m16_imm8: { sse2 }
flags for pinsrw_xmm_r32_imm8: { sse2 }
flags for pmaddubsw_mm_m64: { mmx ssse3 }
flags for pmaddubsw_mm_mm: { mmx ssse3 }
flags for pmaddubsw_xmm_m128: { ssse3 }
flags for pmaddubsw_xmm_xmm: { ssse3 }
flags for pmaddwd_mm_m64: { mmx }
flags for pmaddwd_mm_mm: { mmx }
flags for pmaddwd_xmm_m128: { sse2 }
flags for pmaddwd_xmm_xmm: { sse2 }
flags for pmaxsb_xmm_m128: { sse4_1 }
flags for pmaxsb_xmm_xmm: { sse4_1 }
flags for pmaxsd_xmm_m128: { sse4_1 }
flags for pmaxsd_xmm_xmm: { sse4_1 }
flags for pmaxsw_mm_m64: { sse }
flags for pmaxsw_mm_mm: { sse }
flags for pmaxsw_xmm_m128: { sse2 }
flags for pmaxsw_xmm_xmm: { sse2 }
flags for pmaxub_mm_m64: { sse }
flags for pmaxub_mm_mm: { sse }
flags for pmaxub_xmm_m128: { sse2 }
flags for pmaxub_xmm_xmm: { sse2 }
flags for pmaxud_xmm_m128: { sse4_1 }
flags for pmaxud_xmm_xmm: { sse4_1 }
flags for pmaxuw_xmm_m128: { sse4_1 }
flags for pmaxuw_xmm_xmm: { sse4_1 }
flags for pminsb_xmm_m128: { sse4_1 }
flags for pminsb_xmm_xmm: { sse4_1 }
flags for pminsd_xmm_m128: { sse4_1 }
flags for pminsd_xmm_xmm: { sse4_1 }
flags for pminsw_mm_m64: { sse }
flags for pminsw_mm_mm: { sse }
flags for pminsw_xmm_m128: { sse2 }
flags for pminsw_xmm_xmm: { sse2 }
flags for pminub_mm_m64: { sse }
flags for pminub_mm_mm: { sse }
flags for pminub_xmm_m128: { sse2 }
flags for pminub_xmm_xmm: { sse2 }
flags for pminud_xmm_m128: { sse4_1 }
flags for pminud_xmm_xmm: { sse4_1 }
flags for pminuw_xmm_m128: { sse4_1 }
flags for pminuw_xmm_xmm: { sse4_1 }
flags for pmovmskb_r32_mm: { sse }
flags for pmovmskb_r32_xmm: { sse2 }
flags for pmovmskb_r64_mm: { sse }
flags for pmovmskb_r64_xmm: { sse2 }
flags for pmovsxbd_xmm_m32: { sse4_1 }
flags for pmovsxbd_xmm_xmm: { sse4_1 }
flags for pmovsxbq_xmm_m16: { sse4_1 }
flags for pmovsxbq_xmm_xmm: { sse4_1 }
flags for pmovsxbw_xmm_m64: { sse4_1 }
flags for pmovsxbw_xmm_xmm: { sse4_1 }
flags for pmovsxdq_xmm_m64: { sse4_1 }
flags for pmovsxdq_xmm_xmm: { sse4_1 }
flags for pmovsxwd_xmm_m64: { sse4_1 }
flags for pmovsxwd_xmm_xmm: { sse4_1 }
flags for pmovsxwq_xmm_m32: { sse4_1 }
flags for pmovsxwq_xmm_xmm: { sse4_1 }
flags for pmovzxbd_xmm_m32: { sse4_1 }
flags for pmovzxbd_xmm_xmm: { sse4_1 }
flags for pmovzxbq_xmm_m16: { sse4_1 }
flags for pmovzxbq_xmm_xmm: { sse4_1 }
flags for pmovzxbw_xmm_m64: { sse4_1 }
flags for pmovzxbw_xmm_xmm: { sse4_1 }
flags for pmovzxdq_xmm_m64: { sse4_1 }
flags for pmovzxdq_xmm_xmm: { sse4_1 }
flags for pmovzxwd_xmm_m64: { sse4_1 }
flags for pmovzxwd_xmm_xmm: { sse4_1 }
flags for pmovzxwq_xmm_m32: { sse4_1 }
flags for pmovzxwq_xmm_xmm: { sse4_1 }
flags for pmuldq_xmm_m128: { sse4_1 }
flags for pmuldq_xmm_xmm: { sse4_1 }
flags for pmulhrsw_mm_m64: { ssse3 }
flags for pmulhrsw_mm_mm: { ssse3 }
flags for pmulhrsw_xmm_m128: { ssse3 }
flags for pmulhrsw_xmm_xmm: { ssse3 }
flags for pmulhuw_mm_m64: { sse }
flags for pmulhuw_mm_mm: { sse }
flags for pmulhuw_xmm_m128: { sse2 }
flags for pmulhuw_xmm_xmm: { sse2 }
flags for pmulhw_mm_m64: { mmx }
flags for pmulhw_mm_mm: { mmx }
flags for pmulhw_xmm_m128: { sse2 }
flags for pmulhw_xmm_xmm: { sse2 }
flags for pmulld_xmm_m128: { sse4_1 }
flags for pmulld_xmm_xmm: { sse4_1 }
flags for pmullw_mm_m64: { mmx }
flags for pmullw_mm_mm: { mmx }
flags for pmullw_xmm_m128: { sse2 }
flags for pmullw_xmm_xmm: { sse2 }
flags for pmuludq_mm_m64: { sse2 }
flags for pmuludq_mm_mm: { sse2 }
flags for pmuludq_xmm_m128: { sse2 }
flags for pmuludq_xmm_xmm: { sse2 }
flags for popw_m16: { }
flags for popq_m64: { }
flags for popw_r16: { }
flags for popw_r16_1: { }
flags for popq_r64: { }
flags for popq_r64_1: { }
flags for popcntw_r16_m16: { popcnt }
flags for popcntw_r16_r16: { popcnt }
flags for popcntl_r32_m32: { popcnt }
flags for popcntl_r32_r32: { popcnt }
flags for popcntq_r64_m64: { popcnt }
flags for popcntq_r64_r64: { popcnt }
flags for popf: { }
flags for popfq: { }
flags for por_mm_m64: { mmx }
flags for por_mm_mm: { mmx }
flags for por_xmm_m128: { sse2 }
flags for por_xmm_xmm: { sse2 }
flags for psadbw_mm_m64: { sse }
flags for psadbw_mm_mm: { sse }
flags for psadbw_xmm_m128: { sse2 }
flags for psadbw_xmm_xmm: { sse2 }
flags for pshufb_mm_m64: { ssse3 }
flags for pshufb_mm_mm: { ssse3 }
flags for pshufb_xmm_m128: { ssse3 }
flags for pshufb_xmm_xmm: { ssse3 }
flags for pshufd_xmm_m128_imm8: { sse2 }
flags for pshufd_xmm_xmm_imm8: { sse2 }
flags for pshufhw_xmm_m128_imm8: { sse2 }
flags for pshufhw_xmm_xmm_imm8: { sse2 }
flags for pshuflw_xmm_m128_imm8: { sse2 }
flags for pshuflw_xmm_xmm_imm8: { sse2 }
flags for pshufw_mm_m64_imm8: { }
flags for pshufw_mm_mm_imm8: { }
flags for psignb_mm_m64: { ssse3 }
flags for psignb_mm_mm: { ssse3 }
flags for psignb_xmm_m128: { ssse3 }
flags for psignb_xmm_xmm: { ssse3 }
flags for psignd_mm_m64: { ssse3 }
flags for psignd_mm_mm: { ssse3 }
flags for psignd_xmm_m128: { ssse3 }
flags for psignd_xmm_xmm: { ssse3 }
flags for psignw_mm_m64: { ssse3 }
flags for psignw_mm_mm: { ssse3 }
flags for psignw_xmm_m128: { ssse3 }
flags for psignw_xmm_xmm: { ssse3 }
flags for pslld_mm_imm8: { mmx }
flags for pslld_mm_m64: { mmx }
flags for pslld_mm_mm: { mmx }
flags for pslld_xmm_imm8: { sse2 }
flags for pslld_xmm_m128: { sse2 }
flags for pslld_xmm_xmm: { sse2 }
flags for pslldq_xmm_imm8: { sse2 }
flags for psllq_mm_imm8: { mmx }
flags for psllq_mm_m64: { mmx }
flags for psllq_mm_mm: { mmx }
flags for psllq_xmm_imm8: { sse2 }
flags for psllq_xmm_m128: { sse2 }
flags for psllq_xmm_xmm: { sse2 }
flags for psllw_mm_imm8: { mmx }
flags for psllw_mm_m64: { mmx }
flags for psllw_mm_mm: { mmx }
flags for psllw_xmm_imm8: { sse2 }
flags for psllw_xmm_m128: { sse2 }
flags for psllw_xmm_xmm: { sse2 }
flags for psrad_mm_imm8: { mmx }
flags for psrad_mm_m64: { mmx }
flags for psrad_mm_mm: { mmx }
flags for psrad_xmm_imm8: { sse2 }
flags for psrad_xmm_m128: { sse2 }
flags for psrad_xmm_xmm: { sse2 }
flags for psraw_mm_imm8: { mmx }
flags for psraw_mm_m64: { mmx }
flags for psraw_mm_mm: { mmx }
flags for psraw_xmm_imm8: { sse2 }
flags for psraw_xmm_m128: { sse2 }
flags for psraw_xmm_xmm: { sse2 }
flags for psrld_mm_imm8: { mmx }
flags for psrld_mm_m64: { mmx }
flags for psrld_mm_mm: { mmx }
flags for psrld_xmm_imm8: { sse2 }
flags for psrld_xmm_m128: { sse2 }
flags for psrld_xmm_xmm: { sse2 }
flags for psrldq_xmm_imm8: { sse2 }
flags for psrlq_mm_imm8: { mmx }
flags for psrlq_mm_m64: { mmx }
flags for psrlq_mm_mm: { mmx }
flags for psrlq_xmm_imm8: { sse2 }
flags for psrlq_xmm_m128: { sse2 }
flags for psrlq_xmm_xmm: { sse2 }
flags for psrlw_mm_imm8: { mmx }
flags for psrlw_mm_m64: { mmx }
flags for psrlw_mm_mm: { mmx }
flags for psrlw_xmm_imm8: { sse2 }
flags for psrlw_xmm_m128: { sse2 }
flags for psrlw_xmm_xmm: { sse2 }
flags for psubb_mm_m64: { mmx }
flags for psubb_mm_mm: { mmx }
flags for psubb_xmm_m128: { sse2 }
flags for psubb_xmm_xmm: { sse2 }
flags for psubd_mm_m64: { mmx }
flags for psubd_mm_mm: { mmx }
flags for psubd_xmm_m128: { sse2 }
flags for psubd_xmm_xmm: { sse2 }
flags for psubq_mm_m64: { sse2 }
flags for psubq_mm_mm: { sse2 }
flags for psubq_xmm_m128: { sse2 }
flags for psubq_xmm_xmm: { sse2 }
flags for psubsb_mm_m64: { mmx }
flags for psubsb_mm_mm: { mmx }
flags for psubsb_xmm_m128: { sse2 }
flags for psubsb_xmm_xmm: { sse2 }
flags for psubsw_mm_m64: { mmx }
flags for psubsw_mm_mm: { mmx }
flags for psubsw_xmm_m128: { sse2 }
flags for psubsw_xmm_xmm: { sse2 }
flags for psubusb_mm_m64: { mmx }
flags for psubusb_mm_mm: { mmx }
flags for psubusb_xmm_m128: { sse2 }
flags for psubusb_xmm_xmm: { sse2 }
flags for psubusw_mm_m64: { mmx }
flags for psubusw_mm_mm: { mmx }
flags for psubusw_xmm_m128: { sse2 }
flags for psubusw_xmm_xmm: { sse2 }
flags for psubw_mm_m64: { mmx }
flags for psubw_mm_mm: { mmx }
flags for psubw_xmm_m128: { sse2 }
flags for psubw_xmm_xmm: { sse2 }
flags for ptest_xmm_m128: { sse4_1 }
flags for ptest_xmm_xmm: { sse4_1 }
flags for punpckhbw_mm_m64: { mmx }
flags for punpckhbw_mm_mm: { mmx }
flags for punpckhbw_xmm_m128: { sse2 }
flags for punpckhbw_xmm_xmm: { sse2 }
flags for punpckhdq_mm_m64: { mmx }
flags for punpckhdq_mm_mm: { mmx }
flags for punpckhdq_xmm_m128: { sse2 }
flags for punpckhdq_xmm_xmm: { sse2 }
flags for punpckhqdq_xmm_m128: { sse2 }
flags for punpckhqdq_xmm_xmm: { sse2 }
flags for punpckhwd_mm_m64: { mmx }
flags for punpckhwd_mm_mm: { mmx }
flags for punpckhwd_xmm_m128: { sse2 }
flags for punpckhwd_xmm_xmm: { sse2 }
flags for punpcklbw_mm_m32: { mmx }
flags for punpcklbw_mm_mm: { mmx }
flags for punpcklbw_xmm_m128: { sse2 }
flags for punpcklbw_xmm_xmm: { sse2 }
flags for punpckldq_mm_m32: { mmx }
flags for punpckldq_mm_mm: { mmx }
flags for punpckldq_xmm_m128: { sse2 }
flags for punpckldq_xmm_xmm: { sse2 }
flags for punpcklqdq_xmm_m128: { sse2 }
flags for punpcklqdq_xmm_xmm: { sse2 }
flags for punpcklwd_mm_m32: { mmx }
flags for punpcklwd_mm_mm: { mmx }
flags for punpcklwd_xmm_m128: { sse2 }
flags for punpcklwd_xmm_xmm: { sse2 }
flags for pushq_imm16: { }
flags for pushq_imm32: { }
flags for pushq_imm8: { }
flags for pushw_m16: { }
flags for pushq_m64: { }
flags for pushw_r16: { }
flags for pushw_r16_1: { }
flags for pushq_r64: { }
flags for pushq_r64_1: { }
flags for pushf: { }
flags for pushfq: { }
flags for pxor_mm_m64: { mmx }
flags for pxor_mm_mm: { mmx }
flags for pxor_xmm_m128: { sse2 }
flags for pxor_xmm_xmm: { sse2 }
flags for rcpps_xmm_m128: { sse }
flags for rcpps_xmm_xmm: { sse }
flags for rcpss_xmm_m32: { sse }
flags for rcpss_xmm_xmm: { sse }
flags for rdrand_r16: { rdrand }
flags for rdrand_r32: { rdrand }
flags for rdrand_r64: { rdrand }
flags for repz scasb_m8_1: { rep_good }
flags for roundpd_xmm_m128_imm8: { sse4_1 }
flags for roundpd_xmm_xmm_imm8: { sse4_1 }
flags for roundps_xmm_m128_imm8: { sse4_1 }
flags for roundps_xmm_xmm_imm8: { sse4_1 }
flags for roundsd_xmm_m64_imm8: { sse4_1 }
flags for roundsd_xmm_xmm_imm8: { sse4_1 }
flags for roundss_xmm_m32_imm8: { sse4_1 }
flags for roundss_xmm_xmm_imm8: { sse4_1 }
flags for rsqrtps_xmm_m128: { sse }
flags for rsqrtps_xmm_xmm: { sse }
flags for rsqrtss_xmm_m32: { sse }
flags for rsqrtss_xmm_xmm: { sse }
flags for sahf: { lahf_lm }
flags for salw_m16_cl: { }
flags for salw_m16_imm8: { }
flags for salw_m16_one: { }
flags for sall_m32_cl: { }
flags for sall_m32_imm8: { }
flags for sall_m32_one: { }
flags for salq_m64_cl: { }
flags for salq_m64_imm8: { }
flags for salq_m64_one: { }
flags for salb_m8_cl: { }
flags for salb_m8_imm8: { }
flags for salb_m8_one: { }
flags for salw_r16_cl: { }
flags for salw_r16_imm8: { }
flags for salw_r16_one: { }
flags for sall_r32_cl: { }
flags for sall_r32_imm8: { }
flags for sall_r32_one: { }
flags for salq_r64_cl: { }
flags for salq_r64_imm8: { }
flags for salq_r64_one: { }
flags for salb_r8_cl: { }
flags for salb_r8_imm8: { }
flags for salb_r8_one: { }
flags for salb_rh_cl: { }
flags for salb_rh_imm8: { }
flags for salb_rh_one: { }
flags for sarw_m16_cl: { }
flags for sarw_m16_imm8: { }
flags for sarw_m16_one: { }
flags for sarl_m32_cl: { }
flags for sarl_m32_imm8: { }
flags for sarl_m32_one: { }
flags for sarq_m64_cl: { }
flags for sarq_m64_imm8: { }
flags for sarq_m64_one: { }
flags for sarb_m8_cl: { }
flags for sarb_m8_imm8: { }
flags for sarb_m8_one: { }
flags for sarw_r16_cl: { }
flags for sarw_r16_imm8: { }
flags for sarw_r16_one: { }
flags for sarl_r32_cl: { }
flags for sarl_r32_imm8: { }
flags for sarl_r32_one: { }
flags for sarq_r64_cl: { }
flags for sarq_r64_imm8: { }
flags for sarq_r64_one: { }
flags for sarb_r8_cl: { }
flags for sarb_r8_imm8: { }
flags for sarb_r8_one: { }
flags for sarb_rh_cl: { }
flags for sarb_rh_imm8: { }
flags for sarb_rh_one: { }
flags for sarxl_r32_m32_r32: { bmi2 }
flags for sarxl_r32_r32_r32: { bmi2 }
flags for sarxq_r64_m64_r64: { bmi2 }
flags for sarxq_r64_r64_r64: { bmi2 }
flags for shlw_m16_cl: { }
flags for shlw_m16_imm8: { }
flags for shlw_m16_one: { }
flags for shll_m32_cl: { }
flags for shll_m32_imm8: { }
flags for shll_m32_one: { }
flags for shlq_m64_cl: { }
flags for shlq_m64_imm8: { }
flags for shlq_m64_one: { }
flags for shlb_m8_cl: { }
flags for shlb_m8_imm8: { }
flags for shlb_m8_one: { }
flags for shlw_r16_cl: { }
flags for shlw_r16_imm8: { }
flags for shlw_r16_one: { }
flags for shll_r32_cl: { }
flags for shll_r32_imm8: { }
flags for shll_r32_one: { }
flags for shlq_r64_cl: { }
flags for shlq_r64_imm8: { }
flags for shlq_r64_one: { }
flags for shlb_r8_cl: { }
flags for shlb_r8_imm8: { }
flags for shlb_r8_one: { }
flags for shlb_rh_cl: { }
flags for shlb_rh_imm8: { }
flags for shlb_rh_one: { }
flags for shldw_m16_r16_cl: { }
flags for shldw_m16_r16_imm8: { }
flags for shldl_m32_r32_cl: { }
flags for shldl_m32_r32_imm8: { }
flags for shldq_m64_r64_cl: { }
flags for shldq_m64_r64_imm8: { }
flags for shldw_r16_r16_cl: { }
flags for shldw_r16_r16_imm8: { }
flags for shldl_r32_r32_cl: { }
flags for shldl_r32_r32_imm8: { }
flags for shldq_r64_r64_cl: { }
flags for shldq_r64_r64_imm8: { }
flags for shlxl_r32_m32_r32: { bmi2 }
flags for shlxl_r32_r32_r32: { bmi2 }
flags for shlxq_r64_m64_r64: { bmi2 }
flags for shlxq_r64_r64_r64: { bmi2 }
flags for shrw_m16_cl: { }
flags for shrw_m16_imm8: { }
flags for shrw_m16_one: { }
flags for shrl_m32_cl: { }
flags for shrl_m32_imm8: { }
flags for shrl_m32_one: { }
flags for shrq_m64_cl: { }
flags for shrq_m64_imm8: { }
flags for shrq_m64_one: { }
flags for shrb_m8_cl: { }
flags for shrb_m8_imm8: { }
flags for shrb_m8_one: { }
flags for shrw_r16_cl: { }
flags for shrw_r16_imm8: { }
flags for shrw_r16_one: { }
flags for shrl_r32_cl: { }
flags for shrl_r32_imm8: { }
flags for shrl_r32_one: { }
flags for shrq_r64_cl: { }
flags for shrq_r64_imm8: { }
flags for shrq_r64_one: { }
flags for shrb_r8_cl: { }
flags for shrb_r8_imm8: { }
flags for shrb_r8_one: { }
flags for shrb_rh_cl: { }
flags for shrb_rh_imm8: { }
flags for shrb_rh_one: { }
flags for shrxl_r32_m32_r32: { bmi2 }
flags for shrxl_r32_r32_r32: { bmi2 }
flags for shrxq_r64_m64_r64: { bmi2 }
flags for shrxq_r64_r64_r64: { bmi2 }
flags for shufpd_xmm_m128_imm8: { sse2 }
flags for shufpd_xmm_xmm_imm8: { sse2 }
flags for shufps_xmm_m128_imm8: { sse }
flags for shufps_xmm_xmm_imm8: { sse }
flags for sqrtpd_xmm_m128: { sse2 }
flags for sqrtpd_xmm_xmm: { sse2 }
flags for sqrtps_xmm_m128: { sse }
flags for sqrtps_xmm_xmm: { sse }
flags for sqrtsd_xmm_m64: { sse2 }
flags for sqrtsd_xmm_xmm: { sse2 }
flags for sqrtss_xmm_m32: { sse }
flags for sqrtss_xmm_xmm: { sse }
flags for sti: { }
flags for subb_al_imm8: { }
flags for subw_ax_imm16: { }
flags for subl_eax_imm32: { }
flags for subw_m16_imm16: { }
flags for subw_m16_imm8: { }
flags for subw_m16_r16: { }
flags for subl_m32_imm32: { }
flags for subl_m32_imm8: { }
flags for subl_m32_r32: { }
flags for subq_m64_imm32: { }
flags for subq_m64_imm8: { }
flags for subq_m64_r64: { }
flags for subb_m8_imm8: { }
flags for subb_m8_r8: { }
flags for subb_m8_rh: { }
flags for subw_r16_imm16: { }
flags for subw_r16_imm8: { }
flags for subw_r16_m16: { }
flags for subw_r16_r16: { }
flags for subw_r16_r16_1: { }
flags for subl_r32_imm32: { }
flags for subl_r32_imm8: { }
flags for subl_r32_m32: { }
flags for subl_r32_r32: { }
flags for subl_r32_r32_1: { }
flags for subq_r64_imm32: { }
flags for subq_r64_imm8: { }
flags for subq_r64_m64: { }
flags for subq_r64_r64: { }
flags for subq_r64_r64_1: { }
flags for subb_r8_imm8: { }
flags for subb_r8_m8: { }
flags for subb_r8_r8: { }
flags for subb_r8_r8_1: { }
flags for subb_r8_rh: { }
flags for subb_r8_rh_1: { }
flags for subq_rax_imm32: { }
flags for subb_rh_imm8: { }
flags for subb_rh_m8: { }
flags for subb_rh_r8: { }
flags for subb_rh_r8_1: { }
flags for subb_rh_rh: { }
flags for subb_rh_rh_1: { }
flags for subpd_xmm_m128: { sse2 }
flags for subpd_xmm_xmm: { sse2 }
flags for subps_xmm_m128: { sse }
flags for subps_xmm_xmm: { sse }
flags for subsd_xmm_m64: { sse2 }
flags for subsd_xmm_xmm: { sse2 }
flags for subss_xmm_m32: { sse }
flags for subss_xmm_xmm: { sse }
flags for tzcntw_r16_m16: { bmi1 }
flags for tzcntw_r16_r16: { bmi1 }
flags for tzcntl_r32_m32: { bmi1 }
flags for tzcntl_r32_r32: { bmi1 }
flags for tzcntq_r64_m64: { bmi1 }
flags for tzcntq_r64_r64: { bmi1 }
flags for ucomisd_xmm_m64: { sse2 }
flags for ucomisd_xmm_xmm: { sse2 }
flags for ucomiss_xmm_m32: { sse }
flags for ucomiss_xmm_xmm: { sse }
flags for unpckhpd_xmm_m128: { sse2 }
flags for unpckhpd_xmm_xmm: { sse2 }
flags for unpckhps_xmm_m128: { sse }
flags for unpckhps_xmm_xmm: { sse }
flags for unpcklpd_xmm_m128: { sse2 }
flags for unpcklpd_xmm_xmm: { sse2 }
flags for unpcklps_xmm_m128: { sse }
flags for unpcklps_xmm_xmm: { sse }
flags for vaddpd_xmm_xmm_m128: { avx }
flags for vaddpd_xmm_xmm_xmm: { avx }
flags for vaddpd_ymm_ymm_m256: { avx }
flags for vaddpd_ymm_ymm_ymm: { avx }
flags for vaddps_xmm_xmm_m128: { avx }
flags for vaddps_xmm_xmm_xmm: { avx }
flags for vaddps_ymm_ymm_m256: { avx }
flags for vaddps_ymm_ymm_ymm: { avx }
flags for vaddsd_xmm_xmm_m64: { avx }
flags for vaddsd_xmm_xmm_xmm: { avx }
flags for vaddss_xmm_xmm_m32: { avx }
flags for vaddss_xmm_xmm_xmm: { avx }
flags for vaddsubpd_xmm_xmm_m128: { avx }
flags for vaddsubpd_xmm_xmm_xmm: { avx }
flags for vaddsubpd_ymm_ymm_m256: { avx }
flags for vaddsubpd_ymm_ymm_ymm: { avx }
flags for vaddsubps_xmm_xmm_m128: { avx }
flags for vaddsubps_xmm_xmm_xmm: { avx }
flags for vaddsubps_ymm_ymm_m256: { avx }
flags for vaddsubps_ymm_ymm_ymm: { avx }
flags for vaesdec_xmm_xmm_m128: { aes avx }
flags for vaesdec_xmm_xmm_xmm: { aes avx }
flags for vaesdeclast_xmm_xmm_m128: { aes avx }
flags for vaesdeclast_xmm_xmm_xmm: { aes avx }
flags for vaesenc_xmm_xmm_m128: { aes avx }
flags for vaesenc_xmm_xmm_xmm: { aes avx }
flags for vaesenclast_xmm_xmm_m128: { aes avx }
flags for vaesenclast_xmm_xmm_xmm: { aes avx }
flags for vaesimc_xmm_m128: { aes avx }
flags for vaesimc_xmm_xmm: { aes avx }
flags for vaeskeygenassist_xmm_m128_imm8: { aes avx }
flags for vaeskeygenassist_xmm_xmm_imm8: { aes avx }
flags for vandnpd_xmm_xmm_m128: { avx }
flags for vandnpd_xmm_xmm_xmm: { avx }
flags for vandnpd_ymm_ymm_m256: { avx }
flags for vandnpd_ymm_ymm_ymm: { avx }
flags for vandnps_xmm_xmm_m128: { avx }
flags for vandnps_xmm_xmm_xmm: { avx }
flags for vandnps_ymm_ymm_m256: { avx }
flags for vandnps_ymm_ymm_ymm: { avx }
flags for vandpd_xmm_xmm_m128: { avx }
flags for vandpd_xmm_xmm_xmm: { avx }
flags for vandpd_ymm_ymm_m256: { avx }
flags for vandpd_ymm_ymm_ymm: { avx }
flags for vandps_xmm_xmm_m128: { avx }
flags for vandps_xmm_xmm_xmm: { avx }
flags for vandps_ymm_ymm_m256: { avx }
flags for vandps_ymm_ymm_ymm: { avx }
flags for vblendpd_xmm_xmm_m128_imm8: { avx }
flags for vblendpd_xmm_xmm_xmm_imm8: { avx }
flags for vblendpd_ymm_ymm_m256_imm8: { avx }
flags for vblendpd_ymm_ymm_ymm_imm8: { avx }
flags for vblendps_xmm_xmm_m128_imm8: { avx }
flags for vblendps_xmm_xmm_xmm_imm8: { avx }
flags for vblendps_ymm_ymm_m256_imm8: { avx }
flags for vblendps_ymm_ymm_ymm_imm8: { avx }
flags for vblendvpd_xmm_xmm_m128_xmm: { avx }
flags for vblendvpd_xmm_xmm_xmm_xmm: { avx }
flags for vblendvpd_ymm_ymm_m256_ymm: { avx }
flags for vblendvpd_ymm_ymm_ymm_ymm: { avx }
flags for vblendvps_xmm_xmm_m128_xmm: { avx }
flags for vblendvps_xmm_xmm_xmm_xmm: { avx }
flags for vblendvps_ymm_ymm_m256_ymm: { avx }
flags for vblendvps_ymm_ymm_ymm_ymm: { avx }
flags for vbroadcastf128_ymm_m128: { avx }
flags for vpbroadcasti128_ymm_m128: { avx2 }
flags for vbroadcastsd_ymm_m64: { avx }
flags for vbroadcastsd_ymm_xmm: { avx2 }
flags for vbroadcastss_xmm_m32: { avx }
flags for vbroadcastss_xmm_xmm: { avx2 }
flags for vbroadcastss_ymm_m32: { avx }
flags for vbroadcastss_ymm_xmm: { avx2 }
flags for vcmppd_xmm_xmm_m128_imm8: { avx }
flags for vcmppd_xmm_xmm_xmm_imm8: { avx }
flags for vcmppd_ymm_ymm_m256_imm8: { avx }
flags for vcmppd_ymm_ymm_ymm_imm8: { avx }
flags for vcmpps_xmm_xmm_m128_imm8: { avx }
flags for vcmpps_xmm_xmm_xmm_imm8: { avx }
flags for vcmpps_ymm_ymm_m256_imm8: { avx }
flags for vcmpps_ymm_ymm_ymm_imm8: { avx }
flags for vcmpsd_xmm_xmm_m64_imm8: { avx }
flags for vcmpsd_xmm_xmm_xmm_imm8: { avx }
flags for vcmpss_xmm_xmm_m32_imm8: { avx }
flags for vcmpss_xmm_xmm_xmm_imm8: { avx }
flags for vcomisd_xmm_m64: { avx }
flags for vcomisd_xmm_xmm: { avx }
flags for vcomiss_xmm_m32: { avx }
flags for vcomiss_xmm_xmm: { avx }
flags for vcvtdq2pd_xmm_m64: { avx }
flags for vcvtdq2pd_xmm_xmm: { avx }
flags for vcvtdq2pd_ymm_m128: { avx }
flags for vcvtdq2pd_ymm_ymm: { avx }
flags for vcvtdq2ps_xmm_m128: { avx }
flags for vcvtdq2ps_xmm_xmm: { avx }
flags for vcvtdq2ps_ymm_m256: { avx }
flags for vcvtdq2ps_ymm_ymm: { avx }
flags for vcvtpd2dqx_xmm_m128: { avx }
flags for vcvtpd2dq_xmm_m256: { avx }
flags for vcvtpd2dqx_xmm_xmm: { avx }
flags for vcvtpd2dq_xmm_ymm: { avx }
flags for vcvtpd2ps_xmm_m128: { avx }
flags for vcvtpd2ps_xmm_m256: { avx }
flags for vcvtpd2ps_xmm_xmm: { avx }
flags for vcvtpd2ps_xmm_ymm: { avx }
flags for vcvtph2ps_xmm_m64: { f16c }
flags for vcvtph2ps_xmm_xmm: { f16c }
flags for vcvtph2ps_ymm_m128: { f16c }
flags for vcvtph2ps_ymm_xmm: { f16c }
flags for vcvtps2dq_xmm_m128: { avx }
flags for vcvtps2dq_xmm_xmm: { avx }
flags for vcvtps2dq_ymm_m256: { avx }
flags for vcvtps2dq_ymm_ymm: { avx }
flags for vcvtps2pd_xmm_m64: { avx }
flags for vcvtps2pd_xmm_xmm: { avx }
flags for vcvtps2pd_ymm_m128: { avx }
flags for vcvtps2pd_ymm_xmm: { avx }
flags for vcvtps2ph_m128_ymm_imm8: { f16c }
flags for vcvtps2ph_m64_xmm_imm8: { f16c }
flags for vcvtps2ph_xmm_xmm_imm8: { f16c }
flags for vcvtps2ph_xmm_ymm_imm8: { f16c }
flags for vcvtsd2sil_r32_m64: { avx }
flags for vcvtsd2sil_r32_xmm: { avx }
flags for vcvtsd2siq_r64_m64: { avx }
flags for vcvtsd2siq_r64_xmm: { avx }
flags for vcvtsd2ss_xmm_xmm_m64: { avx }
flags for vcvtsd2ss_xmm_xmm_xmm: { avx }
flags for vcvtsi2sdl_xmm_xmm_m32: { avx }
flags for vcvtsi2sdq_xmm_xmm_m64: { avx }
flags for vcvtsi2sdl_xmm_xmm_r32: { avx }
flags for vcvtsi2sdq_xmm_xmm_r64: { avx }
flags for vcvtsi2ssl_xmm_xmm_m32: { avx }
flags for vcvtsi2ssq_xmm_xmm_m64: { avx }
flags for vcvtsi2ssl_xmm_xmm_r32: { avx }
flags for vcvtsi2ssq_xmm_xmm_r64: { avx }
flags for vcvtss2sd_xmm_xmm_m32: { avx }
flags for vcvtss2sd_xmm_xmm_xmm: { avx }
flags for vcvtss2sil_r32_m32: { avx }
flags for vcvtss2sil_r32_xmm: { avx }
flags for vcvtss2siq_r64_m32: { avx }
flags for vcvtss2siq_r64_xmm: { avx }
flags for vcvttpd2dq_xmm_m128: { avx }
flags for vcvttpd2dq_xmm_m256: { avx }
flags for vcvttpd2dq_xmm_xmm: { avx }
flags for vcvttpd2dq_xmm_ymm: { avx }
flags for vcvttps2dq_xmm_m128: { avx }
flags for vcvttps2dq_xmm_xmm: { avx }
flags for vcvttps2dq_ymm_m256: { avx }
flags for vcvttps2dq_ymm_ymm: { avx }
flags for vcvttsd2sil_r32_m64: { avx }
flags for vcvttsd2sil_r32_xmm: { avx }
flags for vcvttsd2siq_r64_m64: { avx }
flags for vcvttsd2siq_r64_xmm: { avx }
flags for vcvttss2sil_r32_m32: { avx }
flags for vcvttss2sil_r32_xmm: { avx }
flags for vcvttss2siq_r64_m32: { avx }
flags for vcvttss2siq_r64_xmm: { avx }
flags for vdivpd_xmm_xmm_m128: { avx }
flags for vdivpd_xmm_xmm_xmm: { avx }
flags for vdivpd_ymm_ymm_m256: { avx }
flags for vdivpd_ymm_ymm_ymm: { avx }
flags for vdivps_xmm_xmm_m128: { avx }
flags for vdivps_xmm_xmm_xmm: { avx }
flags for vdivps_ymm_ymm_m256: { avx }
flags for vdivps_ymm_ymm_ymm: { avx }
flags for vdivsd_xmm_xmm_m64: { avx }
flags for vdivsd_xmm_xmm_xmm: { avx }
flags for vdivss_xmm_xmm_m32: { avx }
flags for vdivss_xmm_xmm_xmm: { avx }
flags for vdppd_xmm_xmm_m128_imm8: { avx }
flags for vdppd_xmm_xmm_xmm_imm8: { avx }
flags for vdpps_xmm_xmm_m128_imm8: { avx }
flags for vdpps_xmm_xmm_xmm_imm8: { avx }
flags for vdpps_ymm_ymm_m256_imm8: { avx }
flags for vdpps_ymm_ymm_ymm_imm8: { avx }
flags for vextractf128_m128_ymm_imm8: { avx }
flags for vextractf128_xmm_ymm_imm8: { avx }
flags for vextracti128_m128_ymm_imm8: { avx2 }
flags for vextracti128_xmm_ymm_imm8: { avx2 }
flags for vextractps_m32_xmm_imm8: { avx }
flags for vextractps_r32_xmm_imm8: { avx }
flags for vfmadd132pd_xmm_xmm_m128: { fma }
flags for vfmadd132pd_xmm_xmm_xmm: { fma }
flags for vfmadd132pd_ymm_ymm_m256: { fma }
flags for vfmadd132pd_ymm_ymm_ymm: { fma }
flags for vfmadd132ps_xmm_xmm_m128: { fma }
flags for vfmadd132ps_xmm_xmm_xmm: { fma }
flags for vfmadd132ps_ymm_ymm_m256: { fma }
flags for vfmadd132ps_ymm_ymm_ymm: { fma }
flags for vfmadd132sd_xmm_xmm_m64: { fma }
flags for vfmadd132sd_xmm_xmm_xmm: { fma }
flags for vfmadd132ss_xmm_xmm_m32: { fma }
flags for vfmadd132ss_xmm_xmm_xmm: { fma }
flags for vfmadd213pd_xmm_xmm_m128: { fma }
flags for vfmadd213pd_xmm_xmm_xmm: { fma }
flags for vfmadd213pd_ymm_ymm_m256: { fma }
flags for vfmadd213pd_ymm_ymm_ymm: { fma }
flags for vfmadd213ps_xmm_xmm_m128: { fma }
flags for vfmadd213ps_xmm_xmm_xmm: { fma }
flags for vfmadd213ps_ymm_ymm_m256: { fma }
flags for vfmadd213ps_ymm_ymm_ymm: { fma }
flags for vfmadd213sd_xmm_xmm_m64: { fma }
flags for vfmadd213sd_xmm_xmm_xmm: { fma }
flags for vfmadd213ss_xmm_xmm_m32: { fma }
flags for vfmadd213ss_xmm_xmm_xmm: { fma }
flags for vfmadd231pd_xmm_xmm_m128: { fma }
flags for vfmadd231pd_xmm_xmm_xmm: { fma }
flags for vfmadd231pd_ymm_ymm_m256: { fma }
flags for vfmadd231pd_ymm_ymm_ymm: { fma }
flags for vfmadd231ps_xmm_xmm_m128: { fma }
flags for vfmadd231ps_xmm_xmm_xmm: { fma }
flags for vfmadd231ps_ymm_ymm_m256: { fma }
flags for vfmadd231ps_ymm_ymm_ymm: { fma }
flags for vfmadd231sd_xmm_xmm_m64: { fma }
flags for vfmadd231sd_xmm_xmm_xmm: { fma }
flags for vfmadd231ss_xmm_xmm_m32: { fma }
flags for vfmadd231ss_xmm_xmm_xmm: { fma }
flags for vfmaddsub132pd_xmm_xmm_m128: { fma }
flags for vfmaddsub132pd_xmm_xmm_xmm: { fma }
flags for vfmaddsub132pd_ymm_ymm_m256: { fma }
flags for vfmaddsub132pd_ymm_ymm_ymm: { fma }
flags for vfmaddsub132ps_xmm_xmm_m128: { fma }
flags for vfmaddsub132ps_xmm_xmm_xmm: { fma }
flags for vfmaddsub132ps_ymm_ymm_m256: { fma }
flags for vfmaddsub132ps_ymm_ymm_ymm: { fma }
flags for vfmaddsub213pd_xmm_xmm_m128: { fma }
flags for vfmaddsub213pd_xmm_xmm_xmm: { fma }
flags for vfmaddsub213pd_ymm_ymm_m256: { fma }
flags for vfmaddsub213pd_ymm_ymm_ymm: { fma }
flags for vfmaddsub213ps_xmm_xmm_m128: { fma }
flags for vfmaddsub213ps_xmm_xmm_xmm: { fma }
flags for vfmaddsub213ps_ymm_ymm_m256: { fma }
flags for vfmaddsub213ps_ymm_ymm_ymm: { fma }
flags for vfmaddsub231pd_xmm_xmm_m128: { fma }
flags for vfmaddsub231pd_xmm_xmm_xmm: { fma }
flags for vfmaddsub231pd_ymm_ymm_m256: { fma }
flags for vfmaddsub231pd_ymm_ymm_ymm: { fma }
flags for vfmaddsub231ps_xmm_xmm_m128: { fma }
flags for vfmaddsub231ps_xmm_xmm_xmm: { fma }
flags for vfmaddsub231ps_ymm_ymm_m256: { fma }
flags for vfmaddsub231ps_ymm_ymm_ymm: { fma }
flags for vfmsub132pd_xmm_xmm_m128: { fma }
flags for vfmsub132pd_xmm_xmm_xmm: { fma }
flags for vfmsub132pd_ymm_ymm_m256: { fma }
flags for vfmsub132pd_ymm_ymm_ymm: { fma }
flags for vfmsub132ps_xmm_xmm_m128: { fma }
flags for vfmsub132ps_xmm_xmm_xmm: { fma }
flags for vfmsub132ps_ymm_ymm_m256: { fma }
flags for vfmsub132ps_ymm_ymm_ymm: { fma }
flags for vfmsub132sd_xmm_xmm_m64: { fma }
flags for vfmsub132sd_xmm_xmm_xmm: { fma }
flags for vfmsub132ss_xmm_xmm_m32: { fma }
flags for vfmsub132ss_xmm_xmm_xmm: { fma }
flags for vfmsub213pd_xmm_xmm_m128: { fma }
flags for vfmsub213pd_xmm_xmm_xmm: { fma }
flags for vfmsub213pd_ymm_ymm_m256: { fma }
flags for vfmsub213pd_ymm_ymm_ymm: { fma }
flags for vfmsub213ps_xmm_xmm_m128: { fma }
flags for vfmsub213ps_xmm_xmm_xmm: { fma }
flags for vfmsub213ps_ymm_ymm_m256: { fma }
flags for vfmsub213ps_ymm_ymm_ymm: { fma }
flags for vfmsub213sd_xmm_xmm_m64: { fma }
flags for vfmsub213sd_xmm_xmm_xmm: { fma }
flags for vfmsub213ss_xmm_xmm_m32: { fma }
flags for vfmsub213ss_xmm_xmm_xmm: { fma }
flags for vfmsub231pd_xmm_xmm_m128: { fma }
flags for vfmsub231pd_xmm_xmm_xmm: { fma }
flags for vfmsub231pd_ymm_ymm_m256: { fma }
flags for vfmsub231pd_ymm_ymm_ymm: { fma }
flags for vfmsub231ps_xmm_xmm_m128: { fma }
flags for vfmsub231ps_xmm_xmm_xmm: { fma }
flags for vfmsub231ps_ymm_ymm_m256: { fma }
flags for vfmsub231ps_ymm_ymm_ymm: { fma }
flags for vfmsub231sd_xmm_xmm_m64: { fma }
flags for vfmsub231sd_xmm_xmm_xmm: { fma }
flags for vfmsub231ss_xmm_xmm_m32: { fma }
flags for vfmsub231ss_xmm_xmm_xmm: { fma }
flags for vfmsubadd132pd_xmm_xmm_m128: { fma }
flags for vfmsubadd132pd_xmm_xmm_xmm: { fma }
flags for vfmsubadd132pd_ymm_ymm_m256: { fma }
flags for vfmsubadd132pd_ymm_ymm_ymm: { fma }
flags for vfmsubadd132ps_xmm_xmm_m128: { fma }
flags for vfmsubadd132ps_xmm_xmm_xmm: { fma }
flags for vfmsubadd132ps_ymm_ymm_m256: { fma }
flags for vfmsubadd132ps_ymm_ymm_ymm: { fma }
flags for vfmsubadd213pd_xmm_xmm_m128: { fma }
flags for vfmsubadd213pd_xmm_xmm_xmm: { fma }
flags for vfmsubadd213pd_ymm_ymm_m256: { fma }
flags for vfmsubadd213pd_ymm_ymm_ymm: { fma }
flags for vfmsubadd213ps_xmm_xmm_m128: { fma }
flags for vfmsubadd213ps_xmm_xmm_xmm: { fma }
flags for vfmsubadd213ps_ymm_ymm_m256: { fma }
flags for vfmsubadd213ps_ymm_ymm_ymm: { fma }
flags for vfmsubadd231pd_xmm_xmm_m128: { fma }
flags for vfmsubadd231pd_xmm_xmm_xmm: { fma }
flags for vfmsubadd231pd_ymm_ymm_m256: { fma }
flags for vfmsubadd231pd_ymm_ymm_ymm: { fma }
flags for vfmsubadd231ps_xmm_xmm_m128: { fma }
flags for vfmsubadd231ps_xmm_xmm_xmm: { fma }
flags for vfmsubadd231ps_ymm_ymm_m256: { fma }
flags for vfmsubadd231ps_ymm_ymm_ymm: { fma }
flags for vfnmadd132pd_xmm_xmm_m128: { fma }
flags for vfnmadd132pd_xmm_xmm_xmm: { fma }
flags for vfnmadd132pd_ymm_ymm_m256: { fma }
flags for vfnmadd132pd_ymm_ymm_ymm: { fma }
flags for vfnmadd132ps_xmm_xmm_m128: { fma }
flags for vfnmadd132ps_xmm_xmm_xmm: { fma }
flags for vfnmadd132ps_ymm_ymm_m256: { fma }
flags for vfnmadd132ps_ymm_ymm_ymm: { fma }
flags for vfnmadd132sd_xmm_xmm_m64: { fma }
flags for vfnmadd132sd_xmm_xmm_xmm: { fma }
flags for vfnmadd132ss_xmm_xmm_m32: { fma }
flags for vfnmadd132ss_xmm_xmm_xmm: { fma }
flags for vfnmadd213pd_xmm_xmm_m128: { fma }
flags for vfnmadd213pd_xmm_xmm_xmm: { fma }
flags for vfnmadd213pd_ymm_ymm_m256: { fma }
flags for vfnmadd213pd_ymm_ymm_ymm: { fma }
flags for vfnmadd213ps_xmm_xmm_m128: { fma }
flags for vfnmadd213ps_xmm_xmm_xmm: { fma }
flags for vfnmadd213ps_ymm_ymm_m256: { fma }
flags for vfnmadd213ps_ymm_ymm_ymm: { fma }
flags for vfnmadd213sd_xmm_xmm_m64: { fma }
flags for vfnmadd213sd_xmm_xmm_xmm: { fma }
flags for vfnmadd213ss_xmm_xmm_m32: { fma }
flags for vfnmadd213ss_xmm_xmm_xmm: { fma }
flags for vfnmadd231pd_xmm_xmm_m128: { fma }
flags for vfnmadd231pd_xmm_xmm_xmm: { fma }
flags for vfnmadd231pd_ymm_ymm_m256: { fma }
flags for vfnmadd231pd_ymm_ymm_ymm: { fma }
flags for vfnmadd231ps_xmm_xmm_m128: { fma }
flags for vfnmadd231ps_xmm_xmm_xmm: { fma }
flags for vfnmadd231ps_ymm_ymm_m256: { fma }
flags for vfnmadd231ps_ymm_ymm_ymm: { fma }
flags for vfnmadd231sd_xmm_xmm_m64: { fma }
flags for vfnmadd231sd_xmm_xmm_xmm: { fma }
flags for vfnmadd231ss_xmm_xmm_m32: { fma }
flags for vfnmadd231ss_xmm_xmm_xmm: { fma }
flags for vfnmsub132pd_xmm_xmm_m128: { fma }
flags for vfnmsub132pd_xmm_xmm_xmm: { fma }
flags for vfnmsub132pd_ymm_ymm_m256: { fma }
flags for vfnmsub132pd_ymm_ymm_ymm: { fma }
flags for vfnmsub132ps_xmm_xmm_m128: { fma }
flags for vfnmsub132ps_xmm_xmm_xmm: { fma }
flags for vfnmsub132ps_ymm_ymm_m256: { fma }
flags for vfnmsub132ps_ymm_ymm_ymm: { fma }
flags for vfnmsub132sd_xmm_xmm_m64: { fma }
flags for vfnmsub132sd_xmm_xmm_xmm: { fma }
flags for vfnmsub132ss_xmm_xmm_m32: { fma }
flags for vfnmsub132ss_xmm_xmm_xmm: { fma }
flags for vfnmsub213pd_xmm_xmm_m128: { fma }
flags for vfnmsub213pd_xmm_xmm_xmm: { fma }
flags for vfnmsub213pd_ymm_ymm_m256: { fma }
flags for vfnmsub213pd_ymm_ymm_ymm: { fma }
flags for vfnmsub213ps_xmm_xmm_m128: { fma }
flags for vfnmsub213ps_xmm_xmm_xmm: { fma }
flags for vfnmsub213ps_ymm_ymm_m256: { fma }
flags for vfnmsub213ps_ymm_ymm_ymm: { fma }
flags for vfnmsub213sd_xmm_xmm_m64: { fma }
flags for vfnmsub213sd_xmm_xmm_xmm: { fma }
flags for vfnmsub213ss_xmm_xmm_m32: { fma }
flags for vfnmsub213ss_xmm_xmm_xmm: { fma }
flags for vfnmsub231pd_xmm_xmm_m128: { fma }
flags for vfnmsub231pd_xmm_xmm_xmm: { fma }
flags for vfnmsub231pd_ymm_ymm_m256: { fma }
flags for vfnmsub231pd_ymm_ymm_ymm: { fma }
flags for vfnmsub231ps_xmm_xmm_m128: { fma }
flags for vfnmsub231ps_xmm_xmm_xmm: { fma }
flags for vfnmsub231ps_ymm_ymm_m256: { fma }
flags for vfnmsub231ps_ymm_ymm_ymm: { fma }
flags for vfnmsub231sd_xmm_xmm_m64: { fma }
flags for vfnmsub231sd_xmm_xmm_xmm: { fma }
flags for vfnmsub231ss_xmm_xmm_m32: { fma }
flags for vfnmsub231ss_xmm_xmm_xmm: { fma }
flags for vgatherdpd_xmm_m32_xmm: { avx2 }
flags for vgatherdpd_ymm_m32_ymm: { avx2 }
flags for vgatherdps_xmm_m32_xmm: { avx2 }
flags for vgatherdps_ymm_m32_ymm: { avx2 }
flags for vgatherqpd_xmm_m64_xmm: { avx2 }
flags for vgatherqpd_ymm_m64_ymm: { avx2 }
flags for vgatherqps_xmm_m64_xmm: { avx2 }
flags for vgatherqps_xmm_m64_xmm_1: { avx2 }
flags for vhaddpd_xmm_xmm_m128: { avx }
flags for vhaddpd_xmm_xmm_xmm: { avx }
flags for vhaddpd_ymm_ymm_m256: { avx }
flags for vhaddpd_ymm_ymm_ymm: { avx }
flags for vhaddps_xmm_xmm_m128: { avx }
flags for vhaddps_xmm_xmm_xmm: { avx }
flags for vhaddps_ymm_ymm_m256: { avx }
flags for vhaddps_ymm_ymm_ymm: { avx }
flags for vhsubpd_xmm_xmm_m128: { avx }
flags for vhsubpd_xmm_xmm_xmm: { avx }
flags for vhsubpd_ymm_ymm_m256: { avx }
flags for vhsubpd_ymm_ymm_ymm: { avx }
flags for vhsubps_xmm_xmm_m128: { avx }
flags for vhsubps_xmm_xmm_xmm: { avx }
flags for vhsubps_ymm_ymm_m256: { avx }
flags for vhsubps_ymm_ymm_ymm: { avx }
flags for vinsertf128_ymm_ymm_m128_imm8: { avx }
flags for vinsertf128_ymm_ymm_xmm_imm8: { avx }
flags for vinserti128_ymm_ymm_m128_imm8: { avx2 }
flags for vinserti128_ymm_ymm_xmm_imm8: { avx2 }
flags for vinsertps_xmm_xmm_m32_imm8: { avx }
flags for vinsertps_xmm_xmm_xmm_imm8: { avx }
flags for vlddqu_xmm_m128: { avx }
flags for vlddqu_ymm_m256: { avx }
flags for vmaskmovpd_m128_xmm_xmm: { avx }
flags for vmaskmovpd_m256_ymm_ymm: { avx }
flags for vmaskmovpd_xmm_xmm_m128: { avx }
flags for vmaskmovpd_ymm_ymm_m256: { avx }
flags for vmaskmovps_m128_xmm_xmm: { avx }
flags for vmaskmovps_m256_ymm_ymm: { avx }
flags for vmaskmovps_xmm_xmm_m128: { avx }
flags for vmaskmovps_ymm_ymm_m256: { avx }
flags for vmaxpd_xmm_xmm_m128: { avx }
flags for vmaxpd_xmm_xmm_xmm: { avx }
flags for vmaxpd_ymm_ymm_m256: { avx }
flags for vmaxpd_ymm_ymm_ymm: { avx }
flags for vmaxps_xmm_xmm_m128: { avx }
flags for vmaxps_xmm_xmm_xmm: { avx }
flags for vmaxps_ymm_ymm_m256: { avx }
flags for vmaxps_ymm_ymm_ymm: { avx }
flags for vmaxsd_xmm_xmm_m64: { avx }
flags for vmaxsd_xmm_xmm_xmm: { avx }
flags for vmaxss_xmm_xmm_m32: { avx }
flags for vmaxss_xmm_xmm_xmm: { avx }
flags for vminpd_xmm_xmm_m128: { avx }
flags for vminpd_xmm_xmm_xmm: { avx }
flags for vminpd_ymm_ymm_m256: { avx }
flags for vminpd_ymm_ymm_ymm: { avx }
flags for vminps_xmm_xmm_m128: { avx }
flags for vminps_xmm_xmm_xmm: { avx }
flags for vminps_ymm_ymm_m256: { avx }
flags for vminps_ymm_ymm_ymm: { avx }
flags for vminsd_xmm_xmm_m64: { avx }
flags for vminsd_xmm_xmm_xmm: { avx }
flags for vminss_xmm_xmm_m32: { avx }
flags for vminss_xmm_xmm_xmm: { avx }
flags for vmovapd_m128_xmm: { avx }
flags for vmovapd_m256_ymm: { avx }
flags for vmovapd_xmm_m128: { avx }
flags for vmovapd_xmm_xmm: { avx }
flags for vmovapd_xmm_xmm_1: { avx }
flags for vmovapd_ymm_m256: { avx }
flags for vmovapd_ymm_ymm: { avx }
flags for vmovapd_ymm_ymm_1: { avx }
flags for vmovaps_m128_xmm: { avx }
flags for vmovaps_m256_ymm: { avx }
flags for vmovaps_xmm_m128: { avx }
flags for vmovaps_xmm_xmm: { avx }
flags for vmovaps_xmm_xmm_1: { avx }
flags for vmovaps_ymm_m256: { avx }
flags for vmovaps_ymm_ymm: { avx }
flags for vmovaps_ymm_ymm_1: { avx }
flags for vmovd_m32_xmm: { avx }
flags for vmovd_r32_xmm: { avx }
flags for vmovd_xmm_m32: { avx }
flags for vmovd_xmm_r32: { avx }
flags for vmovddup_xmm_m64: { avx }
flags for vmovddup_xmm_xmm: { avx }
flags for vmovddup_ymm_m256: { avx }
flags for vmovddup_ymm_ymm: { avx }
flags for vmovdqa_m128_xmm: { avx }
flags for vmovdqa_m256_ymm: { avx }
flags for vmovdqa_xmm_m128: { avx }
flags for vmovdqa_xmm_xmm: { avx }
flags for vmovdqa_xmm_xmm_1: { avx }
flags for vmovdqa_ymm_m256: { avx }
flags for vmovdqa_ymm_ymm: { avx }
flags for vmovdqa_ymm_ymm_1: { avx }
flags for vmovdqu_m128_xmm: { avx }
flags for vmovdqu_m256_ymm: { avx }
flags for vmovdqu_xmm_m128: { avx }
flags for vmovdqu_xmm_xmm: { avx }
flags for vmovdqu_xmm_xmm_1: { avx }
flags for vmovdqu_ymm_m256: { avx }
flags for vmovdqu_ymm_ymm: { avx }
flags for vmovdqu_ymm_ymm_1: { avx }
flags for vmovhlps_xmm_xmm_xmm: { avx }
flags for vmovhpd_m64_xmm: { avx }
flags for vmovhpd_xmm_xmm_m64: { avx }
flags for vmovhps_m64_xmm: { avx }
flags for vmovhps_xmm_xmm_m64: { avx }
flags for vmovlhps_xmm_xmm_xmm: { avx }
flags for vmovlpd_m64_xmm: { avx }
flags for vmovlpd_xmm_xmm_m64: { avx }
flags for vmovlps_m64_xmm: { avx }
flags for vmovlps_xmm_xmm_m64: { avx }
flags for vmovmskpd_r32_xmm: { avx }
flags for vmovmskpd_r32_ymm: { avx }
flags for vmovmskpd_r64_xmm: { avx }
flags for vmovmskpd_r64_ymm: { avx }
flags for vmovmskps_r32_xmm: { avx }
flags for vmovmskps_r32_ymm: { avx }
flags for vmovmskps_r64_xmm: { avx }
flags for vmovmskps_r64_ymm: { avx }
flags for vmovntdqa_m128_xmm: { avx }
flags for vmovntdqa_xmm_m128: { avx }
flags for vmovntdqa_ymm_m256: { avx2 }
flags for vmovntpd_m128_xmm: { avx }
flags for vmovntpd_m256_ymm: { avx }
flags for vmovntps_m128_xmm: { avx }
flags for vmovntps_m256_ymm: { avx }
flags for vmovq_m64_xmm: { avx }
flags for vmovq_m64_xmm_1: { avx }
flags for vmovq_r64_xmm: { avx }
flags for vmovq_xmm_m64: { avx }
flags for vmovq_xmm_m64_1: { avx }
flags for vmovq_xmm_r64: { avx }
flags for vmovq_xmm_xmm: { avx }
flags for vmovq_xmm_xmm_1: { avx }
flags for vmovsd_m64_xmm: { avx }
flags for vmovsd_xmm_m64: { avx }
flags for vmovsd_xmm_xmm_xmm: { avx }
flags for vmovsd_xmm_xmm_xmm_1: { avx }
flags for vmovshdup_xmm_m128: { avx }
flags for vmovshdup_xmm_xmm: { avx }
flags for vmovshdup_ymm_m256: { avx }
flags for vmovshdup_ymm_ymm: { avx }
flags for vmovsldup_xmm_m128: { avx }
flags for vmovsldup_xmm_xmm: { avx }
flags for vmovsldup_ymm_m256: { avx }
flags for vmovsldup_ymm_ymm: { avx }
flags for vmovss_m32_xmm: { avx }
flags for vmovss_xmm_m32: { avx }
flags for vmovss_xmm_xmm_xmm: { avx }
flags for vmovss_xmm_xmm_xmm_1: { avx }
flags for vmovupd_m128_xmm: { avx }
flags for vmovupd_m256_ymm: { avx }
flags for vmovupd_xmm_m128: { avx }
flags for vmovupd_xmm_xmm: { avx }
flags for vmovupd_xmm_xmm_1: { avx }
flags for vmovupd_ymm_m256: { avx }
flags for vmovupd_ymm_ymm: { avx }
flags for vmovupd_ymm_ymm_1: { avx }
flags for vmovups_m128_xmm: { avx }
flags for vmovups_m256_ymm: { avx }
flags for vmovups_xmm_m128: { avx }
flags for vmovups_xmm_xmm: { avx }
flags for vmovups_xmm_xmm_1: { avx }
flags for vmovups_ymm_m256: { avx }
flags for vmovups_ymm_ymm: { avx }
flags for vmovups_ymm_ymm_1: { avx }
flags for vmpsadbw_xmm_xmm_m128_imm8: { avx }
flags for vmpsadbw_xmm_xmm_xmm_imm8: { avx }
flags for vmpsadbw_ymm_ymm_m256_imm8: { avx2 }
flags for vmpsadbw_ymm_ymm_ymm_imm8: { avx2 }
flags for vmulpd_xmm_xmm_m128: { avx }
flags for vmulpd_xmm_xmm_xmm: { avx }
flags for vmulpd_ymm_ymm_m256: { avx }
flags for vmulpd_ymm_ymm_ymm: { avx }
flags for vmulps_xmm_xmm_m128: { avx }
flags for vmulps_xmm_xmm_xmm: { avx }
flags for vmulps_ymm_ymm_m256: { avx }
flags for vmulps_ymm_ymm_ymm: { avx }
flags for vmulsd_xmm_xmm_m64: { avx }
flags for vmulsd_xmm_xmm_xmm: { avx }
flags for vmulss_xmm_xmm_m32: { avx }
flags for vmulss_xmm_xmm_xmm: { avx }
flags for vorpd_xmm_xmm_m128: { avx }
flags for vorpd_xmm_xmm_xmm: { avx }
flags for vorpd_ymm_ymm_m256: { avx }
flags for vorpd_ymm_ymm_ymm: { avx }
flags for vorps_xmm_xmm_m128: { avx }
flags for vorps_xmm_xmm_xmm: { avx }
flags for vorps_ymm_ymm_m256: { avx }
flags for vorps_ymm_ymm_ymm: { avx }
flags for vpabsb_xmm_m128: { avx }
flags for vpabsb_xmm_xmm: { avx }
flags for vpabsb_ymm_m256: { avx2 }
flags for vpabsb_ymm_ymm: { avx2 }
flags for vpabsd_xmm_m128: { avx }
flags for vpabsd_xmm_xmm: { avx }
flags for vpabsd_ymm_m256: { avx2 }
flags for vpabsd_ymm_ymm: { avx2 }
flags for vpabsw_xmm_m128: { avx }
flags for vpabsw_xmm_xmm: { avx }
flags for vpabsw_ymm_m256: { avx2 }
flags for vpabsw_ymm_ymm: { avx2 }
flags for vpackssdw_xmm_xmm_m128: { avx }
flags for vpackssdw_xmm_xmm_xmm: { avx }
flags for vpackssdw_ymm_ymm_m256: { avx2 }
flags for vpackssdw_ymm_ymm_ymm: { avx2 }
flags for vpacksswb_xmm_xmm_m128: { avx }
flags for vpacksswb_xmm_xmm_xmm: { avx }
flags for vpacksswb_ymm_ymm_m256: { avx2 }
flags for vpacksswb_ymm_ymm_ymm: { avx2 }
flags for vpackusdw_xmm_xmm_m128: { avx }
flags for vpackusdw_xmm_xmm_xmm: { avx }
flags for vpackusdw_ymm_ymm_m256: { avx2 }
flags for vpackusdw_ymm_ymm_ymm: { avx2 }
flags for vpackuswb_xmm_xmm_m128: { avx }
flags for vpackuswb_xmm_xmm_xmm: { avx }
flags for vpackuswb_ymm_ymm_m256: { avx2 }
flags for vpackuswb_ymm_ymm_ymm: { avx2 }
flags for vpaddb_xmm_xmm_m128: { avx }
flags for vpaddb_xmm_xmm_xmm: { avx }
flags for vpaddb_ymm_ymm_m256: { avx2 }
flags for vpaddb_ymm_ymm_ymm: { avx2 }
flags for vpaddd_xmm_xmm_m128: { avx }
flags for vpaddd_xmm_xmm_xmm: { avx }
flags for vpaddd_ymm_ymm_m256: { avx2 }
flags for vpaddd_ymm_ymm_ymm: { avx2 }
flags for vpaddq_xmm_xmm_m128: { avx }
flags for vpaddq_xmm_xmm_xmm: { avx }
flags for vpaddq_ymm_ymm_m256: { avx2 }
flags for vpaddq_ymm_ymm_ymm: { avx2 }
flags for vpaddsb_xmm_xmm_m128: { avx }
flags for vpaddsb_xmm_xmm_xmm: { avx }
flags for vpaddsb_ymm_ymm_m256: { avx2 }
flags for vpaddsb_ymm_ymm_ymm: { avx2 }
flags for vpaddsw_xmm_xmm_m128: { avx }
flags for vpaddsw_xmm_xmm_xmm: { avx }
flags for vpaddsw_ymm_ymm_m256: { avx2 }
flags for vpaddsw_ymm_ymm_ymm: { avx2 }
flags for vpaddusb_xmm_xmm_m128: { avx }
flags for vpaddusb_xmm_xmm_xmm: { avx }
flags for vpaddusb_ymm_ymm_m256: { avx2 }
flags for vpaddusb_ymm_ymm_ymm: { avx2 }
flags for vpaddusw_xmm_xmm_m128: { avx }
flags for vpaddusw_xmm_xmm_xmm: { avx }
flags for vpaddusw_ymm_ymm_m256: { avx2 }
flags for vpaddusw_ymm_ymm_ymm: { avx2 }
flags for vpaddw_xmm_xmm_m128: { avx }
flags for vpaddw_xmm_xmm_xmm: { avx }
flags for vpaddw_ymm_ymm_m256: { avx2 }
flags for vpaddw_ymm_ymm_ymm: { avx2 }
flags for vpalignr_xmm_xmm_m128_imm8: { avx }
flags for vpalignr_xmm_xmm_xmm_imm8: { avx }
flags for vpalignr_ymm_ymm_m256_imm8: { avx2 }
flags for vpalignr_ymm_ymm_ymm_imm8: { avx2 }
flags for vpand_xmm_xmm_m128: { avx }
flags for vpand_xmm_xmm_xmm: { avx }
flags for vpand_ymm_ymm_m256: { avx2 }
flags for vpand_ymm_ymm_ymm: { avx2 }
flags for vpandn_xmm_xmm_m128: { avx }
flags for vpandn_xmm_xmm_xmm: { avx }
flags for vpandn_ymm_ymm_m256: { avx2 }
flags for vpandn_ymm_ymm_ymm: { avx2 }
flags for vpavgb_xmm_xmm_m128: { avx }
flags for vpavgb_xmm_xmm_xmm: { avx }
flags for vpavgb_ymm_ymm_m256: { avx2 }
flags for vpavgb_ymm_ymm_ymm: { avx2 }
flags for vpavgw_xmm_xmm_m128: { avx }
flags for vpavgw_xmm_xmm_xmm: { avx }
flags for vpavgw_ymm_ymm_m256: { avx2 }
flags for vpavgw_ymm_ymm_ymm: { avx2 }
flags for vpblendd_xmm_xmm_m128_imm8: { avx2 }
flags for vpblendd_xmm_xmm_xmm_imm8: { avx2 }
flags for vpblendd_ymm_ymm_m256_imm8: { avx2 }
flags for vpblendd_ymm_ymm_ymm_imm8: { avx2 }
flags for vpblendvb_xmm_xmm_m128_xmm: { avx }
flags for vpblendvb_xmm_xmm_xmm_xmm: { avx }
flags for vpblendvb_ymm_ymm_m256_ymm: { avx2 }
flags for vpblendvb_ymm_ymm_ymm_ymm: { avx2 }
flags for vpblendw_xmm_xmm_m128_imm8: { avx }
flags for vpblendw_xmm_xmm_xmm_imm8: { avx }
flags for vpblendw_ymm_ymm_m256_imm8: { avx2 }
flags for vpblendw_ymm_ymm_ymm_imm8: { avx2 }
flags for vpbroadcastb_xmm_m8: { avx2 }
flags for vpbroadcastb_xmm_xmm: { avx2 }
flags for vpbroadcastb_ymm_m8: { avx2 }
flags for vpbroadcastb_ymm_xmm: { avx2 }
flags for vpbroadcastd_xmm_m32: { avx2 }
flags for vpbroadcastd_xmm_xmm: { avx2 }
flags for vpbroadcastd_ymm_m32: { avx2 }
flags for vpbroadcastd_ymm_xmm: { avx2 }
flags for vpbroadcastq_xmm_m64: { avx2 }
flags for vpbroadcastq_xmm_xmm: { avx2 }
flags for vpbroadcastq_ymm_m64: { avx2 }
flags for vpbroadcastq_ymm_xmm: { avx2 }
flags for vpbroadcastw_xmm_m16: { avx2 }
flags for vpbroadcastw_xmm_xmm: { avx2 }
flags for vpbroadcastw_ymm_m16: { avx2 }
flags for vpbroadcastw_ymm_xmm: { avx2 }
flags for vpclmulqdq_xmm_xmm_m128_imm8: { pclmulqdq avx }
flags for vpclmulqdq_xmm_xmm_xmm_imm8: { pclmulqdq avx }
flags for vpcmpeqb_xmm_xmm_m128: { avx }
flags for vpcmpeqb_xmm_xmm_xmm: { avx }
flags for vpcmpeqb_ymm_ymm_m256: { avx2 }
flags for vpcmpeqb_ymm_ymm_ymm: { avx2 }
flags for vpcmpeqd_xmm_xmm_m128: { avx }
flags for vpcmpeqd_xmm_xmm_xmm: { avx }
flags for vpcmpeqd_ymm_ymm_m256: { avx2 }
flags for vpcmpeqd_ymm_ymm_ymm: { avx2 }
flags for vpcmpeqq_xmm_xmm_m128: { avx }
flags for vpcmpeqq_xmm_xmm_xmm: { avx }
flags for vpcmpeqq_ymm_ymm_m256: { avx2 }
flags for vpcmpeqq_ymm_ymm_ymm: { avx2 }
flags for vpcmpeqw_xmm_xmm_m128: { avx }
flags for vpcmpeqw_xmm_xmm_xmm: { avx }
flags for vpcmpeqw_ymm_ymm_m256: { avx2 }
flags for vpcmpeqw_ymm_ymm_ymm: { avx2 }
flags for vpcmpestri_xmm_m128_imm8: { avx }
flags for vpcmpestri_xmm_xmm_imm8: { avx }
flags for vpcmpestrm_xmm_m128_imm8: { avx }
flags for vpcmpestrm_xmm_xmm_imm8: { avx }
flags for vpcmpgtb_xmm_xmm_m128: { avx }
flags for vpcmpgtb_xmm_xmm_xmm: { avx }
flags for vpcmpgtb_ymm_ymm_m256: { avx }
flags for vpcmpgtb_ymm_ymm_ymm: { avx }
flags for vpcmpgtd_xmm_xmm_m128: { avx }
flags for vpcmpgtd_xmm_xmm_xmm: { avx }
flags for vpcmpgtd_ymm_ymm_m256: { avx2 }
flags for vpcmpgtd_ymm_ymm_ymm: { avx2 }
flags for vpcmpgtq_xmm_xmm_m128: { avx }
flags for vpcmpgtq_xmm_xmm_xmm: { avx }
flags for vpvmpgtq_ymm_ymm_m256: { avx2 }
flags for vpvmpgtq_ymm_ymm_ymm: { avx2 }
flags for vpcmpgtw_xmm_xmm_m128: { avx }
flags for vpcmpgtw_xmm_xmm_xmm: { avx }
flags for vpcmpgtw_ymm_ymm_m256: { avx2 }
flags for vpcmpgtw_ymm_ymm_ymm: { avx2 }
flags for vpcmpistri_xmm_m128_imm8: { avx }
flags for vpcmpistri_xmm_xmm_imm8: { avx }
flags for vpcmpistrm_xmm_m128_imm8: { avx }
flags for vpcmpistrm_xmm_xmm_imm8: { avx }
flags for vperm2f128_ymm_ymm_m256_imm8: { avx }
flags for vperm2f128_ymm_ymm_ymm_imm8: { avx }
flags for vperm2i128_ymm_ymm_m256_imm8: { avx2 }
flags for vperm2i128_ymm_ymm_ymm_imm8: { avx2 }
flags for vpermd_ymm_ymm_m256: { avx2 }
flags for vpermd_ymm_ymm_ymm: { avx2 }
flags for vpermilpd_xmm_m128_imm8: { avx }
flags for vpermilpd_xmm_xmm_imm8: { avx }
flags for vpermilpd_xmm_xmm_m128: { avx }
flags for vpermilpd_xmm_xmm_xmm: { avx }
flags for vpermilpd_ymm_m256_imm8: { avx }
flags for vpermilpd_ymm_ymm_imm8: { avx }
flags for vpermilpd_ymm_ymm_m256: { avx }
flags for vpermilpd_ymm_ymm_ymm: { avx }
flags for vpermilps_xmm_m128_imm8: { avx }
flags for vpermilps_xmm_xmm_imm8: { avx }
flags for vpermilps_xmm_xmm_m128: { avx }
flags for vpermilps_xmm_xmm_xmm: { avx }
flags for vpermilps_ymm_m256_imm8: { avx }
flags for vpermilps_ymm_ymm_imm8: { avx }
flags for vpermilps_ymm_ymm_m256: { avx }
flags for vpermilps_ymm_ymm_ymm: { avx }
flags for vpermpd_ymm_m256_imm8: { avx2 }
flags for vpermpd_ymm_ymm_imm8: { avx2 }
flags for vpermps_ymm_ymm_m256: { avx2 }
flags for vpermps_ymm_ymm_ymm: { avx2 }
flags for vpermq_ymm_m256_imm8: { avx2 }
flags for vpermq_ymm_ymm_imm8: { avx2 }
flags for vpextrb_m8_xmm_imm8: { avx }
flags for vpextrb_r32_xmm_imm8: { avx }
flags for vpextrb_r64_xmm_imm8: { avx }
flags for vpextrd_m32_xmm_imm8: { avx }
flags for vpextrd_r32_xmm_imm8: { avx }
flags for vpextrq_m64_xmm_imm8: { avx }
flags for vpextrq_r64_xmm_imm8: { avx }
flags for vpextrw_m16_xmm_imm8: { avx }
flags for vpextrw_r32_xmm_imm8: { avx }
flags for vpextrw_r32_xmm_imm8_1: { avx }
flags for vpextrw_r64_xmm_imm8: { avx }
flags for vpextrw_r64_xmm_imm8_1: { avx }
flags for vpgatherdd_xmm_m32_xmm: { avx2 }
flags for vpgatherdd_ymm_m32_ymm: { avx2 }
flags for vpgatherdq_xmm_m32_xmm: { avx2 }
flags for vpgatherdq_ymm_m32_ymm: { avx2 }
flags for vpgatherqd_xmm_m64_xmm: { avx2 }
flags for vpgatherqd_xmm_m64_xmm_1: { avx2 }
flags for vpgatherqq_xmm_m64_xmm: { avx2 }
flags for vpgatherqq_ymm_m64_ymm: { avx2 }
flags for vphaddd_xmm_xmm_m128: { avx }
flags for vphaddd_xmm_xmm_xmm: { avx }
flags for vphaddd_ymm_ymm_m256: { avx2 }
flags for vphaddd_ymm_ymm_ymm: { avx2 }
flags for vphaddsw_xmm_xmm_m128: { avx }
flags for vphaddsw_xmm_xmm_xmm: { avx }
flags for vphaddsw_ymm_ymm_m256: { avx2 }
flags for vphaddsw_ymm_ymm_ymm: { avx2 }
flags for vphaddw_xmm_xmm_m128: { avx }
flags for vphaddw_xmm_xmm_xmm: { avx }
flags for vphaddw_ymm_ymm_m256: { avx2 }
flags for vphaddw_ymm_ymm_ymm: { avx2 }
flags for vphminposuw_xmm_m128: { avx }
flags for vphminposuw_xmm_xmm: { avx }
flags for vphsubd_xmm_xmm_m128: { avx }
flags for vphsubd_xmm_xmm_xmm: { avx }
flags for vphsubd_ymm_ymm_m256: { avx2 }
flags for vphsubd_ymm_ymm_ymm: { avx2 }
flags for vphsubsw_xmm_xmm_m128: { avx }
flags for vphsubsw_xmm_xmm_xmm: { avx }
flags for vphsubsw_ymm_ymm_m256: { avx2 }
flags for vphsubsw_ymm_ymm_ymm: { avx2 }
flags for vphsubw_xmm_xmm_m128: { avx }
flags for vphsubw_xmm_xmm_xmm: { avx }
flags for vphsubw_ymm_ymm_m256: { avx2 }
flags for vphsubw_ymm_ymm_ymm: { avx2 }
flags for vpinsrb_xmm_xmm_m8_imm8: { avx }
flags for vpinsrb_xmm_xmm_r32_imm8: { avx }
flags for vpinsrd_xmm_xmm_m32_imm8: { avx }
flags for vpinsrd_xmm_xmm_r32_imm8: { avx }
flags for vpinsrq_xmm_xmm_m64_imm8: { avx }
flags for vpinsrq_xmm_xmm_r64_imm8: { avx }
flags for vpinsrw_xmm_xmm_m16_imm8: { avx }
flags for vpinsrw_xmm_xmm_r32_imm8: { avx }
flags for vpmaddubsw_xmm_xmm_m128: { avx }
flags for vpmaddubsw_xmm_xmm_xmm: { avx }
flags for vpmaddubsw_ymm_ymm_m256: { avx2 }
flags for vpmaddubsw_ymm_ymm_ymm: { avx2 }
flags for vpmaddwd_xmm_xmm_m128: { avx }
flags for vpmaddwd_xmm_xmm_xmm: { avx }
flags for vpmaddwd_ymm_ymm_m256: { avx2 }
flags for vpmaddwd_ymm_ymm_ymm: { avx2 }
flags for vpmaskmovd_m128_xmm_xmm: { avx2 }
flags for vpmaskmovd_m256_ymm_ymm: { avx2 }
flags for vpmaskmovd_xmm_xmm_m128: { avx2 }
flags for vpmaskmovd_ymm_ymm_m256: { avx2 }
flags for vpmaskmovq_m128_xmm_xmm: { avx2 }
flags for vpmaskmovq_m256_ymm_ymm: { avx2 }
flags for vpmaskmovq_xmm_xmm_m128: { avx2 }
flags for vpmaskmovq_ymm_ymm_m256: { avx2 }
flags for vpmaxsb_xmm_xmm_m128: { avx }
flags for vpmaxsb_xmm_xmm_xmm: { avx }
flags for vpmaxsb_ymm_ymm_m256: { avx2 }
flags for vpmaxsb_ymm_ymm_ymm: { avx2 }
flags for vpmaxsd_xmm_xmm_m128: { avx }
flags for vpmaxsd_xmm_xmm_xmm: { avx }
flags for vpmaxsd_ymm_ymm_m256: { avx2 }
flags for vpmaxsd_ymm_ymm_ymm: { avx2 }
flags for vpmaxsw_xmm_xmm_m128: { avx }
flags for vpmaxsw_xmm_xmm_xmm: { avx }
flags for vpmaxsw_ymm_ymm_m256: { avx2 }
flags for vpmaxsw_ymm_ymm_ymm: { avx2 }
flags for vpmaxub_xmm_xmm_m128: { avx }
flags for vpmaxub_xmm_xmm_xmm: { avx }
flags for vpmaxub_ymm_ymm_m256: { avx2 }
flags for vpmaxub_ymm_ymm_ymm: { avx2 }
flags for vpmaxud_xmm_xmm_m128: { avx }
flags for vpmaxud_xmm_xmm_xmm: { avx }
flags for vpmaxud_ymm_ymm_m256: { avx2 }
flags for vpmaxud_ymm_ymm_ymm: { avx2 }
flags for vpmaxuw_xmm_xmm_m128: { avx }
flags for vpmaxuw_xmm_xmm_xmm: { avx }
flags for vpmaxuw_ymm_ymm_m256: { avx2 }
flags for vpmaxuw_ymm_ymm_ymm: { avx2 }
flags for vpminsb_xmm_xmm_m128: { avx }
flags for vpminsb_xmm_xmm_xmm: { avx }
flags for vpminsb_ymm_ymm_m256: { avx2 }
flags for vpminsb_ymm_ymm_ymm: { avx2 }
flags for vpminsd_xmm_xmm_m128: { avx }
flags for vpminsd_xmm_xmm_xmm: { avx }
flags for vpminsd_ymm_ymm_m256: { avx2 }
flags for vpminsd_ymm_ymm_ymm: { avx2 }
flags for vpminsw_xmm_xmm_m128: { avx }
flags for vpminsw_xmm_xmm_xmm: { avx }
flags for vpminub_xmm_xmm_m128: { avx }
flags for vpminub_xmm_xmm_xmm: { avx }
flags for vpminub_ymm_ymm_m256: { avx2 }
flags for vpminub_ymm_ymm_ymm: { avx2 }
flags for vpminud_xmm_xmm_m128: { avx }
flags for vpminud_xmm_xmm_xmm: { avx }
flags for vpminud_ymm_ymm_m256: { avx2 }
flags for vpminud_ymm_ymm_ymm: { avx2 }
flags for vpminuw_xmm_xmm_m128: { avx }
flags for vpminuw_xmm_xmm_xmm: { avx }
flags for vpminuw_ymm_ymm_m256: { avx2 }
flags for vpminuw_ymm_ymm_ymm: { avx2 }
flags for vpmovmskb_r32_xmm: { avx }
flags for vpmovmskb_r32_ymm: { avx2 }
flags for vpmovmskb_r64_xmm: { avx }
flags for vpmovmskb_r64_ymm: { avx2 }
flags for vpmovsxbd_xmm_m32: { avx }
flags for vpmovsxbd_xmm_xmm: { avx }
flags for vpmovsxbd_ymm_m64: { avx2 }
flags for vpmovsxbd_ymm_xmm: { avx2 }
flags for vpmovsxbq_xmm_m16: { avx }
flags for vpmovsxbq_xmm_xmm: { avx }
flags for vpmovsxbq_ymm_m32: { avx2 }
flags for vpmovsxbq_ymm_xmm: { avx2 }
flags for vpmovsxbw_xmm_m64: { avx }
flags for vpmovsxbw_xmm_xmm: { avx }
flags for vpmovsxbw_ymm_m128: { avx2 }
flags for vpmovsxbw_ymm_xmm: { avx2 }
flags for vpmovsxdq_xmm_m64: { avx }
flags for vpmovsxdq_xmm_xmm: { avx }
flags for vpmovsxdq_ymm_m128: { avx2 }
flags for vpmovsxdq_ymm_xmm: { avx2 }
flags for vpmovsxwd_xmm_m64: { avx }
flags for vpmovsxwd_xmm_xmm: { avx }
flags for vpmovsxwd_ymm_m128: { avx2 }
flags for vpmovsxwd_ymm_xmm: { avx2 }
flags for vpmovsxwq_xmm_m32: { avx }
flags for vpmovsxwq_xmm_xmm: { avx }
flags for vpmovsxwq_ymm_m64: { avx2 }
flags for vpmovsxwq_ymm_xmm: { avx2 }
flags for vpmovzxbd_xmm_m32: { avx }
flags for vpmovzxbd_xmm_xmm: { avx }
flags for vpmovzxbd_ymm_m64: { avx2 }
flags for vpmovzxbd_ymm_xmm: { avx2 }
flags for vpmovzxbq_xmm_m16: { avx }
flags for vpmovzxbq_xmm_xmm: { avx }
flags for vpmovzxbq_ymm_m32: { avx2 }
flags for vpmovzxbq_ymm_xmm: { avx2 }
flags for vpmovzxbw_xmm_m64: { avx }
flags for vpmovzxbw_xmm_xmm: { avx }
flags for vpmovzxbw_ymm_m128: { avx2 }
flags for vpmovzxbw_ymm_xmm: { avx2 }
flags for vpmovzxdq_xmm_m64: { avx }
flags for vpmovzxdq_xmm_xmm: { avx }
flags for vpmovzxdq_ymm_m128: { avx2 }
flags for vpmovzxdq_ymm_xmm: { avx2 }
flags for vpmovzxwd_xmm_m64: { avx }
flags for vpmovzxwd_xmm_xmm: { avx }
flags for vpmovzxwd_ymm_m128: { avx2 }
flags for vpmovzxwd_ymm_xmm: { avx2 }
flags for vpmovzxwq_xmm_m32: { avx }
flags for vpmovzxwq_xmm_xmm: { avx }
flags for vpmovzxwq_ymm_m64: { avx2 }
flags for vpmovzxwq_ymm_xmm: { avx2 }
flags for vpmuldq_xmm_xmm_m128: { avx }
flags for vpmuldq_xmm_xmm_xmm: { avx }
flags for vpmuldq_ymm_ymm_m256: { avx2 }
flags for vpmuldq_ymm_ymm_ymm: { avx2 }
flags for vpmulhrsw_xmm_xmm_m128: { avx }
flags for vpmulhrsw_xmm_xmm_xmm: { avx }
flags for vpmulhrsw_ymm_ymm_m256: { avx2 }
flags for vpmulhrsw_ymm_ymm_ymm: { avx2 }
flags for vpmulhuw_xmm_xmm_m128: { avx }
flags for vpmulhuw_xmm_xmm_xmm: { avx }
flags for vpmulhuw_ymm_ymm_m256: { avx2 }
flags for vpmulhuw_ymm_ymm_ymm: { avx2 }
flags for vpmulhw_xmm_xmm_m128: { avx }
flags for vpmulhw_xmm_xmm_xmm: { avx }
flags for vpmulhw_ymm_ymm_m256: { avx2 }
flags for vpmulhw_ymm_ymm_ymm: { avx2 }
flags for vpmulld_xmm_xmm_m128: { avx }
flags for vpmulld_xmm_xmm_xmm: { avx }
flags for vpmulld_ymm_ymm_m256: { avx2 }
flags for vpmulld_ymm_ymm_ymm: { avx2 }
flags for vpmullw_xmm_xmm_m128: { avx }
flags for vpmullw_xmm_xmm_xmm: { avx }
flags for vpmullw_ymm_ymm_m256: { avx2 }
flags for vpmullw_ymm_ymm_ymm: { avx2 }
flags for vpmuludq_xmm_xmm_m128: { avx }
flags for vpmuludq_xmm_xmm_xmm: { avx }
flags for vpmuludq_ymm_ymm_m256: { avx2 }
flags for vpmuludq_ymm_ymm_ymm: { avx2 }
flags for vpor_xmm_xmm_m128: { avx }
flags for vpor_xmm_xmm_xmm: { avx }
flags for vpor_ymm_ymm_m256: { avx2 }
flags for vpor_ymm_ymm_ymm: { avx2 }
flags for vpsadbw_xmm_xmm_m128: { avx }
flags for vpsadbw_xmm_xmm_xmm: { avx }
flags for vpsadbw_ymm_ymm_m256: { avx2 }
flags for vpsadbw_ymm_ymm_ymm: { avx2 }
flags for vpshufb_xmm_xmm_m128: { avx }
flags for vpshufb_xmm_xmm_xmm: { avx }
flags for vpshufb_ymm_ymm_m256: { avx2 }
flags for vpshufb_ymm_ymm_ymm: { avx2 }
flags for vpshufd_xmm_m128_imm8: { avx }
flags for vpshufd_xmm_xmm_imm8: { avx }
flags for vpshufd_ymm_m256_imm8: { avx2 }
flags for vpshufd_ymm_ymm_imm8: { avx2 }
flags for vpshufhw_xmm_m128_imm8: { avx }
flags for vpshufhw_xmm_xmm_imm8: { avx }
flags for vpshufhw_ymm_m256_imm8: { avx2 }
flags for vpshufhw_ymm_ymm_imm8: { avx2 }
flags for vpshuflw_xmm_m128_imm8: { avx }
flags for vpshuflw_xmm_xmm_imm8: { avx }
flags for vpshuflw_ymm_m256_imm8: { avx2 }
flags for vpshuflw_ymm_ymm_imm8: { avx2 }
flags for vpsignb_xmm_xmm_m128: { avx }
flags for vpsignb_xmm_xmm_xmm: { avx }
flags for vpsignd_xmm_xmm_m128: { avx }
flags for vpsignd_xmm_xmm_xmm: { avx }
flags for vpsignw_xmm_xmm_m128: { avx }
flags for vpsignw_xmm_xmm_xmm: { avx }
flags for vpslld_xmm_xmm_imm8: { avx }
flags for vpslld_xmm_xmm_m128: { avx }
flags for vpslld_xmm_xmm_xmm: { avx }
flags for vpslld_ymm_ymm_imm8: { avx2 }
flags for vpslld_ymm_ymm_m128: { avx2 }
flags for vpslld_ymm_ymm_xmm: { avx2 }
flags for vpslldq_xmm_xmm_imm8: { avx }
flags for vpslldq_ymm_ymm_imm8: { avx2 }
flags for vpsllq_xmm_xmm_imm8: { avx }
flags for vpsllq_xmm_xmm_m128: { avx }
flags for vpsllq_xmm_xmm_xmm: { avx }
flags for vpsllq_ymm_ymm_imm8: { avx2 }
flags for vpsllq_ymm_ymm_m128: { avx2 }
flags for vpsllq_ymm_ymm_xmm: { avx2 }
flags for vpsllvd_xmm_xmm_m128: { avx2 }
flags for vpsllvd_xmm_xmm_xmm: { avx2 }
flags for vpsllvd_ymm_ymm_m256: { avx2 }
flags for vpsllvd_ymm_ymm_ymm: { avx2 }
flags for vpsllvq_xmm_xmm_m128: { avx2 }
flags for vpsllvq_xmm_xmm_xmm: { avx2 }
flags for vpsllvq_ymm_ymm_m256: { avx2 }
flags for vpsllvq_ymm_ymm_ymm: { avx2 }
flags for vpsllw_xmm_xmm_imm8: { avx }
flags for vpsllw_xmm_xmm_m128: { avx }
flags for vpsllw_xmm_xmm_xmm: { avx }
flags for vpsllw_ymm_ymm_imm8: { avx2 }
flags for vpsllw_ymm_ymm_m128: { avx2 }
flags for vpsllw_ymm_ymm_xmm: { avx2 }
flags for vpsrad_xmm_xmm_imm8: { avx }
flags for vpsrad_xmm_xmm_m128: { avx }
flags for vpsrad_xmm_xmm_xmm: { avx }
flags for vpsrad_ymm_ymm_imm8: { avx2 }
flags for vpsrad_ymm_ymm_m128: { avx2 }
flags for vpsrad_ymm_ymm_xmm: { avx2 }
flags for vpsravd_xmm_xmm_m128: { avx2 }
flags for vpsravd_xmm_xmm_xmm: { avx2 }
flags for vpsravd_ymm_ymm_m256: { avx2 }
flags for vpsravd_ymm_ymm_ymm: { avx2 }
flags for vpsraw_xmm_xmm_imm8: { avx }
flags for vpsraw_xmm_xmm_m128: { avx }
flags for vpsraw_xmm_xmm_xmm: { avx }
flags for vpsraw_ymm_ymm_imm8: { avx2 }
flags for vpsraw_ymm_ymm_m128: { avx2 }
flags for vpsraw_ymm_ymm_xmm: { avx2 }
flags for vpsrld_xmm_xmm_imm8: { avx }
flags for vpsrld_xmm_xmm_m128: { avx }
flags for vpsrld_xmm_xmm_xmm: { avx }
flags for vpsrld_ymm_ymm_imm8: { avx2 }
flags for vpsrld_ymm_ymm_m128: { avx2 }
flags for vpsrld_ymm_ymm_xmm: { avx2 }
flags for vpsrldq_xmm_xmm_imm8: { avx }
flags for vpsrldq_ymm_ymm_imm8: { avx2 }
flags for vpsrlq_xmm_xmm_imm8: { avx }
flags for vpsrlq_xmm_xmm_m128: { avx }
flags for vpsrlq_xmm_xmm_xmm: { avx }
flags for vpsrlq_ymm_ymm_imm8: { avx2 }
flags for vpsrlq_ymm_ymm_m128: { avx2 }
flags for vpsrlq_ymm_ymm_xmm: { avx2 }
flags for vpsrlvd_xmm_xmm_m128: { avx2 }
flags for vpsrlvd_xmm_xmm_xmm: { avx2 }
flags for vpsrlvd_ymm_ymm_m256: { avx2 }
flags for vpsrlvd_ymm_ymm_ymm: { avx2 }
flags for vpsrlvq_xmm_xmm_m128: { avx2 }
flags for vpsrlvq_xmm_xmm_xmm: { avx2 }
flags for vpsrlvq_ymm_ymm_m256: { avx2 }
flags for vpsrlvq_ymm_ymm_ymm: { avx2 }
flags for vpsrlw_xmm_xmm_imm8: { avx }
flags for vpsrlw_xmm_xmm_m128: { avx }
flags for vpsrlw_xmm_xmm_xmm: { avx }
flags for vpsrlw_ymm_ymm_imm8: { avx2 }
flags for vpsrlw_ymm_ymm_m128: { avx2 }
flags for vpsrlw_ymm_ymm_xmm: { avx2 }
flags for vpsubb_xmm_xmm_m128: { avx }
flags for vpsubb_xmm_xmm_xmm: { avx }
flags for vpsubb_ymm_ymm_m256: { avx2 }
flags for vpsubb_ymm_ymm_ymm: { avx2 }
flags for vpsubd_xmm_xmm_m128: { avx }
flags for vpsubd_xmm_xmm_xmm: { avx }
flags for vpsubd_ymm_ymm_m256: { avx2 }
flags for vpsubd_ymm_ymm_ymm: { avx2 }
flags for vpsubq_xmm_xmm_m128: { avx }
flags for vpsubq_xmm_xmm_xmm: { avx }
flags for vpsubq_ymm_ymm_m256: { avx2 }
flags for vpsubq_ymm_ymm_ymm: { avx2 }
flags for vpsubsb_xmm_xmm_m128: { avx }
flags for vpsubsb_xmm_xmm_xmm: { avx }
flags for vpsubsb_ymm_ymm_m256: { avx2 }
flags for vpsubsb_ymm_ymm_ymm: { avx2 }
flags for vpsubsw_xmm_xmm_m128: { avx }
flags for vpsubsw_xmm_xmm_xmm: { avx }
flags for vpsubsw_ymm_ymm_m256: { avx2 }
flags for vpsubsw_ymm_ymm_ymm: { avx2 }
flags for vpsubusb_xmm_xmm_m128: { avx }
flags for vpsubusb_xmm_xmm_xmm: { avx }
flags for vpsubusb_ymm_ymm_m256: { avx2 }
flags for vpsubusb_ymm_ymm_ymm: { avx2 }
flags for vpsubusw_xmm_xmm_m128: { avx }
flags for vpsubusw_xmm_xmm_xmm: { avx }
flags for vpsubusw_ymm_ymm_m256: { avx2 }
flags for vpsubusw_ymm_ymm_ymm: { avx2 }
flags for vpsubw_xmm_xmm_m128: { avx }
flags for vpsubw_xmm_xmm_xmm: { avx }
flags for vpsubw_ymm_ymm_m256: { avx2 }
flags for vpsubw_ymm_ymm_ymm: { avx2 }
flags for vptest_xmm_m128: { avx }
flags for vptest_xmm_xmm: { avx }
flags for vptest_ymm_m256: { avx }
flags for vptest_ymm_ymm: { avx }
flags for vpunpckhbw_xmm_xmm_m128: { avx }
flags for vpunpckhbw_xmm_xmm_xmm: { avx }
flags for vpunpckhbw_ymm_ymm_m256: { avx2 }
flags for vpunpckhbw_ymm_ymm_ymm: { avx2 }
flags for vpunpckhdq_xmm_xmm_m128: { avx }
flags for vpunpckhdq_xmm_xmm_xmm: { avx }
flags for vpunpckhdq_ymm_ymm_m256: { avx2 }
flags for vpunpckhdq_ymm_ymm_ymm: { avx2 }
flags for vpunpckhqdq_xmm_xmm_m128: { avx }
flags for vpunpckhqdq_xmm_xmm_xmm: { avx }
flags for vpunpckhqdq_ymm_ymm_m256: { avx2 }
flags for vpunpckhqdq_ymm_ymm_ymm: { avx2 }
flags for vpunpckhwd_xmm_xmm_m128: { avx }
flags for vpunpckhwd_xmm_xmm_xmm: { avx }
flags for vpunpckhwd_ymm_ymm_m256: { avx2 }
flags for vpunpckhwd_ymm_ymm_ymm: { avx2 }
flags for vpunpcklbw_xmm_xmm_m128: { avx }
flags for vpunpcklbw_xmm_xmm_xmm: { avx }
flags for vpunpcklbw_ymm_ymm_m256: { avx2 }
flags for vpunpcklbw_ymm_ymm_ymm: { avx2 }
flags for vpunpckldq_xmm_xmm_m128: { avx }
flags for vpunpckldq_xmm_xmm_xmm: { avx }
flags for vpunpckldq_ymm_ymm_m256: { avx2 }
flags for vpunpckldq_ymm_ymm_ymm: { avx2 }
flags for vpunpcklqdq_xmm_xmm_m128: { avx }
flags for vpunpcklqdq_xmm_xmm_xmm: { avx }
flags for vpunpcklqdq_ymm_ymm_m256: { avx2 }
flags for vpunpcklqdq_ymm_ymm_ymm: { avx2 }
flags for vpunpcklwd_xmm_xmm_m128: { avx }
flags for vpunpcklwd_xmm_xmm_xmm: { avx }
flags for vpunpcklwd_ymm_ymm_m256: { avx2 }
flags for vpunpcklwd_ymm_ymm_ymm: { avx2 }
flags for vpxor_xmm_xmm_m128: { avx }
flags for vpxor_xmm_xmm_xmm: { avx }
flags for vpxor_ymm_ymm_m256: { avx2 }
flags for vpxor_ymm_ymm_ymm: { avx2 }
flags for vrcpps_xmm_m128: { avx }
flags for vrcpps_xmm_xmm: { avx }
flags for vrcpps_ymm_m256: { avx }
flags for vrcpps_ymm_ymm: { avx }
flags for vrcpss_xmm_xmm_m32: { avx }
flags for vrcpss_xmm_xmm_xmm: { avx }
flags for vroundpd_xmm_m128_imm8: { avx }
flags for vroundpd_xmm_xmm_imm8: { avx }
flags for vroundpd_ymm_m256_imm8: { avx }
flags for vroundpd_ymm_ymm_imm8: { avx }
flags for vroundps_xmm_m128_imm8: { avx }
flags for vroundps_xmm_xmm_imm8: { avx }
flags for vroundps_ymm_m256_imm8: { avx }
flags for vroundps_ymm_ymm_imm8: { avx }
flags for vroundsd_xmm_xmm_m64_imm8: { avx }
flags for vroundsd_xmm_xmm_xmm_imm8: { avx }
flags for vroundss_xmm_xmm_m32_imm8: { avx }
flags for vroundss_xmm_xmm_xmm_imm8: { avx }
flags for vrsqrtps_xmm_m128: { avx }
flags for vrsqrtps_xmm_xmm: { avx }
flags for vrsqrtps_ymm_m256: { avx }
flags for vrsqrtps_ymm_ymm: { avx }
flags for vrsqrtss_xmm_xmm_m32: { avx }
flags for vrsqrtss_xmm_xmm_xmm: { avx }
flags for vshufpd_xmm_xmm_m128_imm8: { avx }
flags for vshufpd_xmm_xmm_xmm_imm8: { avx }
flags for vshufpd_ymm_ymm_m256_imm8: { avx }
flags for vshufpd_ymm_ymm_ymm_imm8: { avx }
flags for vshufps_xmm_xmm_m128_imm8: { avx }
flags for vshufps_xmm_xmm_xmm_imm8: { avx }
flags for vshufps_ymm_ymm_m256_imm8: { avx }
flags for vshufps_ymm_ymm_ymm_imm8: { avx }
flags for vsqrtpd_xmm_m128: { avx }
flags for vsqrtpd_xmm_xmm: { avx }
flags for vsqrtpd_ymm_m256: { avx }
flags for vsqrtpd_ymm_ymm: { avx }
flags for vsqrtps_xmm_m128: { avx }
flags for vsqrtps_xmm_xmm: { avx }
flags for vsqrtps_ymm_m256: { avx }
flags for vsqrtps_ymm_ymm: { avx }
flags for vsqrtsd_xmm_xmm_m64: { avx }
flags for vsqrtsd_xmm_xmm_xmm: { avx }
flags for vsqrtss_xmm_xmm_m32: { avx }
flags for vsqrtss_xmm_xmm_xmm: { avx }
flags for vsubpd_xmm_xmm_m128: { avx }
flags for vsubpd_xmm_xmm_xmm: { avx }
flags for vsubpd_ymm_ymm_m256: { avx }
flags for vsubpd_ymm_ymm_ymm: { avx }
flags for vsubps_xmm_xmm_m128: { avx }
flags for vsubps_xmm_xmm_xmm: { avx }
flags for vsubps_ymm_ymm_m256: { avx }
flags for vsubps_ymm_ymm_ymm: { avx }
flags for vsubsd_xmm_xmm_m64: { avx }
flags for vsubsd_xmm_xmm_xmm: { avx }
flags for vsubss_xmm_xmm_m32: { avx }
flags for vsubss_xmm_xmm_xmm: { avx }
flags for vtestpd_xmm_m128: { avx }
flags for vtestpd_xmm_xmm: { avx }
flags for vtestpd_ymm_m256: { avx }
flags for vtestpd_ymm_ymm: { avx }
flags for vtestps_xmm_m128: { avx }
flags for vtestps_xmm_xmm: { avx }
flags for vtestps_ymm_m256: { avx }
flags for vtestps_ymm_ymm: { avx }
flags for vucomisd_xmm_m64: { avx }
flags for vucomisd_xmm_xmm: { avx }
flags for vucomiss_xmm_m32: { avx }
flags for vucomiss_xmm_xmm: { avx }
flags for vunpckhpd_xmm_xmm_m128: { avx }
flags for vunpckhpd_xmm_xmm_xmm: { avx }
flags for vunpckhpd_ymm_ymm_m256: { avx }
flags for vunpckhpd_ymm_ymm_ymm: { avx }
flags for vunpckhps_xmm_xmm_m128: { avx }
flags for vunpckhps_xmm_xmm_xmm: { avx }
flags for vunpckhps_ymm_ymm_m256: { avx }
flags for vunpckhps_ymm_ymm_ymm: { avx }
flags for vunpcklpd_xmm_xmm_m128: { avx }
flags for vunpcklpd_xmm_xmm_xmm: { avx }
flags for vunpcklpd_ymm_ymm_m256: { avx }
flags for vunpcklpd_ymm_ymm_ymm: { avx }
flags for vunpcklps_xmm_xmm_m128: { avx }
flags for vunpcklps_xmm_xmm_xmm: { avx }
flags for vunpcklps_ymm_ymm_m256: { avx }
flags for vunpcklps_ymm_ymm_ymm: { avx }
flags for vxorpd_xmm_xmm_m128: { avx }
flags for vxorpd_xmm_xmm_xmm: { avx }
flags for vxorpd_ymm_ymm_m256: { avx }
flags for vxorpd_ymm_ymm_ymm: { avx }
flags for vxorps_xmm_xmm_m128: { avx }
flags for vxorps_xmm_xmm_xmm: { avx }
flags for vxorps_ymm_ymm_m256: { avx }
flags for vxorps_ymm_ymm_ymm: { avx }
flags for vzeroall: { avx }
flags for vzeroupper: { avx }
flags for wait: { fpu }
flags for xabort_imm8: { rtm }
flags for xacquire: { hle }
flags for xbegin_label: { rtm }
flags for xend: { rtm }
flags for xlat_m8: { }
flags for xlatb: { }
flags for xorb_al_imm8: { }
flags for xorw_ax_imm16: { }
flags for xorl_eax_imm32: { }
flags for xorw_m16_imm16: { }
flags for xorw_m16_imm8: { }
flags for xorw_m16_r16: { }
flags for xorl_m32_imm32: { }
flags for xorl_m32_imm8: { }
flags for xorl_m32_r32: { }
flags for xorq_m64_imm32: { }
flags for xorq_m64_imm8: { }
flags for xorq_m64_r64: { }
flags for xorb_m8_imm8: { }
flags for xorb_m8_r8: { }
flags for xorb_m8_rh: { }
flags for xorw_r16_imm16: { }
flags for xorw_r16_imm8: { }
flags for xorw_r16_m16: { }
flags for xorw_r16_r16: { }
flags for xorw_r16_r16_1: { }
flags for xorl_r32_imm32: { }
flags for xorl_r32_imm8: { }
flags for xorl_r32_m32: { }
flags for xorl_r32_r32: { }
flags for xorl_r32_r32_1: { }
flags for xorq_r64_imm32: { }
flags for xorq_r64_imm8: { }
flags for xorq_r64_m64: { }
flags for xorq_r64_r64: { }
flags for xorq_r64_r64_1: { }
flags for xorb_r8_imm8: { }
flags for xorb_r8_m8: { }
flags for xorb_r8_r8: { }
flags for xorb_r8_r8_1: { }
flags for xorb_r8_rh: { }
flags for xorb_r8_rh_1: { }
flags for xorq_rax_imm32: { }
flags for xorb_rh_imm8: { }
flags for xorb_rh_m8: { }
flags for xorb_rh_r8: { }
flags for xorb_rh_r8_1: { }
flags for xorb_rh_rh: { }
flags for xorb_rh_rh_1: { }
flags for xorpd_xmm_m128: { sse2 }
flags for xorpd_xmm_xmm: { sse2 }
flags for xorps_xmm_m128: { sse }
flags for xorps_xmm_xmm: { sse }
flags for xrelease: { hle }
flags for xtest: { rtm }
Computing reference outputs for 12 testcases
Computing reference outputs for 12 testcases
Computing reference outputs for 12 testcases
Computing reference outputs for 12 testcases
Running search (timeout is 500000 iterations):

Progress Update: 

Lowest Cost Discovered (536)                                                 Lowest Known Correct Cost (677)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  nop                         #  1     0     1      OPC=nop                    movl %esi, %esi             #  1     0     2      OPC=movl_r32_r32         
  nop                         #  2     0x1   1      OPC=nop                    movl %edi, %eax             #  2     0x2   2      OPC=movl_r32_r32         
  movl %edi, %eax             #  3     0x2   2      OPC=movl_r32_r32           movl %esi, %edi             #  3     0x4   2      OPC=movl_r32_r32         
  nop                         #  4     0x4   1      OPC=nop                    movq %rsi, %rdx             #  4     0x6   3      OPC=movq_r64_r64         
  nop                         #  5     0x5   1      OPC=nop                    movq %rax, %rcx             #  5     0x9   3      OPC=movq_r64_r64         
  movq %rsi, %rdx             #  6     0x6   3      OPC=movq_r64_r64           orl %eax, %edi              #  6     0xc   2      OPC=orl_r32_r32          
  movq %rax, %rcx             #  7     0x9   3      OPC=movq_r64_r64           andl $0x3, %edi             #  7     0xe   3      OPC=andl_r32_imm8        
  movl %esi, %edi             #  8     0xc   2      OPC=movl_r32_r32           jne .L_126860               #  8     0x11  6      OPC=jne_label_1          
  andl $0x3, %edi             #  9     0xe   3      OPC=andl_r32_imm8          movl %esi, %esi             #  9     0x17  2      OPC=movl_r32_r32         
  jne .L_126860               #  10    0x11  6      OPC=jne_label_1            movl (%r15,%rsi,1), %r8d    #  10    0x19  4      OPC=movl_r32_m32         
  movl %esi, %esi             #  11    0x17  2      OPC=movl_r32_r32           movl %r8d, %esi             #  11    0x1d  3      OPC=movl_r32_r32         
  movl (%r15,%rsi,1), %r8d    #  12    0x19  4      OPC=movl_r32_m32           leal -0x1010101(%r8), %edi  #  12    0x20  7      OPC=leal_r32_m16         
  movl %r8d, %esi             #  13    0x1d  3      OPC=movl_r32_r32           notl %esi                   #  13    0x27  2      OPC=notl_r32             
  leal -0x1010101(%r8), %edi  #  14    0x20  7      OPC=leal_r32_m16           andl %edi, %esi             #  14    0x29  2      OPC=andl_r32_r32         
  notl %esi                   #  15    0x27  2      OPC=notl_r32               andl $0x80808080, %esi      #  15    0x2b  6      OPC=andl_r32_imm32       
  andl %edi, %esi             #  16    0x29  2      OPC=andl_r32_r32           jne .L_126860               #  16    0x31  6      OPC=jne_label_1          
  andl $0x80808080, %esi      #  17    0x2b  6      OPC=andl_r32_imm32         nop                         #  17    0x37  1      OPC=nop                  
  jne .L_126860               #  18    0x31  6      OPC=jne_label_1            nop                         #  18    0x38  1      OPC=nop                  
  nop                         #  19    0x37  1      OPC=nop                    nop                         #  19    0x39  1      OPC=nop                  
  nop                         #  20    0x38  1      OPC=nop                    nop                         #  20    0x3a  1      OPC=nop                  
  nopl %eax                   #  21    0x39  3      OPC=nopl_r32               nop                         #  21    0x3b  1      OPC=nop                  
  nop                         #  22    0x3c  1      OPC=nop                    nop                         #  22    0x3c  1      OPC=nop                  
  nop                         #  23    0x3d  1      OPC=nop                    nop                         #  23    0x3d  1      OPC=nop                  
  nop                         #  24    0x3e  1      OPC=nop                    nop                         #  24    0x3e  1      OPC=nop                  
  nop                         #  25    0x3f  1      OPC=nop                    nop                         #  25    0x3f  1      OPC=nop                  
  nop                         #  26    0x40  1      OPC=nop                  .L_126820:                    #        0x40  0      OPC=<label>              
  nop                         #  27    0x41  1      OPC=nop                    addl $0x4, %edx             #  26    0x40  3      OPC=addl_r32_imm8        
.L_126820:                    #        0x42  0      OPC=<label>                movl %ecx, %ecx             #  27    0x43  2      OPC=movl_r32_r32         
  addl $0x4, %edx             #  28    0x42  3      OPC=addl_r32_imm8          movl %r8d, (%r15,%rcx,1)    #  28    0x45  4      OPC=movl_m32_r32         
  movl %ecx, %ecx             #  29    0x45  2      OPC=movl_r32_r32           addl $0x4, %ecx             #  29    0x49  3      OPC=addl_r32_imm8        
  movl %r8d, (%r15,%rcx,1)    #  30    0x47  4      OPC=movl_m32_r32           movl %edx, %edx             #  30    0x4c  2      OPC=movl_r32_r32         
  addl $0x4, %ecx             #  31    0x4b  3      OPC=addl_r32_imm8          movl (%r15,%rdx,1), %r8d    #  31    0x4e  4      OPC=movl_r32_m32         
  orl %edx, %edx              #  32    0x4e  2      OPC=orl_r32_r32            movl %r8d, %r9d             #  32    0x52  3      OPC=movl_r32_r32         
  movl (%r15,%rdx,1), %r8d    #  33    0x50  4      OPC=movl_r32_m32           leal -0x1010101(%r8), %esi  #  33    0x55  7      OPC=leal_r32_m16         
  movl %r8d, %r9d             #  34    0x54  3      OPC=movl_r32_r32           notl %r9d                   #  34    0x5c  3      OPC=notl_r32             
  leaq -0x1010101(%r8), %rsi  #  35    0x57  7      OPC=leaq_r64_m32           nop                         #  35    0x5f  1      OPC=nop                  
  notl %r9d                   #  36    0x5e  3      OPC=notl_r32               andl %esi, %r9d             #  36    0x60  3      OPC=andl_r32_r32         
  nop                         #  37    0x61  1      OPC=nop                    andl $0x80808080, %r9d      #  37    0x63  7      OPC=andl_r32_imm32       
  andl %esi, %r9d             #  38    0x62  3      OPC=andl_r32_r32           je .L_126820                #  38    0x6a  6      OPC=je_label_1           
  andl $0x80808080, %r9d      #  39    0x65  7      OPC=andl_r32_imm32         nop                         #  39    0x70  1      OPC=nop                  
  je .L_126820                #  40    0x6c  6      OPC=je_label_1             nop                         #  40    0x71  1      OPC=nop                  
  nop                         #  41    0x72  1      OPC=nop                    nop                         #  41    0x72  1      OPC=nop                  
  nop                         #  42    0x73  1      OPC=nop                    nop                         #  42    0x73  1      OPC=nop                  
  nop                         #  43    0x74  1      OPC=nop                    nop                         #  43    0x74  1      OPC=nop                  
  nop                         #  44    0x75  1      OPC=nop                    nop                         #  44    0x75  1      OPC=nop                  
  nop                         #  45    0x76  1      OPC=nop                    nop                         #  45    0x76  1      OPC=nop                  
  nop                         #  46    0x77  1      OPC=nop                    nop                         #  46    0x77  1      OPC=nop                  
  nop                         #  47    0x78  1      OPC=nop                    nop                         #  47    0x78  1      OPC=nop                  
  nop                         #  48    0x79  1      OPC=nop                    nop                         #  48    0x79  1      OPC=nop                  
  nop                         #  49    0x7a  1      OPC=nop                    nop                         #  49    0x7a  1      OPC=nop                  
  nop                         #  50    0x7b  1      OPC=nop                    nop                         #  50    0x7b  1      OPC=nop                  
  nop                         #  51    0x7c  1      OPC=nop                    nop                         #  51    0x7c  1      OPC=nop                  
  nop                         #  52    0x7d  1      OPC=nop                    nop                         #  52    0x7d  1      OPC=nop                  
  nop                         #  53    0x7e  1      OPC=nop                    nop                         #  53    0x7e  1      OPC=nop                  
  nop                         #  54    0x7f  1      OPC=nop                    nop                         #  54    0x7f  1      OPC=nop                  
  nop                         #  55    0x80  1      OPC=nop                  .L_126860:                    #        0x80  0      OPC=<label>              
  nop                         #  56    0x81  1      OPC=nop                    movl %edx, %edx             #  55    0x80  2      OPC=movl_r32_r32         
  nop                         #  57    0x82  1      OPC=nop                    movzbl (%r15,%rdx,1), %esi  #  56    0x82  5      OPC=movzbl_r32_m8        
.L_126860:                    #        0x83  0      OPC=<label>                addl $0x1, %edx             #  57    0x87  3      OPC=addl_r32_imm8        
  movl %edx, %edx             #  58    0x83  2      OPC=movl_r32_r32           movl %ecx, %ecx             #  58    0x8a  2      OPC=movl_r32_r32         
  movzbl (%r15,%rdx,1), %esi  #  59    0x85  5      OPC=movzbl_r32_m8          movb %sil, (%r15,%rcx,1)    #  59    0x8c  4      OPC=movb_m8_r8           
  addl $0x1, %edx             #  60    0x8a  3      OPC=addl_r32_imm8          addl $0x1, %ecx             #  60    0x90  3      OPC=addl_r32_imm8        
  movl %ecx, %ecx             #  61    0x8d  2      OPC=movl_r32_r32           testb %sil, %sil            #  61    0x93  3      OPC=testb_r8_r8          
  movb %sil, (%r15,%rcx,1)    #  62    0x8f  4      OPC=movb_m8_r8             jne .L_126860               #  62    0x96  6      OPC=jne_label_1          
  addl $0x1, %ecx             #  63    0x93  3      OPC=addl_r32_imm8          nop                         #  63    0x9c  1      OPC=nop                  
  testb %sil, %sil            #  64    0x96  3      OPC=testb_r8_r8            nop                         #  64    0x9d  1      OPC=nop                  
  jne .L_126860               #  65    0x99  6      OPC=jne_label_1            nop                         #  65    0x9e  1      OPC=nop                  
  nop                         #  66    0x9f  1      OPC=nop                    nop                         #  66    0x9f  1      OPC=nop                  
  nop                         #  67    0xa0  1      OPC=nop                    nop                         #  67    0xa0  1      OPC=nop                  
  nop                         #  68    0xa1  1      OPC=nop                    popq %r11                   #  68    0xa1  2      OPC=popq_r64_1           
  nop                         #  69    0xa2  1      OPC=nop                    andl $0xe0, %r11d           #  69    0xa3  4      OPC=andl_r32_imm8        
  nop                         #  70    0xa3  1      OPC=nop                    addq %r15, %r11             #  70    0xa7  3      OPC=addq_r64_r64         
  popq %r11                   #  71    0xa4  2      OPC=popq_r64_1             jmpq %r11                   #  71    0xaa  3      OPC=jmpq_r64             
  andl $0xe0, %r11d           #  72    0xa6  4      OPC=andl_r32_imm8                                                                                     
  addq %r15, %r11             #  73    0xaa  3      OPC=addq_r64_r64         .size strcpy, .-strcpy                                                       
  jmpq %r11                   #  74    0xad  3      OPC=jmpq_r64                                                                                          
                                                                                                                                                          
.size strcpy, .-strcpy                                                                                                                                    
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (535)                                                 Lowest Known Correct Cost (677)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  nop                         #  1     0     1      OPC=nop                    movl %esi, %esi             #  1     0     2      OPC=movl_r32_r32         
  nop                         #  2     0x1   1      OPC=nop                    movl %edi, %eax             #  2     0x2   2      OPC=movl_r32_r32         
  movl %edi, %eax             #  3     0x2   2      OPC=movl_r32_r32           movl %esi, %edi             #  3     0x4   2      OPC=movl_r32_r32         
  nop                         #  4     0x4   1      OPC=nop                    movq %rsi, %rdx             #  4     0x6   3      OPC=movq_r64_r64         
  nop                         #  5     0x5   1      OPC=nop                    movq %rax, %rcx             #  5     0x9   3      OPC=movq_r64_r64         
  movq %rsi, %rdx             #  6     0x6   3      OPC=movq_r64_r64           orl %eax, %edi              #  6     0xc   2      OPC=orl_r32_r32          
  movq %rax, %rcx             #  7     0x9   3      OPC=movq_r64_r64           andl $0x3, %edi             #  7     0xe   3      OPC=andl_r32_imm8        
  movl %esi, %edi             #  8     0xc   2      OPC=movl_r32_r32           jne .L_126860               #  8     0x11  6      OPC=jne_label_1          
  andl $0x3, %edi             #  9     0xe   3      OPC=andl_r32_imm8          movl %esi, %esi             #  9     0x17  2      OPC=movl_r32_r32         
  jne .L_126860               #  10    0x11  6      OPC=jne_label_1            movl (%r15,%rsi,1), %r8d    #  10    0x19  4      OPC=movl_r32_m32         
  movl %esi, %esi             #  11    0x17  2      OPC=movl_r32_r32           movl %r8d, %esi             #  11    0x1d  3      OPC=movl_r32_r32         
  movl (%r15,%rsi,1), %r8d    #  12    0x19  4      OPC=movl_r32_m32           leal -0x1010101(%r8), %edi  #  12    0x20  7      OPC=leal_r32_m16         
  movl %r8d, %esi             #  13    0x1d  3      OPC=movl_r32_r32           notl %esi                   #  13    0x27  2      OPC=notl_r32             
  leal -0x1010101(%r8), %edi  #  14    0x20  7      OPC=leal_r32_m16           andl %edi, %esi             #  14    0x29  2      OPC=andl_r32_r32         
  notl %esi                   #  15    0x27  2      OPC=notl_r32               andl $0x80808080, %esi      #  15    0x2b  6      OPC=andl_r32_imm32       
  andl %edi, %esi             #  16    0x29  2      OPC=andl_r32_r32           jne .L_126860               #  16    0x31  6      OPC=jne_label_1          
  andl $0x80808080, %esi      #  17    0x2b  6      OPC=andl_r32_imm32         nop                         #  17    0x37  1      OPC=nop                  
  jne .L_126860               #  18    0x31  6      OPC=jne_label_1            nop                         #  18    0x38  1      OPC=nop                  
  nop                         #  19    0x37  1      OPC=nop                    nop                         #  19    0x39  1      OPC=nop                  
  nop                         #  20    0x38  1      OPC=nop                    nop                         #  20    0x3a  1      OPC=nop                  
  nopl %eax                   #  21    0x39  3      OPC=nopl_r32               nop                         #  21    0x3b  1      OPC=nop                  
  nop                         #  22    0x3c  1      OPC=nop                    nop                         #  22    0x3c  1      OPC=nop                  
  nop                         #  23    0x3d  1      OPC=nop                    nop                         #  23    0x3d  1      OPC=nop                  
  nop                         #  24    0x3e  1      OPC=nop                    nop                         #  24    0x3e  1      OPC=nop                  
  nop                         #  25    0x3f  1      OPC=nop                    nop                         #  25    0x3f  1      OPC=nop                  
  nop                         #  26    0x40  1      OPC=nop                  .L_126820:                    #        0x40  0      OPC=<label>              
  nop                         #  27    0x41  1      OPC=nop                    addl $0x4, %edx             #  26    0x40  3      OPC=addl_r32_imm8        
.L_126820:                    #        0x42  0      OPC=<label>                movl %ecx, %ecx             #  27    0x43  2      OPC=movl_r32_r32         
  addl $0x4, %edx             #  28    0x42  3      OPC=addl_r32_imm8          movl %r8d, (%r15,%rcx,1)    #  28    0x45  4      OPC=movl_m32_r32         
  movl %ecx, %ecx             #  29    0x45  2      OPC=movl_r32_r32           addl $0x4, %ecx             #  29    0x49  3      OPC=addl_r32_imm8        
  movl %r8d, (%r15,%rcx,1)    #  30    0x47  4      OPC=movl_m32_r32           movl %edx, %edx             #  30    0x4c  2      OPC=movl_r32_r32         
  addl $0x4, %ecx             #  31    0x4b  3      OPC=addl_r32_imm8          movl (%r15,%rdx,1), %r8d    #  31    0x4e  4      OPC=movl_r32_m32         
  orl %edx, %edx              #  32    0x4e  2      OPC=orl_r32_r32            movl %r8d, %r9d             #  32    0x52  3      OPC=movl_r32_r32         
  movl (%r15,%rdx,1), %r8d    #  33    0x50  4      OPC=movl_r32_m32           leal -0x1010101(%r8), %esi  #  33    0x55  7      OPC=leal_r32_m16         
  movl %r8d, %r9d             #  34    0x54  3      OPC=movl_r32_r32           notl %r9d                   #  34    0x5c  3      OPC=notl_r32             
  leaq -0x1010101(%r8), %rsi  #  35    0x57  7      OPC=leaq_r64_m32           nop                         #  35    0x5f  1      OPC=nop                  
  notl %r9d                   #  36    0x5e  3      OPC=notl_r32               andl %esi, %r9d             #  36    0x60  3      OPC=andl_r32_r32         
  nop                         #  37    0x61  1      OPC=nop                    andl $0x80808080, %r9d      #  37    0x63  7      OPC=andl_r32_imm32       
  andl %esi, %r9d             #  38    0x62  3      OPC=andl_r32_r32           je .L_126820                #  38    0x6a  6      OPC=je_label_1           
  andl $0x80808080, %r9d      #  39    0x65  7      OPC=andl_r32_imm32         nop                         #  39    0x70  1      OPC=nop                  
  je .L_126820                #  40    0x6c  6      OPC=je_label_1             nop                         #  40    0x71  1      OPC=nop                  
  nop                         #  41    0x72  1      OPC=nop                    nop                         #  41    0x72  1      OPC=nop                  
  nop                         #  42    0x73  1      OPC=nop                    nop                         #  42    0x73  1      OPC=nop                  
  nop                         #  43    0x74  1      OPC=nop                    nop                         #  43    0x74  1      OPC=nop                  
  nop                         #  44    0x75  1      OPC=nop                    nop                         #  44    0x75  1      OPC=nop                  
  nop                         #  45    0x76  1      OPC=nop                    nop                         #  45    0x76  1      OPC=nop                  
  nop                         #  46    0x77  1      OPC=nop                    nop                         #  46    0x77  1      OPC=nop                  
  nop                         #  47    0x78  1      OPC=nop                    nop                         #  47    0x78  1      OPC=nop                  
  nop                         #  48    0x79  1      OPC=nop                    nop                         #  48    0x79  1      OPC=nop                  
  nop                         #  49    0x7a  1      OPC=nop                    nop                         #  49    0x7a  1      OPC=nop                  
  nop                         #  50    0x7b  1      OPC=nop                    nop                         #  50    0x7b  1      OPC=nop                  
  nop                         #  51    0x7c  1      OPC=nop                    nop                         #  51    0x7c  1      OPC=nop                  
  nop                         #  52    0x7d  1      OPC=nop                    nop                         #  52    0x7d  1      OPC=nop                  
  nop                         #  53    0x7e  1      OPC=nop                    nop                         #  53    0x7e  1      OPC=nop                  
  nop                         #  54    0x7f  1      OPC=nop                    nop                         #  54    0x7f  1      OPC=nop                  
  nop                         #  55    0x80  1      OPC=nop                  .L_126860:                    #        0x80  0      OPC=<label>              
  nop                         #  56    0x81  1      OPC=nop                    movl %edx, %edx             #  55    0x80  2      OPC=movl_r32_r32         
.L_126860:                    #        0x82  0      OPC=<label>                movzbl (%r15,%rdx,1), %esi  #  56    0x82  5      OPC=movzbl_r32_m8        
  movl %edx, %edx             #  57    0x82  2      OPC=movl_r32_r32           addl $0x1, %edx             #  57    0x87  3      OPC=addl_r32_imm8        
  movzbl (%r15,%rdx,1), %esi  #  58    0x84  5      OPC=movzbl_r32_m8          movl %ecx, %ecx             #  58    0x8a  2      OPC=movl_r32_r32         
  addl $0x1, %edx             #  59    0x89  3      OPC=addl_r32_imm8          movb %sil, (%r15,%rcx,1)    #  59    0x8c  4      OPC=movb_m8_r8           
  movl %ecx, %ecx             #  60    0x8c  2      OPC=movl_r32_r32           addl $0x1, %ecx             #  60    0x90  3      OPC=addl_r32_imm8        
  movb %sil, (%r15,%rcx,1)    #  61    0x8e  4      OPC=movb_m8_r8             testb %sil, %sil            #  61    0x93  3      OPC=testb_r8_r8          
  addl $0x1, %ecx             #  62    0x92  3      OPC=addl_r32_imm8          jne .L_126860               #  62    0x96  6      OPC=jne_label_1          
  testb %sil, %sil            #  63    0x95  3      OPC=testb_r8_r8            nop                         #  63    0x9c  1      OPC=nop                  
  jne .L_126860               #  64    0x98  6      OPC=jne_label_1            nop                         #  64    0x9d  1      OPC=nop                  
  nop                         #  65    0x9e  1      OPC=nop                    nop                         #  65    0x9e  1      OPC=nop                  
  nop                         #  66    0x9f  1      OPC=nop                    nop                         #  66    0x9f  1      OPC=nop                  
  nop                         #  67    0xa0  1      OPC=nop                    nop                         #  67    0xa0  1      OPC=nop                  
  nop                         #  68    0xa1  1      OPC=nop                    popq %r11                   #  68    0xa1  2      OPC=popq_r64_1           
  nop                         #  69    0xa2  1      OPC=nop                    andl $0xe0, %r11d           #  69    0xa3  4      OPC=andl_r32_imm8        
  popq %r11                   #  70    0xa3  2      OPC=popq_r64_1             addq %r15, %r11             #  70    0xa7  3      OPC=addq_r64_r64         
  andl $0xe0, %r11d           #  71    0xa5  4      OPC=andl_r32_imm8          jmpq %r11                   #  71    0xaa  3      OPC=jmpq_r64             
  addq %r15, %r11             #  72    0xa9  3      OPC=addq_r64_r64                                                                                      
  jmpq %r11                   #  73    0xac  3      OPC=jmpq_r64             .size strcpy, .-strcpy                                                       
                                                                                                                                                          
.size strcpy, .-strcpy                                                                                                                                    
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (534)                                                 Lowest Known Correct Cost (677)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  nop                         #  1     0     1      OPC=nop                    movl %esi, %esi             #  1     0     2      OPC=movl_r32_r32         
  movl %edi, %eax             #  2     0x1   2      OPC=movl_r32_r32           movl %edi, %eax             #  2     0x2   2      OPC=movl_r32_r32         
  movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32           movl %esi, %edi             #  3     0x4   2      OPC=movl_r32_r32         
  movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64           movq %rsi, %rdx             #  4     0x6   3      OPC=movq_r64_r64         
  movq %rsi, %rdx             #  5     0x8   3      OPC=movq_r64_r64           movq %rax, %rcx             #  5     0x9   3      OPC=movq_r64_r64         
  andl $0x3, %edi             #  6     0xb   3      OPC=andl_r32_imm8          orl %eax, %edi              #  6     0xc   2      OPC=orl_r32_r32          
  jne .L_126860               #  7     0xe   6      OPC=jne_label_1            andl $0x3, %edi             #  7     0xe   3      OPC=andl_r32_imm8        
  movl %esi, %esi             #  8     0x14  2      OPC=movl_r32_r32           jne .L_126860               #  8     0x11  6      OPC=jne_label_1          
  movl (%r15,%rsi,1), %r8d    #  9     0x16  4      OPC=movl_r32_m32           movl %esi, %esi             #  9     0x17  2      OPC=movl_r32_r32         
  andl %r8d, %esi             #  10    0x1a  3      OPC=andl_r32_r32           movl (%r15,%rsi,1), %r8d    #  10    0x19  4      OPC=movl_r32_m32         
  nop                         #  11    0x1d  1      OPC=nop                    movl %r8d, %esi             #  11    0x1d  3      OPC=movl_r32_r32         
  nop                         #  12    0x1e  1      OPC=nop                    leal -0x1010101(%r8), %edi  #  12    0x20  7      OPC=leal_r32_m16         
  nop                         #  13    0x1f  1      OPC=nop                    notl %esi                   #  13    0x27  2      OPC=notl_r32             
  nop                         #  14    0x20  1      OPC=nop                    andl %edi, %esi             #  14    0x29  2      OPC=andl_r32_r32         
  nop                         #  15    0x21  1      OPC=nop                    andl $0x80808080, %esi      #  15    0x2b  6      OPC=andl_r32_imm32       
  nop                         #  16    0x22  1      OPC=nop                    jne .L_126860               #  16    0x31  6      OPC=jne_label_1          
  nop                         #  17    0x23  1      OPC=nop                    nop                         #  17    0x37  1      OPC=nop                  
  notl %esi                   #  18    0x24  2      OPC=notl_r32               nop                         #  18    0x38  1      OPC=nop                  
  andl %edi, %esi             #  19    0x26  2      OPC=andl_r32_r32           nop                         #  19    0x39  1      OPC=nop                  
  andl $0x80808080, %esi      #  20    0x28  6      OPC=andl_r32_imm32         nop                         #  20    0x3a  1      OPC=nop                  
  jne .L_126860               #  21    0x2e  6      OPC=jne_label_1            nop                         #  21    0x3b  1      OPC=nop                  
  nop                         #  22    0x34  1      OPC=nop                    nop                         #  22    0x3c  1      OPC=nop                  
  nop                         #  23    0x35  1      OPC=nop                    nop                         #  23    0x3d  1      OPC=nop                  
  nop                         #  24    0x36  1      OPC=nop                    nop                         #  24    0x3e  1      OPC=nop                  
  nop                         #  25    0x37  1      OPC=nop                    nop                         #  25    0x3f  1      OPC=nop                  
  nopl %eax                   #  26    0x38  3      OPC=nopl_r32             .L_126820:                    #        0x40  0      OPC=<label>              
  nop                         #  27    0x3b  1      OPC=nop                    addl $0x4, %edx             #  26    0x40  3      OPC=addl_r32_imm8        
  nop                         #  28    0x3c  1      OPC=nop                    movl %ecx, %ecx             #  27    0x43  2      OPC=movl_r32_r32         
  nop                         #  29    0x3d  1      OPC=nop                    movl %r8d, (%r15,%rcx,1)    #  28    0x45  4      OPC=movl_m32_r32         
  nop                         #  30    0x3e  1      OPC=nop                    addl $0x4, %ecx             #  29    0x49  3      OPC=addl_r32_imm8        
  nop                         #  31    0x3f  1      OPC=nop                    movl %edx, %edx             #  30    0x4c  2      OPC=movl_r32_r32         
  nop                         #  32    0x40  1      OPC=nop                    movl (%r15,%rdx,1), %r8d    #  31    0x4e  4      OPC=movl_r32_m32         
.L_126820:                    #        0x41  0      OPC=<label>                movl %r8d, %r9d             #  32    0x52  3      OPC=movl_r32_r32         
  orl %edx, %edx              #  33    0x41  2      OPC=orl_r32_r32            leal -0x1010101(%r8), %esi  #  33    0x55  7      OPC=leal_r32_m16         
  movl %ecx, %ecx             #  34    0x43  2      OPC=movl_r32_r32           notl %r9d                   #  34    0x5c  3      OPC=notl_r32             
  movl %r8d, (%r15,%rcx,1)    #  35    0x45  4      OPC=movl_m32_r32           nop                         #  35    0x5f  1      OPC=nop                  
  addl $0x4, %ecx             #  36    0x49  3      OPC=addl_r32_imm8          andl %esi, %r9d             #  36    0x60  3      OPC=andl_r32_r32         
  addl $0x4, %edx             #  37    0x4c  3      OPC=addl_r32_imm8          andl $0x80808080, %r9d      #  37    0x63  7      OPC=andl_r32_imm32       
  movl (%r15,%rdx,1), %r8d    #  38    0x4f  4      OPC=movl_r32_m32           je .L_126820                #  38    0x6a  6      OPC=je_label_1           
  movl %r8d, %r9d             #  39    0x53  3      OPC=movl_r32_r32           nop                         #  39    0x70  1      OPC=nop                  
  leal -0x1010101(%r8), %esi  #  40    0x56  7      OPC=leal_r32_m64           nop                         #  40    0x71  1      OPC=nop                  
  notl %r9d                   #  41    0x5d  3      OPC=notl_r32               nop                         #  41    0x72  1      OPC=nop                  
  nop                         #  42    0x60  1      OPC=nop                    nop                         #  42    0x73  1      OPC=nop                  
  andl %esi, %r9d             #  43    0x61  3      OPC=andl_r32_r32           nop                         #  43    0x74  1      OPC=nop                  
  andl $0x80808080, %r9d      #  44    0x64  7      OPC=andl_r32_imm32         nop                         #  44    0x75  1      OPC=nop                  
  je .L_126820                #  45    0x6b  6      OPC=je_label_1             nop                         #  45    0x76  1      OPC=nop                  
  nop                         #  46    0x71  1      OPC=nop                    nop                         #  46    0x77  1      OPC=nop                  
  nop                         #  47    0x72  1      OPC=nop                    nop                         #  47    0x78  1      OPC=nop                  
  nop                         #  48    0x73  1      OPC=nop                    nop                         #  48    0x79  1      OPC=nop                  
  nop                         #  49    0x74  1      OPC=nop                    nop                         #  49    0x7a  1      OPC=nop                  
  nop                         #  50    0x75  1      OPC=nop                    nop                         #  50    0x7b  1      OPC=nop                  
  nop                         #  51    0x76  1      OPC=nop                    nop                         #  51    0x7c  1      OPC=nop                  
  nop                         #  52    0x77  1      OPC=nop                    nop                         #  52    0x7d  1      OPC=nop                  
  nop                         #  53    0x78  1      OPC=nop                    nop                         #  53    0x7e  1      OPC=nop                  
  nop                         #  54    0x79  1      OPC=nop                    nop                         #  54    0x7f  1      OPC=nop                  
  nop                         #  55    0x7a  1      OPC=nop                  .L_126860:                    #        0x80  0      OPC=<label>              
  nop                         #  56    0x7b  1      OPC=nop                    movl %edx, %edx             #  55    0x80  2      OPC=movl_r32_r32         
  nop                         #  57    0x7c  1      OPC=nop                    movzbl (%r15,%rdx,1), %esi  #  56    0x82  5      OPC=movzbl_r32_m8        
  nop                         #  58    0x7d  1      OPC=nop                    addl $0x1, %edx             #  57    0x87  3      OPC=addl_r32_imm8        
  nop                         #  59    0x7e  1      OPC=nop                    movl %ecx, %ecx             #  58    0x8a  2      OPC=movl_r32_r32         
  nop                         #  60    0x7f  1      OPC=nop                    movb %sil, (%r15,%rcx,1)    #  59    0x8c  4      OPC=movb_m8_r8           
.L_126860:                    #        0x80  0      OPC=<label>                addl $0x1, %ecx             #  60    0x90  3      OPC=addl_r32_imm8        
  movl %edx, %edx             #  61    0x80  2      OPC=movl_r32_r32           testb %sil, %sil            #  61    0x93  3      OPC=testb_r8_r8          
  movzbl (%r15,%rdx,1), %esi  #  62    0x82  5      OPC=movzbl_r32_m8          jne .L_126860               #  62    0x96  6      OPC=jne_label_1          
  addl $0x1, %edx             #  63    0x87  3      OPC=addl_r32_imm8          nop                         #  63    0x9c  1      OPC=nop                  
  movl %ecx, %ecx             #  64    0x8a  2      OPC=movl_r32_r32           nop                         #  64    0x9d  1      OPC=nop                  
  movb %sil, (%r15,%rcx,1)    #  65    0x8c  4      OPC=movb_m8_r8             nop                         #  65    0x9e  1      OPC=nop                  
  addl $0x1, %ecx             #  66    0x90  3      OPC=addl_r32_imm8          nop                         #  66    0x9f  1      OPC=nop                  
  testb %sil, %sil            #  67    0x93  3      OPC=testb_r8_r8            nop                         #  67    0xa0  1      OPC=nop                  
  jne .L_126860               #  68    0x96  6      OPC=jne_label_1            popq %r11                   #  68    0xa1  2      OPC=popq_r64_1           
  nop                         #  69    0x9c  1      OPC=nop                    andl $0xe0, %r11d           #  69    0xa3  4      OPC=andl_r32_imm8        
  nop                         #  70    0x9d  1      OPC=nop                    addq %r15, %r11             #  70    0xa7  3      OPC=addq_r64_r64         
  nop                         #  71    0x9e  1      OPC=nop                    jmpq %r11                   #  71    0xaa  3      OPC=jmpq_r64             
  nop                         #  72    0x9f  1      OPC=nop                                                                                               
  popq %r11                   #  73    0xa0  2      OPC=popq_r64_1           .size strcpy, .-strcpy                                                       
  andl $0xe0, %r11d           #  74    0xa2  4      OPC=andl_r32_imm8                                                                                     
  addq %r15, %r11             #  75    0xa6  3      OPC=addq_r64_r64                                                                                      
  jmpq %r11                   #  76    0xa9  3      OPC=jmpq_r64                                                                                          
                                                                                                                                                          
.size strcpy, .-strcpy                                                                                                                                    
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (533)                                                 Lowest Known Correct Cost (677)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  nop                         #  1     0     1      OPC=nop                    movl %esi, %esi             #  1     0     2      OPC=movl_r32_r32         
  movl %edi, %eax             #  2     0x1   2      OPC=movl_r32_r32           movl %edi, %eax             #  2     0x2   2      OPC=movl_r32_r32         
  movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32           movl %esi, %edi             #  3     0x4   2      OPC=movl_r32_r32         
  movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64           movq %rsi, %rdx             #  4     0x6   3      OPC=movq_r64_r64         
  movq %rsi, %rdx             #  5     0x8   3      OPC=movq_r64_r64           movq %rax, %rcx             #  5     0x9   3      OPC=movq_r64_r64         
  andl $0x3, %edi             #  6     0xb   3      OPC=andl_r32_imm8          orl %eax, %edi              #  6     0xc   2      OPC=orl_r32_r32          
  jne .L_126860               #  7     0xe   6      OPC=jne_label_1            andl $0x3, %edi             #  7     0xe   3      OPC=andl_r32_imm8        
  nop                         #  8     0x14  1      OPC=nop                    jne .L_126860               #  8     0x11  6      OPC=jne_label_1          
  andl %esi, %esi             #  9     0x15  2      OPC=andl_r32_r32_1         movl %esi, %esi             #  9     0x17  2      OPC=movl_r32_r32         
  movl (%r15,%rsi,1), %r8d    #  10    0x17  4      OPC=movl_r32_m32           movl (%r15,%rsi,1), %r8d    #  10    0x19  4      OPC=movl_r32_m32         
  andl %r8d, %esi             #  11    0x1b  3      OPC=andl_r32_r32           movl %r8d, %esi             #  11    0x1d  3      OPC=movl_r32_r32         
  nop                         #  12    0x1e  1      OPC=nop                    leal -0x1010101(%r8), %edi  #  12    0x20  7      OPC=leal_r32_m16         
  decl %esi                   #  13    0x1f  2      OPC=decl_r32               notl %esi                   #  13    0x27  2      OPC=notl_r32             
  nop                         #  14    0x21  1      OPC=nop                    andl %edi, %esi             #  14    0x29  2      OPC=andl_r32_r32         
  nop                         #  15    0x22  1      OPC=nop                    andl $0x80808080, %esi      #  15    0x2b  6      OPC=andl_r32_imm32       
  nop                         #  16    0x23  1      OPC=nop                    jne .L_126860               #  16    0x31  6      OPC=jne_label_1          
  nop                         #  17    0x24  1      OPC=nop                    nop                         #  17    0x37  1      OPC=nop                  
  nop                         #  18    0x25  1      OPC=nop                    nop                         #  18    0x38  1      OPC=nop                  
  nop                         #  19    0x26  1      OPC=nop                    nop                         #  19    0x39  1      OPC=nop                  
  andl %esp, %esi             #  20    0x27  2      OPC=andl_r32_r32           nop                         #  20    0x3a  1      OPC=nop                  
  nop                         #  21    0x29  1      OPC=nop                    nop                         #  21    0x3b  1      OPC=nop                  
  jne .L_126860               #  22    0x2a  6      OPC=jne_label_1            nop                         #  22    0x3c  1      OPC=nop                  
  nop                         #  23    0x30  1      OPC=nop                    nop                         #  23    0x3d  1      OPC=nop                  
  nop                         #  24    0x31  1      OPC=nop                    nop                         #  24    0x3e  1      OPC=nop                  
  nop                         #  25    0x32  1      OPC=nop                    nop                         #  25    0x3f  1      OPC=nop                  
  nop                         #  26    0x33  1      OPC=nop                  .L_126820:                    #        0x40  0      OPC=<label>              
  nop                         #  27    0x34  1      OPC=nop                    addl $0x4, %edx             #  26    0x40  3      OPC=addl_r32_imm8        
  nop                         #  28    0x35  1      OPC=nop                    movl %ecx, %ecx             #  27    0x43  2      OPC=movl_r32_r32         
  nop                         #  29    0x36  1      OPC=nop                    movl %r8d, (%r15,%rcx,1)    #  28    0x45  4      OPC=movl_m32_r32         
  nop                         #  30    0x37  1      OPC=nop                    addl $0x4, %ecx             #  29    0x49  3      OPC=addl_r32_imm8        
  nop                         #  31    0x38  1      OPC=nop                    movl %edx, %edx             #  30    0x4c  2      OPC=movl_r32_r32         
  nop                         #  32    0x39  1      OPC=nop                    movl (%r15,%rdx,1), %r8d    #  31    0x4e  4      OPC=movl_r32_m32         
  nop                         #  33    0x3a  1      OPC=nop                    movl %r8d, %r9d             #  32    0x52  3      OPC=movl_r32_r32         
  nop                         #  34    0x3b  1      OPC=nop                    leal -0x1010101(%r8), %esi  #  33    0x55  7      OPC=leal_r32_m16         
  nop                         #  35    0x3c  1      OPC=nop                    notl %r9d                   #  34    0x5c  3      OPC=notl_r32             
  nop                         #  36    0x3d  1      OPC=nop                    nop                         #  35    0x5f  1      OPC=nop                  
  nop                         #  37    0x3e  1      OPC=nop                    andl %esi, %r9d             #  36    0x60  3      OPC=andl_r32_r32         
.L_126820:                    #        0x3f  0      OPC=<label>                andl $0x80808080, %r9d      #  37    0x63  7      OPC=andl_r32_imm32       
  orl %edx, %edx              #  38    0x3f  2      OPC=orl_r32_r32            je .L_126820                #  38    0x6a  6      OPC=je_label_1           
  movl %ecx, %ecx             #  39    0x41  2      OPC=movl_r32_r32           nop                         #  39    0x70  1      OPC=nop                  
  movl %r8d, (%r15,%rcx,1)    #  40    0x43  4      OPC=movl_m32_r32           nop                         #  40    0x71  1      OPC=nop                  
  addl $0x4, %ecx             #  41    0x47  3      OPC=addl_r32_imm8          nop                         #  41    0x72  1      OPC=nop                  
  addl $0x4, %edx             #  42    0x4a  3      OPC=addl_r32_imm8          nop                         #  42    0x73  1      OPC=nop                  
  movl (%r15,%rdx,1), %r8d    #  43    0x4d  4      OPC=movl_r32_m32           nop                         #  43    0x74  1      OPC=nop                  
  movl %r8d, %r9d             #  44    0x51  3      OPC=movl_r32_r32           nop                         #  44    0x75  1      OPC=nop                  
  leal -0x1010101(%r8), %esi  #  45    0x54  7      OPC=leal_r32_m64           nop                         #  45    0x76  1      OPC=nop                  
  notl %r9d                   #  46    0x5b  3      OPC=notl_r32               nop                         #  46    0x77  1      OPC=nop                  
  nop                         #  47    0x5e  1      OPC=nop                    nop                         #  47    0x78  1      OPC=nop                  
  nop                         #  48    0x5f  1      OPC=nop                    nop                         #  48    0x79  1      OPC=nop                  
  andl %esi, %r9d             #  49    0x60  3      OPC=andl_r32_r32           nop                         #  49    0x7a  1      OPC=nop                  
  andl $0x80808080, %r9d      #  50    0x63  7      OPC=andl_r32_imm32         nop                         #  50    0x7b  1      OPC=nop                  
  je .L_126820                #  51    0x6a  6      OPC=je_label_1             nop                         #  51    0x7c  1      OPC=nop                  
  nop                         #  52    0x70  1      OPC=nop                    nop                         #  52    0x7d  1      OPC=nop                  
  nop                         #  53    0x71  1      OPC=nop                    nop                         #  53    0x7e  1      OPC=nop                  
  nop                         #  54    0x72  1      OPC=nop                    nop                         #  54    0x7f  1      OPC=nop                  
  nop                         #  55    0x73  1      OPC=nop                  .L_126860:                    #        0x80  0      OPC=<label>              
  nop                         #  56    0x74  1      OPC=nop                    movl %edx, %edx             #  55    0x80  2      OPC=movl_r32_r32         
  nop                         #  57    0x75  1      OPC=nop                    movzbl (%r15,%rdx,1), %esi  #  56    0x82  5      OPC=movzbl_r32_m8        
  nop                         #  58    0x76  1      OPC=nop                    addl $0x1, %edx             #  57    0x87  3      OPC=addl_r32_imm8        
  nop                         #  59    0x77  1      OPC=nop                    movl %ecx, %ecx             #  58    0x8a  2      OPC=movl_r32_r32         
  nop                         #  60    0x78  1      OPC=nop                    movb %sil, (%r15,%rcx,1)    #  59    0x8c  4      OPC=movb_m8_r8           
  nop                         #  61    0x79  1      OPC=nop                    addl $0x1, %ecx             #  60    0x90  3      OPC=addl_r32_imm8        
  nop                         #  62    0x7a  1      OPC=nop                    testb %sil, %sil            #  61    0x93  3      OPC=testb_r8_r8          
  nop                         #  63    0x7b  1      OPC=nop                    jne .L_126860               #  62    0x96  6      OPC=jne_label_1          
  nop                         #  64    0x7c  1      OPC=nop                    nop                         #  63    0x9c  1      OPC=nop                  
  nop                         #  65    0x7d  1      OPC=nop                    nop                         #  64    0x9d  1      OPC=nop                  
  nop                         #  66    0x7e  1      OPC=nop                    nop                         #  65    0x9e  1      OPC=nop                  
.L_126860:                    #        0x7f  0      OPC=<label>                nop                         #  66    0x9f  1      OPC=nop                  
  movl %edx, %edx             #  67    0x7f  2      OPC=movl_r32_r32           nop                         #  67    0xa0  1      OPC=nop                  
  movzbl (%r15,%rdx,1), %esi  #  68    0x81  5      OPC=movzbl_r32_m8          popq %r11                   #  68    0xa1  2      OPC=popq_r64_1           
  addl $0x1, %edx             #  69    0x86  3      OPC=addl_r32_imm8          andl $0xe0, %r11d           #  69    0xa3  4      OPC=andl_r32_imm8        
  movl %ecx, %ecx             #  70    0x89  2      OPC=movl_r32_r32           addq %r15, %r11             #  70    0xa7  3      OPC=addq_r64_r64         
  movb %sil, (%r15,%rcx,1)    #  71    0x8b  4      OPC=movb_m8_r8             jmpq %r11                   #  71    0xaa  3      OPC=jmpq_r64             
  addl $0x1, %ecx             #  72    0x8f  3      OPC=addl_r32_imm8                                                                                     
  testb %sil, %sil            #  73    0x92  3      OPC=testb_r8_r8          .size strcpy, .-strcpy                                                       
  jne .L_126860               #  74    0x95  6      OPC=jne_label_1                                                                                       
  nop                         #  75    0x9b  1      OPC=nop                                                                                               
  nop                         #  76    0x9c  1      OPC=nop                                                                                               
  nop                         #  77    0x9d  1      OPC=nop                                                                                               
  nop                         #  78    0x9e  1      OPC=nop                                                                                               
  nop                         #  79    0x9f  1      OPC=nop                                                                                               
  popq %r11                   #  80    0xa0  2      OPC=popq_r64_1                                                                                        
  andl $0xe0, %r11d           #  81    0xa2  4      OPC=andl_r32_imm8                                                                                     
  addq %r15, %r11             #  82    0xa6  3      OPC=addq_r64_r64                                                                                      
  jmpq %r11                   #  83    0xa9  3      OPC=jmpq_r64                                                                                          
                                                                                                                                                          
.size strcpy, .-strcpy                                                                                                                                    
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (533)                                                 Lowest Known Correct Cost (533)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  nop                         #  1     0     1      OPC=nop                    nop                         #  1     0     1      OPC=nop                  
  movl %edi, %eax             #  2     0x1   2      OPC=movl_r32_r32           movl %edi, %eax             #  2     0x1   2      OPC=movl_r32_r32         
  movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32           movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32         
  movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64           nop                         #  4     0x5   1      OPC=nop                  
  movq %rsi, %rdx             #  5     0x8   3      OPC=movq_r64_r64           movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64         
  andl $0x3, %edi             #  6     0xb   3      OPC=andl_r32_imm8          movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64         
  jne .L_126860               #  7     0xe   6      OPC=jne_label_1            andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8        
  nop                         #  8     0x14  1      OPC=nop                    jne .L_126860               #  8     0xf   6      OPC=jne_label_1          
  andl %esi, %esi             #  9     0x15  2      OPC=andl_r32_r32_1         nop                         #  9     0x15  1      OPC=nop                  
  movl (%r15,%rsi,1), %r8d    #  10    0x17  4      OPC=movl_r32_m32           andl %esi, %esi             #  10    0x16  2      OPC=andl_r32_r32_1       
  andl %r8d, %esi             #  11    0x1b  3      OPC=andl_r32_r32           movl (%r15,%rsi,1), %r8d    #  11    0x18  4      OPC=movl_r32_m32         
  nop                         #  12    0x1e  1      OPC=nop                    orl %r8d, %esi              #  12    0x1c  3      OPC=orl_r32_r32_1        
  decl %esi                   #  13    0x1f  2      OPC=decl_r32               nop                         #  13    0x1f  1      OPC=nop                  
  nop                         #  14    0x21  1      OPC=nop                    decl %esi                   #  14    0x20  2      OPC=decl_r32             
  nop                         #  15    0x22  1      OPC=nop                    nop                         #  15    0x22  1      OPC=nop                  
  nop                         #  16    0x23  1      OPC=nop                    nop                         #  16    0x23  1      OPC=nop                  
  nop                         #  17    0x24  1      OPC=nop                    nop                         #  17    0x24  1      OPC=nop                  
  nop                         #  18    0x25  1      OPC=nop                    nop                         #  18    0x25  1      OPC=nop                  
  nop                         #  19    0x26  1      OPC=nop                    nop                         #  19    0x26  1      OPC=nop                  
  andl %esp, %esi             #  20    0x27  2      OPC=andl_r32_r32           nop                         #  20    0x27  1      OPC=nop                  
  nop                         #  21    0x29  1      OPC=nop                    andl %esp, %esi             #  21    0x28  2      OPC=andl_r32_r32         
  jne .L_126860               #  22    0x2a  6      OPC=jne_label_1            nop                         #  22    0x2a  1      OPC=nop                  
  nop                         #  23    0x30  1      OPC=nop                    jne .L_126860               #  23    0x2b  6      OPC=jne_label_1          
  nop                         #  24    0x31  1      OPC=nop                    nop                         #  24    0x31  1      OPC=nop                  
  nop                         #  25    0x32  1      OPC=nop                    nop                         #  25    0x32  1      OPC=nop                  
  nop                         #  26    0x33  1      OPC=nop                    nop                         #  26    0x33  1      OPC=nop                  
  nop                         #  27    0x34  1      OPC=nop                    nop                         #  27    0x34  1      OPC=nop                  
  nop                         #  28    0x35  1      OPC=nop                    nop                         #  28    0x35  1      OPC=nop                  
  nop                         #  29    0x36  1      OPC=nop                    nop                         #  29    0x36  1      OPC=nop                  
  nop                         #  30    0x37  1      OPC=nop                    nop                         #  30    0x37  1      OPC=nop                  
  nop                         #  31    0x38  1      OPC=nop                    nop                         #  31    0x38  1      OPC=nop                  
  nop                         #  32    0x39  1      OPC=nop                    nop                         #  32    0x39  1      OPC=nop                  
  nop                         #  33    0x3a  1      OPC=nop                    nop                         #  33    0x3a  1      OPC=nop                  
  nop                         #  34    0x3b  1      OPC=nop                    nop                         #  34    0x3b  1      OPC=nop                  
  nop                         #  35    0x3c  1      OPC=nop                    nop                         #  35    0x3c  1      OPC=nop                  
  nop                         #  36    0x3d  1      OPC=nop                    nop                         #  36    0x3d  1      OPC=nop                  
  nop                         #  37    0x3e  1      OPC=nop                    nop                         #  37    0x3e  1      OPC=nop                  
.L_126820:                    #        0x3f  0      OPC=<label>                nop                         #  38    0x3f  1      OPC=nop                  
  orl %edx, %edx              #  38    0x3f  2      OPC=orl_r32_r32          .L_126820:                    #        0x40  0      OPC=<label>              
  movl %ecx, %ecx             #  39    0x41  2      OPC=movl_r32_r32           orl %edx, %edx              #  39    0x40  2      OPC=orl_r32_r32          
  movl %r8d, (%r15,%rcx,1)    #  40    0x43  4      OPC=movl_m32_r32           movl %ecx, %ecx             #  40    0x42  2      OPC=movl_r32_r32         
  addl $0x4, %ecx             #  41    0x47  3      OPC=addl_r32_imm8          movl %r8d, (%r15,%rcx,1)    #  41    0x44  4      OPC=movl_m32_r32         
  addl $0x4, %edx             #  42    0x4a  3      OPC=addl_r32_imm8          addl $0x4, %ecx             #  42    0x48  3      OPC=addl_r32_imm8        
  movl (%r15,%rdx,1), %r8d    #  43    0x4d  4      OPC=movl_r32_m32           addl $0x4, %edx             #  43    0x4b  3      OPC=addl_r32_imm8        
  movl %r8d, %r9d             #  44    0x51  3      OPC=movl_r32_r32           movl (%r15,%rdx,1), %r8d    #  44    0x4e  4      OPC=movl_r32_m32         
  leal -0x1010101(%r8), %esi  #  45    0x54  7      OPC=leal_r32_m64           movl %r8d, %r9d             #  45    0x52  3      OPC=movl_r32_r32         
  notl %r9d                   #  46    0x5b  3      OPC=notl_r32               leal -0x1010101(%r8), %esi  #  46    0x55  7      OPC=leal_r32_m64         
  nop                         #  47    0x5e  1      OPC=nop                    notl %r9d                   #  47    0x5c  3      OPC=notl_r32             
  nop                         #  48    0x5f  1      OPC=nop                    nop                         #  48    0x5f  1      OPC=nop                  
  andl %esi, %r9d             #  49    0x60  3      OPC=andl_r32_r32           nop                         #  49    0x60  1      OPC=nop                  
  andl $0x80808080, %r9d      #  50    0x63  7      OPC=andl_r32_imm32         andl %esi, %r9d             #  50    0x61  3      OPC=andl_r32_r32         
  je .L_126820                #  51    0x6a  6      OPC=je_label_1             andl $0x80808080, %r9d      #  51    0x64  7      OPC=andl_r32_imm32       
  nop                         #  52    0x70  1      OPC=nop                    je .L_126820                #  52    0x6b  6      OPC=je_label_1           
  nop                         #  53    0x71  1      OPC=nop                    nop                         #  53    0x71  1      OPC=nop                  
  nop                         #  54    0x72  1      OPC=nop                    nop                         #  54    0x72  1      OPC=nop                  
  nop                         #  55    0x73  1      OPC=nop                    nop                         #  55    0x73  1      OPC=nop                  
  nop                         #  56    0x74  1      OPC=nop                    nop                         #  56    0x74  1      OPC=nop                  
  nop                         #  57    0x75  1      OPC=nop                    nop                         #  57    0x75  1      OPC=nop                  
  nop                         #  58    0x76  1      OPC=nop                    nop                         #  58    0x76  1      OPC=nop                  
  nop                         #  59    0x77  1      OPC=nop                    nop                         #  59    0x77  1      OPC=nop                  
  nop                         #  60    0x78  1      OPC=nop                    nop                         #  60    0x78  1      OPC=nop                  
  nop                         #  61    0x79  1      OPC=nop                    nop                         #  61    0x79  1      OPC=nop                  
  nop                         #  62    0x7a  1      OPC=nop                    nop                         #  62    0x7a  1      OPC=nop                  
  nop                         #  63    0x7b  1      OPC=nop                    nop                         #  63    0x7b  1      OPC=nop                  
  nop                         #  64    0x7c  1      OPC=nop                    nop                         #  64    0x7c  1      OPC=nop                  
  nop                         #  65    0x7d  1      OPC=nop                    nop                         #  65    0x7d  1      OPC=nop                  
  nop                         #  66    0x7e  1      OPC=nop                    nop                         #  66    0x7e  1      OPC=nop                  
.L_126860:                    #        0x7f  0      OPC=<label>                nop                         #  67    0x7f  1      OPC=nop                  
  movl %edx, %edx             #  67    0x7f  2      OPC=movl_r32_r32         .L_126860:                    #        0x80  0      OPC=<label>              
  movzbl (%r15,%rdx,1), %esi  #  68    0x81  5      OPC=movzbl_r32_m8          movl %edx, %edx             #  68    0x80  2      OPC=movl_r32_r32         
  addl $0x1, %edx             #  69    0x86  3      OPC=addl_r32_imm8          movzbl (%r15,%rdx,1), %esi  #  69    0x82  5      OPC=movzbl_r32_m8        
  movl %ecx, %ecx             #  70    0x89  2      OPC=movl_r32_r32           addl $0x1, %edx             #  70    0x87  3      OPC=addl_r32_imm8        
  movb %sil, (%r15,%rcx,1)    #  71    0x8b  4      OPC=movb_m8_r8             movl %ecx, %ecx             #  71    0x8a  2      OPC=movl_r32_r32         
  addl $0x1, %ecx             #  72    0x8f  3      OPC=addl_r32_imm8          movb %sil, (%r15,%rcx,1)    #  72    0x8c  4      OPC=movb_m8_r8           
  testb %sil, %sil            #  73    0x92  3      OPC=testb_r8_r8            addl $0x1, %ecx             #  73    0x90  3      OPC=addl_r32_imm8        
  jne .L_126860               #  74    0x95  6      OPC=jne_label_1            testb %sil, %sil            #  74    0x93  3      OPC=testb_r8_r8          
  nop                         #  75    0x9b  1      OPC=nop                    jne .L_126860               #  75    0x96  6      OPC=jne_label_1          
  nop                         #  76    0x9c  1      OPC=nop                    nop                         #  76    0x9c  1      OPC=nop                  
  nop                         #  77    0x9d  1      OPC=nop                    nop                         #  77    0x9d  1      OPC=nop                  
  nop                         #  78    0x9e  1      OPC=nop                    nop                         #  78    0x9e  1      OPC=nop                  
  nop                         #  79    0x9f  1      OPC=nop                    nop                         #  79    0x9f  1      OPC=nop                  
  popq %r11                   #  80    0xa0  2      OPC=popq_r64_1             popq %r11                   #  80    0xa0  2      OPC=popq_r64_1           
  andl $0xe0, %r11d           #  81    0xa2  4      OPC=andl_r32_imm8          andl $0xe0, %r11d           #  81    0xa2  4      OPC=andl_r32_imm8        
  addq %r15, %r11             #  82    0xa6  3      OPC=addq_r64_r64           addq %r15, %r11             #  82    0xa6  3      OPC=addq_r64_r64         
  jmpq %r11                   #  83    0xa9  3      OPC=jmpq_r64               jmpq %r11                   #  83    0xa9  3      OPC=jmpq_r64             
                                                                                                                                                          
.size strcpy, .-strcpy                                                       .size strcpy, .-strcpy                                                       
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (532)                                                 Lowest Known Correct Cost (532)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  nop                         #  1     0     1      OPC=nop                    nop                         #  1     0     1      OPC=nop                  
  movl %edi, %eax             #  2     0x1   2      OPC=movl_r32_r32           movl %edi, %eax             #  2     0x1   2      OPC=movl_r32_r32         
  movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32           movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32         
  nop                         #  4     0x5   1      OPC=nop                    nop                         #  4     0x5   1      OPC=nop                  
  movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64           movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64         
  movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64           movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64         
  andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8          andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8        
  jne .L_126860               #  8     0xf   6      OPC=jne_label_1            jne .L_126860               #  8     0xf   6      OPC=jne_label_1          
  nop                         #  9     0x15  1      OPC=nop                    nop                         #  9     0x15  1      OPC=nop                  
  andl %esi, %esi             #  10    0x16  2      OPC=andl_r32_r32_1         andl %esi, %esi             #  10    0x16  2      OPC=andl_r32_r32_1       
  movl (%r15,%rsi,1), %r8d    #  11    0x18  4      OPC=movl_r32_m32           movl (%r15,%rsi,1), %r8d    #  11    0x18  4      OPC=movl_r32_m32         
  orl %r8d, %esi              #  12    0x1c  3      OPC=orl_r32_r32_1          orl %r8d, %esi              #  12    0x1c  3      OPC=orl_r32_r32_1        
  nop                         #  13    0x1f  1      OPC=nop                    nop                         #  13    0x1f  1      OPC=nop                  
  nop                         #  14    0x20  1      OPC=nop                    nop                         #  14    0x20  1      OPC=nop                  
  nop                         #  15    0x21  1      OPC=nop                    nop                         #  15    0x21  1      OPC=nop                  
  nop                         #  16    0x22  1      OPC=nop                    nop                         #  16    0x22  1      OPC=nop                  
  nop                         #  17    0x23  1      OPC=nop                    nop                         #  17    0x23  1      OPC=nop                  
  nop                         #  18    0x24  1      OPC=nop                    nop                         #  18    0x24  1      OPC=nop                  
  nop                         #  19    0x25  1      OPC=nop                    nop                         #  19    0x25  1      OPC=nop                  
  nop                         #  20    0x26  1      OPC=nop                    nop                         #  20    0x26  1      OPC=nop                  
  nop                         #  21    0x27  1      OPC=nop                    nop                         #  21    0x27  1      OPC=nop                  
  nop                         #  22    0x28  1      OPC=nop                    nop                         #  22    0x28  1      OPC=nop                  
  andl %esp, %esi             #  23    0x29  2      OPC=andl_r32_r32           andl %esp, %esi             #  23    0x29  2      OPC=andl_r32_r32         
  nop                         #  24    0x2b  1      OPC=nop                    nop                         #  24    0x2b  1      OPC=nop                  
  jne .L_126860               #  25    0x2c  6      OPC=jne_label_1            jne .L_126860               #  25    0x2c  6      OPC=jne_label_1          
  nop                         #  26    0x32  1      OPC=nop                    nop                         #  26    0x32  1      OPC=nop                  
  nop                         #  27    0x33  1      OPC=nop                    nop                         #  27    0x33  1      OPC=nop                  
  nop                         #  28    0x34  1      OPC=nop                    nop                         #  28    0x34  1      OPC=nop                  
  nop                         #  29    0x35  1      OPC=nop                    nop                         #  29    0x35  1      OPC=nop                  
  nop                         #  30    0x36  1      OPC=nop                    nop                         #  30    0x36  1      OPC=nop                  
  nop                         #  31    0x37  1      OPC=nop                    nop                         #  31    0x37  1      OPC=nop                  
  nop                         #  32    0x38  1      OPC=nop                    nop                         #  32    0x38  1      OPC=nop                  
  nop                         #  33    0x39  1      OPC=nop                    nop                         #  33    0x39  1      OPC=nop                  
  nop                         #  34    0x3a  1      OPC=nop                    nop                         #  34    0x3a  1      OPC=nop                  
  nop                         #  35    0x3b  1      OPC=nop                    nop                         #  35    0x3b  1      OPC=nop                  
  nop                         #  36    0x3c  1      OPC=nop                    nop                         #  36    0x3c  1      OPC=nop                  
  nop                         #  37    0x3d  1      OPC=nop                    nop                         #  37    0x3d  1      OPC=nop                  
  nop                         #  38    0x3e  1      OPC=nop                    nop                         #  38    0x3e  1      OPC=nop                  
  nop                         #  39    0x3f  1      OPC=nop                    nop                         #  39    0x3f  1      OPC=nop                  
.L_126820:                    #        0x40  0      OPC=<label>              .L_126820:                    #        0x40  0      OPC=<label>              
  orl %edx, %edx              #  40    0x40  2      OPC=orl_r32_r32            orl %edx, %edx              #  40    0x40  2      OPC=orl_r32_r32          
  movl %ecx, %ecx             #  41    0x42  2      OPC=movl_r32_r32           movl %ecx, %ecx             #  41    0x42  2      OPC=movl_r32_r32         
  movl %r8d, (%r15,%rcx,1)    #  42    0x44  4      OPC=movl_m32_r32           movl %r8d, (%r15,%rcx,1)    #  42    0x44  4      OPC=movl_m32_r32         
  addl $0x4, %ecx             #  43    0x48  3      OPC=addl_r32_imm8          addl $0x4, %ecx             #  43    0x48  3      OPC=addl_r32_imm8        
  addl $0x4, %edx             #  44    0x4b  3      OPC=addl_r32_imm8          addl $0x4, %edx             #  44    0x4b  3      OPC=addl_r32_imm8        
  movl (%r15,%rdx,1), %r8d    #  45    0x4e  4      OPC=movl_r32_m32           movl (%r15,%rdx,1), %r8d    #  45    0x4e  4      OPC=movl_r32_m32         
  movl %r8d, %r9d             #  46    0x52  3      OPC=movl_r32_r32           movl %r8d, %r9d             #  46    0x52  3      OPC=movl_r32_r32         
  leal -0x1010101(%r8), %esi  #  47    0x55  7      OPC=leal_r32_m64           leal -0x1010101(%r8), %esi  #  47    0x55  7      OPC=leal_r32_m64         
  notl %r9d                   #  48    0x5c  3      OPC=notl_r32               notl %r9d                   #  48    0x5c  3      OPC=notl_r32             
  nop                         #  49    0x5f  1      OPC=nop                    nop                         #  49    0x5f  1      OPC=nop                  
  nop                         #  50    0x60  1      OPC=nop                    nop                         #  50    0x60  1      OPC=nop                  
  andl %esi, %r9d             #  51    0x61  3      OPC=andl_r32_r32           andl %esi, %r9d             #  51    0x61  3      OPC=andl_r32_r32         
  andl $0x80808080, %r9d      #  52    0x64  7      OPC=andl_r32_imm32         andl $0x80808080, %r9d      #  52    0x64  7      OPC=andl_r32_imm32       
  je .L_126820                #  53    0x6b  6      OPC=je_label_1             je .L_126820                #  53    0x6b  6      OPC=je_label_1           
  nop                         #  54    0x71  1      OPC=nop                    nop                         #  54    0x71  1      OPC=nop                  
  nop                         #  55    0x72  1      OPC=nop                    nop                         #  55    0x72  1      OPC=nop                  
  nop                         #  56    0x73  1      OPC=nop                    nop                         #  56    0x73  1      OPC=nop                  
  nop                         #  57    0x74  1      OPC=nop                    nop                         #  57    0x74  1      OPC=nop                  
  nop                         #  58    0x75  1      OPC=nop                    nop                         #  58    0x75  1      OPC=nop                  
  nop                         #  59    0x76  1      OPC=nop                    nop                         #  59    0x76  1      OPC=nop                  
  nop                         #  60    0x77  1      OPC=nop                    nop                         #  60    0x77  1      OPC=nop                  
  nop                         #  61    0x78  1      OPC=nop                    nop                         #  61    0x78  1      OPC=nop                  
  nop                         #  62    0x79  1      OPC=nop                    nop                         #  62    0x79  1      OPC=nop                  
  nop                         #  63    0x7a  1      OPC=nop                    nop                         #  63    0x7a  1      OPC=nop                  
  nop                         #  64    0x7b  1      OPC=nop                    nop                         #  64    0x7b  1      OPC=nop                  
  nop                         #  65    0x7c  1      OPC=nop                    nop                         #  65    0x7c  1      OPC=nop                  
  nop                         #  66    0x7d  1      OPC=nop                    nop                         #  66    0x7d  1      OPC=nop                  
  nop                         #  67    0x7e  1      OPC=nop                    nop                         #  67    0x7e  1      OPC=nop                  
  nop                         #  68    0x7f  1      OPC=nop                    nop                         #  68    0x7f  1      OPC=nop                  
.L_126860:                    #        0x80  0      OPC=<label>              .L_126860:                    #        0x80  0      OPC=<label>              
  movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32           movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32         
  movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8          movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8        
  addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8          addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8        
  movl %ecx, %ecx             #  72    0x8a  2      OPC=movl_r32_r32           movl %ecx, %ecx             #  72    0x8a  2      OPC=movl_r32_r32         
  movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8             movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8           
  addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8          addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8        
  testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8            testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8          
  jne .L_126860               #  76    0x96  6      OPC=jne_label_1            jne .L_126860               #  76    0x96  6      OPC=jne_label_1          
  nop                         #  77    0x9c  1      OPC=nop                    nop                         #  77    0x9c  1      OPC=nop                  
  nop                         #  78    0x9d  1      OPC=nop                    nop                         #  78    0x9d  1      OPC=nop                  
  nop                         #  79    0x9e  1      OPC=nop                    nop                         #  79    0x9e  1      OPC=nop                  
  nop                         #  80    0x9f  1      OPC=nop                    nop                         #  80    0x9f  1      OPC=nop                  
  nop                         #  81    0xa0  1      OPC=nop                    nop                         #  81    0xa0  1      OPC=nop                  
  popq %r11                   #  82    0xa1  2      OPC=popq_r64_1             popq %r11                   #  82    0xa1  2      OPC=popq_r64_1           
  andl $0xe0, %r11d           #  83    0xa3  4      OPC=andl_r32_imm8          andl $0xe0, %r11d           #  83    0xa3  4      OPC=andl_r32_imm8        
  addq %r15, %r11             #  84    0xa7  3      OPC=addq_r64_r64           addq %r15, %r11             #  84    0xa7  3      OPC=addq_r64_r64         
  jmpq %r11                   #  85    0xaa  3      OPC=jmpq_r64               jmpq %r11                   #  85    0xaa  3      OPC=jmpq_r64             
                                                                                                                                                          
.size strcpy, .-strcpy                                                       .size strcpy, .-strcpy                                                       
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (525)                                                 Lowest Known Correct Cost (532)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32           nop                         #  1     0     1      OPC=nop                  
  movl %esi, %edi             #  2     0x2   2      OPC=movl_r32_r32           movl %edi, %eax             #  2     0x1   2      OPC=movl_r32_r32         
  nop                         #  3     0x4   1      OPC=nop                    movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32         
  movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64           nop                         #  4     0x5   1      OPC=nop                  
  movq %rsi, %rdx             #  5     0x8   3      OPC=movq_r64_r64           movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64         
  andl $0x3, %edi             #  6     0xb   3      OPC=andl_r32_imm8          movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64         
  jne .L_126860               #  7     0xe   6      OPC=jne_label_1            andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8        
  nop                         #  8     0x14  1      OPC=nop                    jne .L_126860               #  8     0xf   6      OPC=jne_label_1          
  andl %esi, %esi             #  9     0x15  2      OPC=andl_r32_r32_1         nop                         #  9     0x15  1      OPC=nop                  
  movl (%r15,%rsi,1), %r8d    #  10    0x17  4      OPC=movl_r32_m32           andl %esi, %esi             #  10    0x16  2      OPC=andl_r32_r32_1       
  orl %r8d, %esi              #  11    0x1b  3      OPC=orl_r32_r32_1          movl (%r15,%rsi,1), %r8d    #  11    0x18  4      OPC=movl_r32_m32         
  nop                         #  12    0x1e  1      OPC=nop                    orl %r8d, %esi              #  12    0x1c  3      OPC=orl_r32_r32_1        
  nop                         #  13    0x1f  1      OPC=nop                    nop                         #  13    0x1f  1      OPC=nop                  
  nop                         #  14    0x20  1      OPC=nop                    nop                         #  14    0x20  1      OPC=nop                  
  nop                         #  15    0x21  1      OPC=nop                    nop                         #  15    0x21  1      OPC=nop                  
  nop                         #  16    0x22  1      OPC=nop                    nop                         #  16    0x22  1      OPC=nop                  
  nop                         #  17    0x23  1      OPC=nop                    nop                         #  17    0x23  1      OPC=nop                  
  nop                         #  18    0x24  1      OPC=nop                    nop                         #  18    0x24  1      OPC=nop                  
  nop                         #  19    0x25  1      OPC=nop                    nop                         #  19    0x25  1      OPC=nop                  
  nop                         #  20    0x26  1      OPC=nop                    nop                         #  20    0x26  1      OPC=nop                  
  andl %esp, %esi             #  21    0x27  2      OPC=andl_r32_r32           nop                         #  21    0x27  1      OPC=nop                  
  nop                         #  22    0x29  1      OPC=nop                    nop                         #  22    0x28  1      OPC=nop                  
  jne .L_126860               #  23    0x2a  6      OPC=jne_label_1            andl %esp, %esi             #  23    0x29  2      OPC=andl_r32_r32         
  nop                         #  24    0x30  1      OPC=nop                    nop                         #  24    0x2b  1      OPC=nop                  
  nop                         #  25    0x31  1      OPC=nop                    jne .L_126860               #  25    0x2c  6      OPC=jne_label_1          
  nop                         #  26    0x32  1      OPC=nop                    nop                         #  26    0x32  1      OPC=nop                  
  nop                         #  27    0x33  1      OPC=nop                    nop                         #  27    0x33  1      OPC=nop                  
  nopl %eax                   #  28    0x34  3      OPC=nopl_r32               nop                         #  28    0x34  1      OPC=nop                  
  nop                         #  29    0x37  1      OPC=nop                    nop                         #  29    0x35  1      OPC=nop                  
  nop                         #  30    0x38  1      OPC=nop                    nop                         #  30    0x36  1      OPC=nop                  
  nop                         #  31    0x39  1      OPC=nop                    nop                         #  31    0x37  1      OPC=nop                  
  nop                         #  32    0x3a  1      OPC=nop                    nop                         #  32    0x38  1      OPC=nop                  
  nop                         #  33    0x3b  1      OPC=nop                    nop                         #  33    0x39  1      OPC=nop                  
  nop                         #  34    0x3c  1      OPC=nop                    nop                         #  34    0x3a  1      OPC=nop                  
  nop                         #  35    0x3d  1      OPC=nop                    nop                         #  35    0x3b  1      OPC=nop                  
  nop                         #  36    0x3e  1      OPC=nop                    nop                         #  36    0x3c  1      OPC=nop                  
  nop                         #  37    0x3f  1      OPC=nop                    nop                         #  37    0x3d  1      OPC=nop                  
  nop                         #  38    0x40  1      OPC=nop                    nop                         #  38    0x3e  1      OPC=nop                  
.L_126820:                    #        0x41  0      OPC=<label>                nop                         #  39    0x3f  1      OPC=nop                  
  movl %ecx, %ecx             #  39    0x41  2      OPC=movl_r32_r32         .L_126820:                    #        0x40  0      OPC=<label>              
  movl %r8d, (%r15,%rcx,1)    #  40    0x43  4      OPC=movl_m32_r32           orl %edx, %edx              #  40    0x40  2      OPC=orl_r32_r32          
  addl $0x4, %ecx             #  41    0x47  3      OPC=addl_r32_imm8          movl %ecx, %ecx             #  41    0x42  2      OPC=movl_r32_r32         
  addl $0x4, %edx             #  42    0x4a  3      OPC=addl_r32_imm8          movl %r8d, (%r15,%rcx,1)    #  42    0x44  4      OPC=movl_m32_r32         
  movl (%r15,%rdx,1), %r8d    #  43    0x4d  4      OPC=movl_r32_m32           addl $0x4, %ecx             #  43    0x48  3      OPC=addl_r32_imm8        
  movl %r8d, %r9d             #  44    0x51  3      OPC=movl_r32_r32           addl $0x4, %edx             #  44    0x4b  3      OPC=addl_r32_imm8        
  leal -0x1010101(%r8), %esi  #  45    0x54  7      OPC=leal_r32_m64           movl (%r15,%rdx,1), %r8d    #  45    0x4e  4      OPC=movl_r32_m32         
  notl %r9d                   #  46    0x5b  3      OPC=notl_r32               movl %r8d, %r9d             #  46    0x52  3      OPC=movl_r32_r32         
  nop                         #  47    0x5e  1      OPC=nop                    leal -0x1010101(%r8), %esi  #  47    0x55  7      OPC=leal_r32_m64         
  nop                         #  48    0x5f  1      OPC=nop                    notl %r9d                   #  48    0x5c  3      OPC=notl_r32             
  andl %esi, %r9d             #  49    0x60  3      OPC=andl_r32_r32           nop                         #  49    0x5f  1      OPC=nop                  
  andl $0x80808080, %r9d      #  50    0x63  7      OPC=andl_r32_imm32         nop                         #  50    0x60  1      OPC=nop                  
  je .L_126820                #  51    0x6a  6      OPC=je_label_1             andl %esi, %r9d             #  51    0x61  3      OPC=andl_r32_r32         
  nop                         #  52    0x70  1      OPC=nop                    andl $0x80808080, %r9d      #  52    0x64  7      OPC=andl_r32_imm32       
  nop                         #  53    0x71  1      OPC=nop                    je .L_126820                #  53    0x6b  6      OPC=je_label_1           
  nop                         #  54    0x72  1      OPC=nop                    nop                         #  54    0x71  1      OPC=nop                  
  nop                         #  55    0x73  1      OPC=nop                    nop                         #  55    0x72  1      OPC=nop                  
  nop                         #  56    0x74  1      OPC=nop                    nop                         #  56    0x73  1      OPC=nop                  
  nop                         #  57    0x75  1      OPC=nop                    nop                         #  57    0x74  1      OPC=nop                  
  nop                         #  58    0x76  1      OPC=nop                    nop                         #  58    0x75  1      OPC=nop                  
  nop                         #  59    0x77  1      OPC=nop                    nop                         #  59    0x76  1      OPC=nop                  
  nop                         #  60    0x78  1      OPC=nop                    nop                         #  60    0x77  1      OPC=nop                  
  nop                         #  61    0x79  1      OPC=nop                    nop                         #  61    0x78  1      OPC=nop                  
  nop                         #  62    0x7a  1      OPC=nop                    nop                         #  62    0x79  1      OPC=nop                  
  nop                         #  63    0x7b  1      OPC=nop                    nop                         #  63    0x7a  1      OPC=nop                  
  nop                         #  64    0x7c  1      OPC=nop                    nop                         #  64    0x7b  1      OPC=nop                  
  nop                         #  65    0x7d  1      OPC=nop                    nop                         #  65    0x7c  1      OPC=nop                  
  nop                         #  66    0x7e  1      OPC=nop                    nop                         #  66    0x7d  1      OPC=nop                  
.L_126860:                    #        0x7f  0      OPC=<label>                nop                         #  67    0x7e  1      OPC=nop                  
  movl %edx, %edx             #  67    0x7f  2      OPC=movl_r32_r32           nop                         #  68    0x7f  1      OPC=nop                  
  movzbl (%r15,%rdx,1), %esi  #  68    0x81  5      OPC=movzbl_r32_m8        .L_126860:                    #        0x80  0      OPC=<label>              
  addl $0x1, %edx             #  69    0x86  3      OPC=addl_r32_imm8          movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32         
  movl %ecx, %ecx             #  70    0x89  2      OPC=movl_r32_r32           movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8        
  movb %sil, (%r15,%rcx,1)    #  71    0x8b  4      OPC=movb_m8_r8             addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8        
  addl $0x1, %ecx             #  72    0x8f  3      OPC=addl_r32_imm8          movl %ecx, %ecx             #  72    0x8a  2      OPC=movl_r32_r32         
  testb %sil, %sil            #  73    0x92  3      OPC=testb_r8_r8            movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8           
  jne .L_126860               #  74    0x95  6      OPC=jne_label_1            addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8        
  nop                         #  75    0x9b  1      OPC=nop                    testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8          
  nop                         #  76    0x9c  1      OPC=nop                    jne .L_126860               #  76    0x96  6      OPC=jne_label_1          
  nop                         #  77    0x9d  1      OPC=nop                    nop                         #  77    0x9c  1      OPC=nop                  
  nop                         #  78    0x9e  1      OPC=nop                    nop                         #  78    0x9d  1      OPC=nop                  
  nop                         #  79    0x9f  1      OPC=nop                    nop                         #  79    0x9e  1      OPC=nop                  
  nop                         #  80    0xa0  1      OPC=nop                    nop                         #  80    0x9f  1      OPC=nop                  
  popq %r11                   #  81    0xa1  2      OPC=popq_r64_1             nop                         #  81    0xa0  1      OPC=nop                  
  andl $0xe0, %r11d           #  82    0xa3  4      OPC=andl_r32_imm8          popq %r11                   #  82    0xa1  2      OPC=popq_r64_1           
  addq %r15, %r11             #  83    0xa7  3      OPC=addq_r64_r64           andl $0xe0, %r11d           #  83    0xa3  4      OPC=andl_r32_imm8        
  jmpq %r11                   #  84    0xaa  3      OPC=jmpq_r64               addq %r15, %r11             #  84    0xa7  3      OPC=addq_r64_r64         
                                                                               jmpq %r11                   #  85    0xaa  3      OPC=jmpq_r64             
.size strcpy, .-strcpy                                                                                                                                    
                                                                             .size strcpy, .-strcpy                                                       
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (524)                                                 Lowest Known Correct Cost (532)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32           nop                         #  1     0     1      OPC=nop                  
  movl %esi, %edi             #  2     0x2   2      OPC=movl_r32_r32           movl %edi, %eax             #  2     0x1   2      OPC=movl_r32_r32         
  nop                         #  3     0x4   1      OPC=nop                    movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32         
  nop                         #  4     0x5   1      OPC=nop                    nop                         #  4     0x5   1      OPC=nop                  
  movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64           movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64         
  movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64           movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64         
  andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8          andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8        
  jne .L_126860               #  8     0xf   6      OPC=jne_label_1            jne .L_126860               #  8     0xf   6      OPC=jne_label_1          
  nop                         #  9     0x15  1      OPC=nop                    nop                         #  9     0x15  1      OPC=nop                  
  andl %esi, %esi             #  10    0x16  2      OPC=andl_r32_r32_1         andl %esi, %esi             #  10    0x16  2      OPC=andl_r32_r32_1       
  movl (%r15,%rsi,1), %r8d    #  11    0x18  4      OPC=movl_r32_m32           movl (%r15,%rsi,1), %r8d    #  11    0x18  4      OPC=movl_r32_m32         
  orl %r8d, %esi              #  12    0x1c  3      OPC=orl_r32_r32_1          orl %r8d, %esi              #  12    0x1c  3      OPC=orl_r32_r32_1        
  nop                         #  13    0x1f  1      OPC=nop                    nop                         #  13    0x1f  1      OPC=nop                  
  nop                         #  14    0x20  1      OPC=nop                    nop                         #  14    0x20  1      OPC=nop                  
  nop                         #  15    0x21  1      OPC=nop                    nop                         #  15    0x21  1      OPC=nop                  
  nop                         #  16    0x22  1      OPC=nop                    nop                         #  16    0x22  1      OPC=nop                  
  nop                         #  17    0x23  1      OPC=nop                    nop                         #  17    0x23  1      OPC=nop                  
  nop                         #  18    0x24  1      OPC=nop                    nop                         #  18    0x24  1      OPC=nop                  
  nop                         #  19    0x25  1      OPC=nop                    nop                         #  19    0x25  1      OPC=nop                  
  andl %esp, %esi             #  20    0x26  2      OPC=andl_r32_r32           nop                         #  20    0x26  1      OPC=nop                  
  jne .L_126860               #  21    0x28  6      OPC=jne_label_1            nop                         #  21    0x27  1      OPC=nop                  
  nop                         #  22    0x2e  1      OPC=nop                    nop                         #  22    0x28  1      OPC=nop                  
  nop                         #  23    0x2f  1      OPC=nop                    andl %esp, %esi             #  23    0x29  2      OPC=andl_r32_r32         
  nop                         #  24    0x30  1      OPC=nop                    nop                         #  24    0x2b  1      OPC=nop                  
  nop                         #  25    0x31  1      OPC=nop                    jne .L_126860               #  25    0x2c  6      OPC=jne_label_1          
  nop                         #  26    0x32  1      OPC=nop                    nop                         #  26    0x32  1      OPC=nop                  
  nopl %eax                   #  27    0x33  3      OPC=nopl_r32               nop                         #  27    0x33  1      OPC=nop                  
  nop                         #  28    0x36  1      OPC=nop                    nop                         #  28    0x34  1      OPC=nop                  
  nop                         #  29    0x37  1      OPC=nop                    nop                         #  29    0x35  1      OPC=nop                  
  nop                         #  30    0x38  1      OPC=nop                    nop                         #  30    0x36  1      OPC=nop                  
  nop                         #  31    0x39  1      OPC=nop                    nop                         #  31    0x37  1      OPC=nop                  
  nop                         #  32    0x3a  1      OPC=nop                    nop                         #  32    0x38  1      OPC=nop                  
  nop                         #  33    0x3b  1      OPC=nop                    nop                         #  33    0x39  1      OPC=nop                  
  nop                         #  34    0x3c  1      OPC=nop                    nop                         #  34    0x3a  1      OPC=nop                  
  nop                         #  35    0x3d  1      OPC=nop                    nop                         #  35    0x3b  1      OPC=nop                  
  nop                         #  36    0x3e  1      OPC=nop                    nop                         #  36    0x3c  1      OPC=nop                  
  nop                         #  37    0x3f  1      OPC=nop                    nop                         #  37    0x3d  1      OPC=nop                  
.L_126820:                    #        0x40  0      OPC=<label>                nop                         #  38    0x3e  1      OPC=nop                  
  movl %ecx, %ecx             #  38    0x40  2      OPC=movl_r32_r32           nop                         #  39    0x3f  1      OPC=nop                  
  movl %r8d, (%r15,%rcx,1)    #  39    0x42  4      OPC=movl_m32_r32         .L_126820:                    #        0x40  0      OPC=<label>              
  addl $0x4, %ecx             #  40    0x46  3      OPC=addl_r32_imm8          orl %edx, %edx              #  40    0x40  2      OPC=orl_r32_r32          
  addl $0x4, %edx             #  41    0x49  3      OPC=addl_r32_imm8          movl %ecx, %ecx             #  41    0x42  2      OPC=movl_r32_r32         
  movl (%r15,%rdx,1), %r8d    #  42    0x4c  4      OPC=movl_r32_m32           movl %r8d, (%r15,%rcx,1)    #  42    0x44  4      OPC=movl_m32_r32         
  movl %r8d, %r9d             #  43    0x50  3      OPC=movl_r32_r32           addl $0x4, %ecx             #  43    0x48  3      OPC=addl_r32_imm8        
  leal -0x1010101(%r8), %esi  #  44    0x53  7      OPC=leal_r32_m64           addl $0x4, %edx             #  44    0x4b  3      OPC=addl_r32_imm8        
  notl %r9d                   #  45    0x5a  3      OPC=notl_r32               movl (%r15,%rdx,1), %r8d    #  45    0x4e  4      OPC=movl_r32_m32         
  nop                         #  46    0x5d  1      OPC=nop                    movl %r8d, %r9d             #  46    0x52  3      OPC=movl_r32_r32         
  nop                         #  47    0x5e  1      OPC=nop                    leal -0x1010101(%r8), %esi  #  47    0x55  7      OPC=leal_r32_m64         
  andl %esi, %r9d             #  48    0x5f  3      OPC=andl_r32_r32           notl %r9d                   #  48    0x5c  3      OPC=notl_r32             
  andl $0x80808080, %r9d      #  49    0x62  7      OPC=andl_r32_imm32         nop                         #  49    0x5f  1      OPC=nop                  
  je .L_126820                #  50    0x69  6      OPC=je_label_1             nop                         #  50    0x60  1      OPC=nop                  
  nop                         #  51    0x6f  1      OPC=nop                    andl %esi, %r9d             #  51    0x61  3      OPC=andl_r32_r32         
  nop                         #  52    0x70  1      OPC=nop                    andl $0x80808080, %r9d      #  52    0x64  7      OPC=andl_r32_imm32       
  nop                         #  53    0x71  1      OPC=nop                    je .L_126820                #  53    0x6b  6      OPC=je_label_1           
  nop                         #  54    0x72  1      OPC=nop                    nop                         #  54    0x71  1      OPC=nop                  
  nop                         #  55    0x73  1      OPC=nop                    nop                         #  55    0x72  1      OPC=nop                  
  nop                         #  56    0x74  1      OPC=nop                    nop                         #  56    0x73  1      OPC=nop                  
  nop                         #  57    0x75  1      OPC=nop                    nop                         #  57    0x74  1      OPC=nop                  
  nop                         #  58    0x76  1      OPC=nop                    nop                         #  58    0x75  1      OPC=nop                  
  nop                         #  59    0x77  1      OPC=nop                    nop                         #  59    0x76  1      OPC=nop                  
  nop                         #  60    0x78  1      OPC=nop                    nop                         #  60    0x77  1      OPC=nop                  
  nop                         #  61    0x79  1      OPC=nop                    nop                         #  61    0x78  1      OPC=nop                  
  nop                         #  62    0x7a  1      OPC=nop                    nop                         #  62    0x79  1      OPC=nop                  
  nop                         #  63    0x7b  1      OPC=nop                    nop                         #  63    0x7a  1      OPC=nop                  
  nop                         #  64    0x7c  1      OPC=nop                    nop                         #  64    0x7b  1      OPC=nop                  
  nop                         #  65    0x7d  1      OPC=nop                    nop                         #  65    0x7c  1      OPC=nop                  
.L_126860:                    #        0x7e  0      OPC=<label>                nop                         #  66    0x7d  1      OPC=nop                  
  movl %edx, %edx             #  66    0x7e  2      OPC=movl_r32_r32           nop                         #  67    0x7e  1      OPC=nop                  
  movzbl (%r15,%rdx,1), %esi  #  67    0x80  5      OPC=movzbl_r32_m8          nop                         #  68    0x7f  1      OPC=nop                  
  addl $0x1, %edx             #  68    0x85  3      OPC=addl_r32_imm8        .L_126860:                    #        0x80  0      OPC=<label>              
  movl %ecx, %ecx             #  69    0x88  2      OPC=movl_r32_r32           movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32         
  movb %sil, (%r15,%rcx,1)    #  70    0x8a  4      OPC=movb_m8_r8             movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8        
  addl $0x1, %ecx             #  71    0x8e  3      OPC=addl_r32_imm8          addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8        
  testb %sil, %sil            #  72    0x91  3      OPC=testb_r8_r8            movl %ecx, %ecx             #  72    0x8a  2      OPC=movl_r32_r32         
  jne .L_126860               #  73    0x94  6      OPC=jne_label_1            movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8           
  nop                         #  74    0x9a  1      OPC=nop                    addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8        
  nop                         #  75    0x9b  1      OPC=nop                    testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8          
  nop                         #  76    0x9c  1      OPC=nop                    jne .L_126860               #  76    0x96  6      OPC=jne_label_1          
  nop                         #  77    0x9d  1      OPC=nop                    nop                         #  77    0x9c  1      OPC=nop                  
  nop                         #  78    0x9e  1      OPC=nop                    nop                         #  78    0x9d  1      OPC=nop                  
  popq %r11                   #  79    0x9f  2      OPC=popq_r64_1             nop                         #  79    0x9e  1      OPC=nop                  
  andl $0xe0, %r11d           #  80    0xa1  4      OPC=andl_r32_imm8          nop                         #  80    0x9f  1      OPC=nop                  
  addq %r15, %r11             #  81    0xa5  3      OPC=addq_r64_r64           nop                         #  81    0xa0  1      OPC=nop                  
  jmpq %r11                   #  82    0xa8  3      OPC=jmpq_r64               popq %r11                   #  82    0xa1  2      OPC=popq_r64_1           
                                                                               andl $0xe0, %r11d           #  83    0xa3  4      OPC=andl_r32_imm8        
.size strcpy, .-strcpy                                                         addq %r15, %r11             #  84    0xa7  3      OPC=addq_r64_r64         
                                                                               jmpq %r11                   #  85    0xaa  3      OPC=jmpq_r64             
                                                                                                                                                          
                                                                             .size strcpy, .-strcpy                                                       
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (523)                                                 Lowest Known Correct Cost (532)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32           nop                         #  1     0     1      OPC=nop                  
  movl %esi, %edi             #  2     0x2   2      OPC=movl_r32_r32           movl %edi, %eax             #  2     0x1   2      OPC=movl_r32_r32         
  nop                         #  3     0x4   1      OPC=nop                    movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32         
  nop                         #  4     0x5   1      OPC=nop                    nop                         #  4     0x5   1      OPC=nop                  
  movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64           movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64         
  movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64           movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64         
  andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8          andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8        
  jne .L_126860               #  8     0xf   6      OPC=jne_label_1            jne .L_126860               #  8     0xf   6      OPC=jne_label_1          
  nop                         #  9     0x15  1      OPC=nop                    nop                         #  9     0x15  1      OPC=nop                  
  nop                         #  10    0x16  1      OPC=nop                    andl %esi, %esi             #  10    0x16  2      OPC=andl_r32_r32_1       
  andl %esi, %esi             #  11    0x17  2      OPC=andl_r32_r32_1         movl (%r15,%rsi,1), %r8d    #  11    0x18  4      OPC=movl_r32_m32         
  movl (%r15,%rsi,1), %r8d    #  12    0x19  4      OPC=movl_r32_m32           orl %r8d, %esi              #  12    0x1c  3      OPC=orl_r32_r32_1        
  orl %r8d, %esi              #  13    0x1d  3      OPC=orl_r32_r32_1          nop                         #  13    0x1f  1      OPC=nop                  
  nop                         #  14    0x20  1      OPC=nop                    nop                         #  14    0x20  1      OPC=nop                  
  nop                         #  15    0x21  1      OPC=nop                    nop                         #  15    0x21  1      OPC=nop                  
  nop                         #  16    0x22  1      OPC=nop                    nop                         #  16    0x22  1      OPC=nop                  
  nop                         #  17    0x23  1      OPC=nop                    nop                         #  17    0x23  1      OPC=nop                  
  nop                         #  18    0x24  1      OPC=nop                    nop                         #  18    0x24  1      OPC=nop                  
  nop                         #  19    0x25  1      OPC=nop                    nop                         #  19    0x25  1      OPC=nop                  
  andl %esp, %esi             #  20    0x26  2      OPC=andl_r32_r32           nop                         #  20    0x26  1      OPC=nop                  
  jne .L_126860               #  21    0x28  6      OPC=jne_label_1            nop                         #  21    0x27  1      OPC=nop                  
  nop                         #  22    0x2e  1      OPC=nop                    nop                         #  22    0x28  1      OPC=nop                  
  nop                         #  23    0x2f  1      OPC=nop                    andl %esp, %esi             #  23    0x29  2      OPC=andl_r32_r32         
  nop                         #  24    0x30  1      OPC=nop                    nop                         #  24    0x2b  1      OPC=nop                  
  nop                         #  25    0x31  1      OPC=nop                    jne .L_126860               #  25    0x2c  6      OPC=jne_label_1          
  nop                         #  26    0x32  1      OPC=nop                    nop                         #  26    0x32  1      OPC=nop                  
  nopl %eax                   #  27    0x33  3      OPC=nopl_r32               nop                         #  27    0x33  1      OPC=nop                  
  nop                         #  28    0x36  1      OPC=nop                    nop                         #  28    0x34  1      OPC=nop                  
  nop                         #  29    0x37  1      OPC=nop                    nop                         #  29    0x35  1      OPC=nop                  
  nop                         #  30    0x38  1      OPC=nop                    nop                         #  30    0x36  1      OPC=nop                  
  nop                         #  31    0x39  1      OPC=nop                    nop                         #  31    0x37  1      OPC=nop                  
  nop                         #  32    0x3a  1      OPC=nop                    nop                         #  32    0x38  1      OPC=nop                  
  nop                         #  33    0x3b  1      OPC=nop                    nop                         #  33    0x39  1      OPC=nop                  
  nop                         #  34    0x3c  1      OPC=nop                    nop                         #  34    0x3a  1      OPC=nop                  
  nop                         #  35    0x3d  1      OPC=nop                    nop                         #  35    0x3b  1      OPC=nop                  
  nop                         #  36    0x3e  1      OPC=nop                    nop                         #  36    0x3c  1      OPC=nop                  
.L_126820:                    #        0x3f  0      OPC=<label>                nop                         #  37    0x3d  1      OPC=nop                  
  movl %ecx, %ecx             #  37    0x3f  2      OPC=movl_r32_r32           nop                         #  38    0x3e  1      OPC=nop                  
  movl %r8d, (%r15,%rcx,1)    #  38    0x41  4      OPC=movl_m32_r32           nop                         #  39    0x3f  1      OPC=nop                  
  addl $0x4, %ecx             #  39    0x45  3      OPC=addl_r32_imm8        .L_126820:                    #        0x40  0      OPC=<label>              
  addl $0x4, %edx             #  40    0x48  3      OPC=addl_r32_imm8          orl %edx, %edx              #  40    0x40  2      OPC=orl_r32_r32          
  movl (%r15,%rdx,1), %r8d    #  41    0x4b  4      OPC=movl_r32_m32           movl %ecx, %ecx             #  41    0x42  2      OPC=movl_r32_r32         
  movl %r8d, %r9d             #  42    0x4f  3      OPC=movl_r32_r32           movl %r8d, (%r15,%rcx,1)    #  42    0x44  4      OPC=movl_m32_r32         
  leal -0x1010101(%r8), %esi  #  43    0x52  7      OPC=leal_r32_m64           addl $0x4, %ecx             #  43    0x48  3      OPC=addl_r32_imm8        
  notl %r9d                   #  44    0x59  3      OPC=notl_r32               addl $0x4, %edx             #  44    0x4b  3      OPC=addl_r32_imm8        
  nop                         #  45    0x5c  1      OPC=nop                    movl (%r15,%rdx,1), %r8d    #  45    0x4e  4      OPC=movl_r32_m32         
  nop                         #  46    0x5d  1      OPC=nop                    movl %r8d, %r9d             #  46    0x52  3      OPC=movl_r32_r32         
  nop                         #  47    0x5e  1      OPC=nop                    leal -0x1010101(%r8), %esi  #  47    0x55  7      OPC=leal_r32_m64         
  andl %esi, %r9d             #  48    0x5f  3      OPC=andl_r32_r32           notl %r9d                   #  48    0x5c  3      OPC=notl_r32             
  andl $0x80808080, %r9d      #  49    0x62  7      OPC=andl_r32_imm32         nop                         #  49    0x5f  1      OPC=nop                  
  je .L_126820                #  50    0x69  6      OPC=je_label_1             nop                         #  50    0x60  1      OPC=nop                  
  nop                         #  51    0x6f  1      OPC=nop                    andl %esi, %r9d             #  51    0x61  3      OPC=andl_r32_r32         
  nop                         #  52    0x70  1      OPC=nop                    andl $0x80808080, %r9d      #  52    0x64  7      OPC=andl_r32_imm32       
  nop                         #  53    0x71  1      OPC=nop                    je .L_126820                #  53    0x6b  6      OPC=je_label_1           
  nop                         #  54    0x72  1      OPC=nop                    nop                         #  54    0x71  1      OPC=nop                  
  nop                         #  55    0x73  1      OPC=nop                    nop                         #  55    0x72  1      OPC=nop                  
  nop                         #  56    0x74  1      OPC=nop                    nop                         #  56    0x73  1      OPC=nop                  
  nop                         #  57    0x75  1      OPC=nop                    nop                         #  57    0x74  1      OPC=nop                  
  nop                         #  58    0x76  1      OPC=nop                    nop                         #  58    0x75  1      OPC=nop                  
  nop                         #  59    0x77  1      OPC=nop                    nop                         #  59    0x76  1      OPC=nop                  
  nop                         #  60    0x78  1      OPC=nop                    nop                         #  60    0x77  1      OPC=nop                  
  nop                         #  61    0x79  1      OPC=nop                    nop                         #  61    0x78  1      OPC=nop                  
  nop                         #  62    0x7a  1      OPC=nop                    nop                         #  62    0x79  1      OPC=nop                  
  nop                         #  63    0x7b  1      OPC=nop                    nop                         #  63    0x7a  1      OPC=nop                  
  nop                         #  64    0x7c  1      OPC=nop                    nop                         #  64    0x7b  1      OPC=nop                  
  nop                         #  65    0x7d  1      OPC=nop                    nop                         #  65    0x7c  1      OPC=nop                  
  nop                         #  66    0x7e  1      OPC=nop                    nop                         #  66    0x7d  1      OPC=nop                  
.L_126860:                    #        0x7f  0      OPC=<label>                nop                         #  67    0x7e  1      OPC=nop                  
  movl %edx, %edx             #  67    0x7f  2      OPC=movl_r32_r32           nop                         #  68    0x7f  1      OPC=nop                  
  movzbl (%r15,%rdx,1), %esi  #  68    0x81  5      OPC=movzbl_r32_m8        .L_126860:                    #        0x80  0      OPC=<label>              
  addl $0x1, %edx             #  69    0x86  3      OPC=addl_r32_imm8          movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32         
  movl %ecx, %ecx             #  70    0x89  2      OPC=movl_r32_r32           movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8        
  movb %sil, (%r15,%rcx,1)    #  71    0x8b  4      OPC=movb_m8_r8             addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8        
  addl $0x1, %ecx             #  72    0x8f  3      OPC=addl_r32_imm8          movl %ecx, %ecx             #  72    0x8a  2      OPC=movl_r32_r32         
  testb %sil, %sil            #  73    0x92  3      OPC=testb_r8_r8            movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8           
  jne .L_126860               #  74    0x95  6      OPC=jne_label_1            addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8        
  nop                         #  75    0x9b  1      OPC=nop                    testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8          
  nop                         #  76    0x9c  1      OPC=nop                    jne .L_126860               #  76    0x96  6      OPC=jne_label_1          
  nop                         #  77    0x9d  1      OPC=nop                    nop                         #  77    0x9c  1      OPC=nop                  
  nop                         #  78    0x9e  1      OPC=nop                    nop                         #  78    0x9d  1      OPC=nop                  
  nop                         #  79    0x9f  1      OPC=nop                    nop                         #  79    0x9e  1      OPC=nop                  
  nop                         #  80    0xa0  1      OPC=nop                    nop                         #  80    0x9f  1      OPC=nop                  
  nop                         #  81    0xa1  1      OPC=nop                    nop                         #  81    0xa0  1      OPC=nop                  
  popq %r11                   #  82    0xa2  2      OPC=popq_r64_1             popq %r11                   #  82    0xa1  2      OPC=popq_r64_1           
  andl $0xe0, %r11d           #  83    0xa4  4      OPC=andl_r32_imm8          andl $0xe0, %r11d           #  83    0xa3  4      OPC=andl_r32_imm8        
  addq %r15, %r11             #  84    0xa8  3      OPC=addq_r64_r64           addq %r15, %r11             #  84    0xa7  3      OPC=addq_r64_r64         
  jmpq %r11                   #  85    0xab  3      OPC=jmpq_r64               jmpq %r11                   #  85    0xaa  3      OPC=jmpq_r64             
                                                                                                                                                          
.size strcpy, .-strcpy                                                       .size strcpy, .-strcpy                                                       
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (522)                                                 Lowest Known Correct Cost (522)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32           movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32         
  movl %esi, %edi             #  2     0x2   2      OPC=movl_r32_r32           movl %esi, %edi             #  2     0x2   2      OPC=movl_r32_r32         
  nop                         #  3     0x4   1      OPC=nop                    nop                         #  3     0x4   1      OPC=nop                  
  nop                         #  4     0x5   1      OPC=nop                    nop                         #  4     0x5   1      OPC=nop                  
  movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64           movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64         
  movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64           movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64         
  andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8          andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8        
  jne .L_126860               #  8     0xf   6      OPC=jne_label_1            jne .L_126860               #  8     0xf   6      OPC=jne_label_1          
  nop                         #  9     0x15  1      OPC=nop                    nop                         #  9     0x15  1      OPC=nop                  
  nop                         #  10    0x16  1      OPC=nop                    nop                         #  10    0x16  1      OPC=nop                  
  andl %esi, %esi             #  11    0x17  2      OPC=andl_r32_r32_1         andl %esi, %esi             #  11    0x17  2      OPC=andl_r32_r32_1       
  movl (%r15,%rsi,1), %r8d    #  12    0x19  4      OPC=movl_r32_m32           movl (%r15,%rsi,1), %r8d    #  12    0x19  4      OPC=movl_r32_m32         
  orl %r8d, %esi              #  13    0x1d  3      OPC=orl_r32_r32_1          orl %r8d, %esi              #  13    0x1d  3      OPC=orl_r32_r32_1        
  nop                         #  14    0x20  1      OPC=nop                    nop                         #  14    0x20  1      OPC=nop                  
  nop                         #  15    0x21  1      OPC=nop                    nop                         #  15    0x21  1      OPC=nop                  
  nop                         #  16    0x22  1      OPC=nop                    nop                         #  16    0x22  1      OPC=nop                  
  nop                         #  17    0x23  1      OPC=nop                    nop                         #  17    0x23  1      OPC=nop                  
  nop                         #  18    0x24  1      OPC=nop                    nop                         #  18    0x24  1      OPC=nop                  
  nop                         #  19    0x25  1      OPC=nop                    nop                         #  19    0x25  1      OPC=nop                  
  nop                         #  20    0x26  1      OPC=nop                    nop                         #  20    0x26  1      OPC=nop                  
  andl %esp, %esi             #  21    0x27  2      OPC=andl_r32_r32           andl %esp, %esi             #  21    0x27  2      OPC=andl_r32_r32         
  jne .L_126860               #  22    0x29  6      OPC=jne_label_1            jne .L_126860               #  22    0x29  6      OPC=jne_label_1          
  nop                         #  23    0x2f  1      OPC=nop                    nop                         #  23    0x2f  1      OPC=nop                  
  nop                         #  24    0x30  1      OPC=nop                    nop                         #  24    0x30  1      OPC=nop                  
  nop                         #  25    0x31  1      OPC=nop                    nop                         #  25    0x31  1      OPC=nop                  
  nop                         #  26    0x32  1      OPC=nop                    nop                         #  26    0x32  1      OPC=nop                  
  nop                         #  27    0x33  1      OPC=nop                    nop                         #  27    0x33  1      OPC=nop                  
  nopl %eax                   #  28    0x34  3      OPC=nopl_r32               nopl %eax                   #  28    0x34  3      OPC=nopl_r32             
  nop                         #  29    0x37  1      OPC=nop                    nop                         #  29    0x37  1      OPC=nop                  
  nop                         #  30    0x38  1      OPC=nop                    nop                         #  30    0x38  1      OPC=nop                  
  nop                         #  31    0x39  1      OPC=nop                    nop                         #  31    0x39  1      OPC=nop                  
  nop                         #  32    0x3a  1      OPC=nop                    nop                         #  32    0x3a  1      OPC=nop                  
  nop                         #  33    0x3b  1      OPC=nop                    nop                         #  33    0x3b  1      OPC=nop                  
  nop                         #  34    0x3c  1      OPC=nop                    nop                         #  34    0x3c  1      OPC=nop                  
  nop                         #  35    0x3d  1      OPC=nop                    nop                         #  35    0x3d  1      OPC=nop                  
  nop                         #  36    0x3e  1      OPC=nop                    nop                         #  36    0x3e  1      OPC=nop                  
  nop                         #  37    0x3f  1      OPC=nop                    nop                         #  37    0x3f  1      OPC=nop                  
.L_126820:                    #        0x40  0      OPC=<label>              .L_126820:                    #        0x40  0      OPC=<label>              
  movl %ecx, %ecx             #  38    0x40  2      OPC=movl_r32_r32           movl %ecx, %ecx             #  38    0x40  2      OPC=movl_r32_r32         
  movl %r8d, (%r15,%rcx,1)    #  39    0x42  4      OPC=movl_m32_r32           movl %r8d, (%r15,%rcx,1)    #  39    0x42  4      OPC=movl_m32_r32         
  addl $0x4, %ecx             #  40    0x46  3      OPC=addl_r32_imm8          addl $0x4, %ecx             #  40    0x46  3      OPC=addl_r32_imm8        
  addl $0x4, %edx             #  41    0x49  3      OPC=addl_r32_imm8          addl $0x4, %edx             #  41    0x49  3      OPC=addl_r32_imm8        
  movl (%r15,%rdx,1), %r8d    #  42    0x4c  4      OPC=movl_r32_m32           movl (%r15,%rdx,1), %r8d    #  42    0x4c  4      OPC=movl_r32_m32         
  movl %r8d, %r9d             #  43    0x50  3      OPC=movl_r32_r32           movl %r8d, %r9d             #  43    0x50  3      OPC=movl_r32_r32         
  leal -0x1010101(%r8), %esi  #  44    0x53  7      OPC=leal_r32_m64           leal -0x1010101(%r8), %esi  #  44    0x53  7      OPC=leal_r32_m64         
  notl %r9d                   #  45    0x5a  3      OPC=notl_r32               notl %r9d                   #  45    0x5a  3      OPC=notl_r32             
  nop                         #  46    0x5d  1      OPC=nop                    nop                         #  46    0x5d  1      OPC=nop                  
  nop                         #  47    0x5e  1      OPC=nop                    nop                         #  47    0x5e  1      OPC=nop                  
  nop                         #  48    0x5f  1      OPC=nop                    nop                         #  48    0x5f  1      OPC=nop                  
  andl %esi, %r9d             #  49    0x60  3      OPC=andl_r32_r32           andl %esi, %r9d             #  49    0x60  3      OPC=andl_r32_r32         
  andl $0x80808080, %r9d      #  50    0x63  7      OPC=andl_r32_imm32         andl $0x80808080, %r9d      #  50    0x63  7      OPC=andl_r32_imm32       
  je .L_126820                #  51    0x6a  6      OPC=je_label_1             je .L_126820                #  51    0x6a  6      OPC=je_label_1           
  nop                         #  52    0x70  1      OPC=nop                    nop                         #  52    0x70  1      OPC=nop                  
  nop                         #  53    0x71  1      OPC=nop                    nop                         #  53    0x71  1      OPC=nop                  
  nop                         #  54    0x72  1      OPC=nop                    nop                         #  54    0x72  1      OPC=nop                  
  nop                         #  55    0x73  1      OPC=nop                    nop                         #  55    0x73  1      OPC=nop                  
  nop                         #  56    0x74  1      OPC=nop                    nop                         #  56    0x74  1      OPC=nop                  
  nop                         #  57    0x75  1      OPC=nop                    nop                         #  57    0x75  1      OPC=nop                  
  nop                         #  58    0x76  1      OPC=nop                    nop                         #  58    0x76  1      OPC=nop                  
  nop                         #  59    0x77  1      OPC=nop                    nop                         #  59    0x77  1      OPC=nop                  
  nop                         #  60    0x78  1      OPC=nop                    nop                         #  60    0x78  1      OPC=nop                  
  nop                         #  61    0x79  1      OPC=nop                    nop                         #  61    0x79  1      OPC=nop                  
  nop                         #  62    0x7a  1      OPC=nop                    nop                         #  62    0x7a  1      OPC=nop                  
  nop                         #  63    0x7b  1      OPC=nop                    nop                         #  63    0x7b  1      OPC=nop                  
  nop                         #  64    0x7c  1      OPC=nop                    nop                         #  64    0x7c  1      OPC=nop                  
  nop                         #  65    0x7d  1      OPC=nop                    nop                         #  65    0x7d  1      OPC=nop                  
  nop                         #  66    0x7e  1      OPC=nop                    nop                         #  66    0x7e  1      OPC=nop                  
  nop                         #  67    0x7f  1      OPC=nop                    nop                         #  67    0x7f  1      OPC=nop                  
.L_126860:                    #        0x80  0      OPC=<label>              .L_126860:                    #        0x80  0      OPC=<label>              
  movl %edx, %edx             #  68    0x80  2      OPC=movl_r32_r32           movl %edx, %edx             #  68    0x80  2      OPC=movl_r32_r32         
  movzbl (%r15,%rdx,1), %esi  #  69    0x82  5      OPC=movzbl_r32_m8          movzbl (%r15,%rdx,1), %esi  #  69    0x82  5      OPC=movzbl_r32_m8        
  addl $0x1, %edx             #  70    0x87  3      OPC=addl_r32_imm8          addl $0x1, %edx             #  70    0x87  3      OPC=addl_r32_imm8        
  movl %ecx, %ecx             #  71    0x8a  2      OPC=movl_r32_r32           movl %ecx, %ecx             #  71    0x8a  2      OPC=movl_r32_r32         
  movb %sil, (%r15,%rcx,1)    #  72    0x8c  4      OPC=movb_m8_r8             movb %sil, (%r15,%rcx,1)    #  72    0x8c  4      OPC=movb_m8_r8           
  addl $0x1, %ecx             #  73    0x90  3      OPC=addl_r32_imm8          addl $0x1, %ecx             #  73    0x90  3      OPC=addl_r32_imm8        
  testb %sil, %sil            #  74    0x93  3      OPC=testb_r8_r8            testb %sil, %sil            #  74    0x93  3      OPC=testb_r8_r8          
  jne .L_126860               #  75    0x96  6      OPC=jne_label_1            jne .L_126860               #  75    0x96  6      OPC=jne_label_1          
  nop                         #  76    0x9c  1      OPC=nop                    nop                         #  76    0x9c  1      OPC=nop                  
  nop                         #  77    0x9d  1      OPC=nop                    nop                         #  77    0x9d  1      OPC=nop                  
  nop                         #  78    0x9e  1      OPC=nop                    nop                         #  78    0x9e  1      OPC=nop                  
  nop                         #  79    0x9f  1      OPC=nop                    nop                         #  79    0x9f  1      OPC=nop                  
  nop                         #  80    0xa0  1      OPC=nop                    nop                         #  80    0xa0  1      OPC=nop                  
  nop                         #  81    0xa1  1      OPC=nop                    nop                         #  81    0xa1  1      OPC=nop                  
  popq %r11                   #  82    0xa2  2      OPC=popq_r64_1             popq %r11                   #  82    0xa2  2      OPC=popq_r64_1           
  andl $0xe0, %r11d           #  83    0xa4  4      OPC=andl_r32_imm8          andl $0xe0, %r11d           #  83    0xa4  4      OPC=andl_r32_imm8        
  addq %r15, %r11             #  84    0xa8  3      OPC=addq_r64_r64           addq %r15, %r11             #  84    0xa8  3      OPC=addq_r64_r64         
  jmpq %r11                   #  85    0xab  3      OPC=jmpq_r64               jmpq %r11                   #  85    0xab  3      OPC=jmpq_r64             
                                                                                                                                                          
.size strcpy, .-strcpy                                                       .size strcpy, .-strcpy                                                       
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (458)                                                 Lowest Known Correct Cost (522)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32           movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32         
  nop                         #  2     0x2   1      OPC=nop                    movl %esi, %edi             #  2     0x2   2      OPC=movl_r32_r32         
  movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32_1         nop                         #  3     0x4   1      OPC=nop                  
  movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64           nop                         #  4     0x5   1      OPC=nop                  
  nop                         #  5     0x8   1      OPC=nop                    movq %rax, %rcx             #  5     0x6   3      OPC=movq_r64_r64         
  nop                         #  6     0x9   1      OPC=nop                    movq %rsi, %rdx             #  6     0x9   3      OPC=movq_r64_r64         
  nop                         #  7     0xa   1      OPC=nop                    andl $0x3, %edi             #  7     0xc   3      OPC=andl_r32_imm8        
  nop                         #  8     0xb   1      OPC=nop                    jne .L_126860               #  8     0xf   6      OPC=jne_label_1          
  movl %esi, %edx             #  9     0xc   2      OPC=movl_r32_r32_1         nop                         #  9     0x15  1      OPC=nop                  
  andl $0x2, %edi             #  10    0xe   3      OPC=andl_r32_imm8          nop                         #  10    0x16  1      OPC=nop                  
  nop                         #  11    0x11  1      OPC=nop                    andl %esi, %esi             #  11    0x17  2      OPC=andl_r32_r32_1       
  jne .L_126860               #  12    0x12  6      OPC=jne_label_1            movl (%r15,%rsi,1), %r8d    #  12    0x19  4      OPC=movl_r32_m32         
  andl %esi, %esi             #  13    0x18  2      OPC=andl_r32_r32_1         orl %r8d, %esi              #  13    0x1d  3      OPC=orl_r32_r32_1        
  movl (%r15,%rsi,1), %r8d    #  14    0x1a  4      OPC=movl_r32_m32           nop                         #  14    0x20  1      OPC=nop                  
  nop                         #  15    0x1e  1      OPC=nop                    nop                         #  15    0x21  1      OPC=nop                  
  nop                         #  16    0x1f  1      OPC=nop                    nop                         #  16    0x22  1      OPC=nop                  
  nop                         #  17    0x20  1      OPC=nop                    nop                         #  17    0x23  1      OPC=nop                  
  nop                         #  18    0x21  1      OPC=nop                    nop                         #  18    0x24  1      OPC=nop                  
  nop                         #  19    0x22  1      OPC=nop                    nop                         #  19    0x25  1      OPC=nop                  
  nop                         #  20    0x23  1      OPC=nop                    nop                         #  20    0x26  1      OPC=nop                  
  nop                         #  21    0x24  1      OPC=nop                    andl %esp, %esi             #  21    0x27  2      OPC=andl_r32_r32         
  nop                         #  22    0x25  1      OPC=nop                    jne .L_126860               #  22    0x29  6      OPC=jne_label_1          
  nop                         #  23    0x26  1      OPC=nop                    nop                         #  23    0x2f  1      OPC=nop                  
  nop                         #  24    0x27  1      OPC=nop                    nop                         #  24    0x30  1      OPC=nop                  
  nop                         #  25    0x28  1      OPC=nop                    nop                         #  25    0x31  1      OPC=nop                  
  nop                         #  26    0x29  1      OPC=nop                    nop                         #  26    0x32  1      OPC=nop                  
  nop                         #  27    0x2a  1      OPC=nop                    nop                         #  27    0x33  1      OPC=nop                  
  nop                         #  28    0x2b  1      OPC=nop                    nopl %eax                   #  28    0x34  3      OPC=nopl_r32             
  nop                         #  29    0x2c  1      OPC=nop                    nop                         #  29    0x37  1      OPC=nop                  
  movl %esp, %esi             #  30    0x2d  2      OPC=movl_r32_r32           nop                         #  30    0x38  1      OPC=nop                  
  nop                         #  31    0x2f  1      OPC=nop                    nop                         #  31    0x39  1      OPC=nop                  
  andl %esp, %esi             #  32    0x30  2      OPC=andl_r32_r32_1         nop                         #  32    0x3a  1      OPC=nop                  
  jne .L_126860               #  33    0x32  6      OPC=jne_label_1            nop                         #  33    0x3b  1      OPC=nop                  
  nop                         #  34    0x38  1      OPC=nop                    nop                         #  34    0x3c  1      OPC=nop                  
  nop                         #  35    0x39  1      OPC=nop                    nop                         #  35    0x3d  1      OPC=nop                  
  nop                         #  36    0x3a  1      OPC=nop                    nop                         #  36    0x3e  1      OPC=nop                  
  nop                         #  37    0x3b  1      OPC=nop                    nop                         #  37    0x3f  1      OPC=nop                  
  nop                         #  38    0x3c  1      OPC=nop                  .L_126820:                    #        0x40  0      OPC=<label>              
  movzwq %si, %r9             #  39    0x3d  4      OPC=movzwq_r64_r16         movl %ecx, %ecx             #  38    0x40  2      OPC=movl_r32_r32         
.L_126820:                    #        0x41  0      OPC=<label>                movl %r8d, (%r15,%rcx,1)    #  39    0x42  4      OPC=movl_m32_r32         
  orl %ecx, %ecx              #  40    0x41  2      OPC=orl_r32_r32_1          addl $0x4, %ecx             #  40    0x46  3      OPC=addl_r32_imm8        
  movl %r8d, (%r15,%rcx,1)    #  41    0x43  4      OPC=movl_m32_r32           addl $0x4, %edx             #  41    0x49  3      OPC=addl_r32_imm8        
  addl $0x4, %edx             #  42    0x47  3      OPC=addl_r32_imm8          movl (%r15,%rdx,1), %r8d    #  42    0x4c  4      OPC=movl_r32_m32         
  movl (%r15,%rdx,1), %r8d    #  43    0x4a  4      OPC=movl_r32_m32           movl %r8d, %r9d             #  43    0x50  3      OPC=movl_r32_r32         
  addl $0x4, %ecx             #  44    0x4e  3      OPC=addl_r32_imm8          leal -0x1010101(%r8), %esi  #  44    0x53  7      OPC=leal_r32_m64         
  orl %r8d, %r9d              #  45    0x51  3      OPC=orl_r32_r32_1          notl %r9d                   #  45    0x5a  3      OPC=notl_r32             
  leal -0x1010101(%r8), %esi  #  46    0x54  7      OPC=leal_r32_m64           nop                         #  46    0x5d  1      OPC=nop                  
  notq %r9                    #  47    0x5b  3      OPC=notq_r64               nop                         #  47    0x5e  1      OPC=nop                  
  nop                         #  48    0x5e  1      OPC=nop                    nop                         #  48    0x5f  1      OPC=nop                  
  nop                         #  49    0x5f  1      OPC=nop                    andl %esi, %r9d             #  49    0x60  3      OPC=andl_r32_r32         
  nop                         #  50    0x60  1      OPC=nop                    andl $0x80808080, %r9d      #  50    0x63  7      OPC=andl_r32_imm32       
  nop                         #  51    0x61  1      OPC=nop                    je .L_126820                #  51    0x6a  6      OPC=je_label_1           
  nop                         #  52    0x62  1      OPC=nop                    nop                         #  52    0x70  1      OPC=nop                  
  andl $0x80808080, %r9d      #  53    0x63  7      OPC=andl_r32_imm32         nop                         #  53    0x71  1      OPC=nop                  
  andl %esi, %r9d             #  54    0x6a  3      OPC=andl_r32_r32           nop                         #  54    0x72  1      OPC=nop                  
  je .L_126820                #  55    0x6d  6      OPC=je_label_1             nop                         #  55    0x73  1      OPC=nop                  
  nop                         #  56    0x73  1      OPC=nop                    nop                         #  56    0x74  1      OPC=nop                  
  nop                         #  57    0x74  1      OPC=nop                    nop                         #  57    0x75  1      OPC=nop                  
  nop                         #  58    0x75  1      OPC=nop                    nop                         #  58    0x76  1      OPC=nop                  
  nop                         #  59    0x76  1      OPC=nop                    nop                         #  59    0x77  1      OPC=nop                  
  nop                         #  60    0x77  1      OPC=nop                    nop                         #  60    0x78  1      OPC=nop                  
  nop                         #  61    0x78  1      OPC=nop                    nop                         #  61    0x79  1      OPC=nop                  
  nop                         #  62    0x79  1      OPC=nop                    nop                         #  62    0x7a  1      OPC=nop                  
  nop                         #  63    0x7a  1      OPC=nop                    nop                         #  63    0x7b  1      OPC=nop                  
  nop                         #  64    0x7b  1      OPC=nop                    nop                         #  64    0x7c  1      OPC=nop                  
  nop                         #  65    0x7c  1      OPC=nop                    nop                         #  65    0x7d  1      OPC=nop                  
  nop                         #  66    0x7d  1      OPC=nop                    nop                         #  66    0x7e  1      OPC=nop                  
  nop                         #  67    0x7e  1      OPC=nop                    nop                         #  67    0x7f  1      OPC=nop                  
  nop                         #  68    0x7f  1      OPC=nop                  .L_126860:                    #        0x80  0      OPC=<label>              
  nop                         #  69    0x80  1      OPC=nop                    movl %edx, %edx             #  68    0x80  2      OPC=movl_r32_r32         
.L_126860:                    #        0x81  0      OPC=<label>                movzbl (%r15,%rdx,1), %esi  #  69    0x82  5      OPC=movzbl_r32_m8        
  movl %edx, %edx             #  70    0x81  2      OPC=movl_r32_r32           addl $0x1, %edx             #  70    0x87  3      OPC=addl_r32_imm8        
  movzbl (%r15,%rdx,1), %esi  #  71    0x83  5      OPC=movzbl_r32_m8          movl %ecx, %ecx             #  71    0x8a  2      OPC=movl_r32_r32         
  addl $0x1, %edx             #  72    0x88  3      OPC=addl_r32_imm8          movb %sil, (%r15,%rcx,1)    #  72    0x8c  4      OPC=movb_m8_r8           
  orl %ecx, %ecx              #  73    0x8b  2      OPC=orl_r32_r32_1          addl $0x1, %ecx             #  73    0x90  3      OPC=addl_r32_imm8        
  movb %sil, (%r15,%rcx,1)    #  74    0x8d  4      OPC=movb_m8_r8             testb %sil, %sil            #  74    0x93  3      OPC=testb_r8_r8          
  addl $0x1, %ecx             #  75    0x91  3      OPC=addl_r32_imm8          jne .L_126860               #  75    0x96  6      OPC=jne_label_1          
  testb %sil, %sil            #  76    0x94  3      OPC=testb_r8_r8            nop                         #  76    0x9c  1      OPC=nop                  
  jne .L_126860               #  77    0x97  6      OPC=jne_label_1            nop                         #  77    0x9d  1      OPC=nop                  
  nop                         #  78    0x9d  1      OPC=nop                    nop                         #  78    0x9e  1      OPC=nop                  
  nop                         #  79    0x9e  1      OPC=nop                    nop                         #  79    0x9f  1      OPC=nop                  
  nop                         #  80    0x9f  1      OPC=nop                    nop                         #  80    0xa0  1      OPC=nop                  
  nop                         #  81    0xa0  1      OPC=nop                    nop                         #  81    0xa1  1      OPC=nop                  
  popq %r11                   #  82    0xa1  2      OPC=popq_r64_1             popq %r11                   #  82    0xa2  2      OPC=popq_r64_1           
  andl $0xe0, %r11d           #  83    0xa3  4      OPC=andl_r32_imm8          andl $0xe0, %r11d           #  83    0xa4  4      OPC=andl_r32_imm8        
  addq %r15, %r11             #  84    0xa7  3      OPC=addq_r64_r64           addq %r15, %r11             #  84    0xa8  3      OPC=addq_r64_r64         
  jmpq %r11                   #  85    0xaa  3      OPC=jmpq_r64               jmpq %r11                   #  85    0xab  3      OPC=jmpq_r64             
                                                                                                                                                          
.size strcpy, .-strcpy                                                       .size strcpy, .-strcpy                                                       
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (457)                                                 Lowest Known Correct Cost (457)                                              
                                                                                                                                                          
  .text                                                                        .text                                                                      
  .globl strcpy                                                                .globl strcpy                                                              
  .type strcpy, @function                                                      .type strcpy, @function                                                    
                                                                                                                                                          
#! file-offset 0                                                             #! file-offset 0                                                             
#! rip-offset  0                                                             #! rip-offset  0                                                             
#! capacity    0 bytes                                                       #! capacity    0 bytes                                                       
                                                                                                                                                          
# Text                        #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                      #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32           movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32         
  nop                         #  2     0x2   1      OPC=nop                    nop                         #  2     0x2   1      OPC=nop                  
  movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32_1         movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32_1       
  movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64           movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64         
  nop                         #  5     0x8   1      OPC=nop                    nop                         #  5     0x8   1      OPC=nop                  
  nop                         #  6     0x9   1      OPC=nop                    nop                         #  6     0x9   1      OPC=nop                  
  nop                         #  7     0xa   1      OPC=nop                    nop                         #  7     0xa   1      OPC=nop                  
  nop                         #  8     0xb   1      OPC=nop                    nop                         #  8     0xb   1      OPC=nop                  
  movl %esi, %edx             #  9     0xc   2      OPC=movl_r32_r32_1         movl %esi, %edx             #  9     0xc   2      OPC=movl_r32_r32_1       
  andl $0x2, %edi             #  10    0xe   3      OPC=andl_r32_imm8          andl $0x2, %edi             #  10    0xe   3      OPC=andl_r32_imm8        
  nop                         #  11    0x11  1      OPC=nop                    nop                         #  11    0x11  1      OPC=nop                  
  jne .L_126860               #  12    0x12  6      OPC=jne_label_1            jne .L_126860               #  12    0x12  6      OPC=jne_label_1          
  andl %esi, %esi             #  13    0x18  2      OPC=andl_r32_r32_1         andl %esi, %esi             #  13    0x18  2      OPC=andl_r32_r32_1       
  movl (%r15,%rsi,1), %r8d    #  14    0x1a  4      OPC=movl_r32_m32           movl (%r15,%rsi,1), %r8d    #  14    0x1a  4      OPC=movl_r32_m32         
  nop                         #  15    0x1e  1      OPC=nop                    nop                         #  15    0x1e  1      OPC=nop                  
  nop                         #  16    0x1f  1      OPC=nop                    nop                         #  16    0x1f  1      OPC=nop                  
  nop                         #  17    0x20  1      OPC=nop                    nop                         #  17    0x20  1      OPC=nop                  
  nop                         #  18    0x21  1      OPC=nop                    nop                         #  18    0x21  1      OPC=nop                  
  nop                         #  19    0x22  1      OPC=nop                    nop                         #  19    0x22  1      OPC=nop                  
  nop                         #  20    0x23  1      OPC=nop                    nop                         #  20    0x23  1      OPC=nop                  
  nop                         #  21    0x24  1      OPC=nop                    nop                         #  21    0x24  1      OPC=nop                  
  nop                         #  22    0x25  1      OPC=nop                    nop                         #  22    0x25  1      OPC=nop                  
  nop                         #  23    0x26  1      OPC=nop                    nop                         #  23    0x26  1      OPC=nop                  
  nop                         #  24    0x27  1      OPC=nop                    nop                         #  24    0x27  1      OPC=nop                  
  nop                         #  25    0x28  1      OPC=nop                    nop                         #  25    0x28  1      OPC=nop                  
  nop                         #  26    0x29  1      OPC=nop                    nop                         #  26    0x29  1      OPC=nop                  
  nop                         #  27    0x2a  1      OPC=nop                    nop                         #  27    0x2a  1      OPC=nop                  
  nop                         #  28    0x2b  1      OPC=nop                    nop                         #  28    0x2b  1      OPC=nop                  
  nop                         #  29    0x2c  1      OPC=nop                    nop                         #  29    0x2c  1      OPC=nop                  
  movl %esp, %esi             #  30    0x2d  2      OPC=movl_r32_r32           movl %esp, %esi             #  30    0x2d  2      OPC=movl_r32_r32         
  nop                         #  31    0x2f  1      OPC=nop                    nop                         #  31    0x2f  1      OPC=nop                  
  andl %esp, %esi             #  32    0x30  2      OPC=andl_r32_r32_1         andl %esp, %esi             #  32    0x30  2      OPC=andl_r32_r32_1       
  jne .L_126860               #  33    0x32  6      OPC=jne_label_1            jne .L_126860               #  33    0x32  6      OPC=jne_label_1          
  nop                         #  34    0x38  1      OPC=nop                    nop                         #  34    0x38  1      OPC=nop                  
  nop                         #  35    0x39  1      OPC=nop                    nop                         #  35    0x39  1      OPC=nop                  
  nop                         #  36    0x3a  1      OPC=nop                    nop                         #  36    0x3a  1      OPC=nop                  
  nop                         #  37    0x3b  1      OPC=nop                    nop                         #  37    0x3b  1      OPC=nop                  
  movzwq %si, %r9             #  38    0x3c  4      OPC=movzwq_r64_r16         movzwq %si, %r9             #  38    0x3c  4      OPC=movzwq_r64_r16       
.L_126820:                    #        0x40  0      OPC=<label>              .L_126820:                    #        0x40  0      OPC=<label>              
  orl %ecx, %ecx              #  39    0x40  2      OPC=orl_r32_r32_1          orl %ecx, %ecx              #  39    0x40  2      OPC=orl_r32_r32_1        
  movl %r8d, (%r15,%rcx,1)    #  40    0x42  4      OPC=movl_m32_r32           movl %r8d, (%r15,%rcx,1)    #  40    0x42  4      OPC=movl_m32_r32         
  addl $0x4, %edx             #  41    0x46  3      OPC=addl_r32_imm8          addl $0x4, %edx             #  41    0x46  3      OPC=addl_r32_imm8        
  movl (%r15,%rdx,1), %r8d    #  42    0x49  4      OPC=movl_r32_m32           movl (%r15,%rdx,1), %r8d    #  42    0x49  4      OPC=movl_r32_m32         
  addl $0x4, %ecx             #  43    0x4d  3      OPC=addl_r32_imm8          addl $0x4, %ecx             #  43    0x4d  3      OPC=addl_r32_imm8        
  orl %r8d, %r9d              #  44    0x50  3      OPC=orl_r32_r32_1          orl %r8d, %r9d              #  44    0x50  3      OPC=orl_r32_r32_1        
  leal -0x1010101(%r8), %esi  #  45    0x53  7      OPC=leal_r32_m64           leal -0x1010101(%r8), %esi  #  45    0x53  7      OPC=leal_r32_m64         
  notq %r9                    #  46    0x5a  3      OPC=notq_r64               notq %r9                    #  46    0x5a  3      OPC=notq_r64             
  nop                         #  47    0x5d  1      OPC=nop                    nop                         #  47    0x5d  1      OPC=nop                  
  nop                         #  48    0x5e  1      OPC=nop                    nop                         #  48    0x5e  1      OPC=nop                  
  nop                         #  49    0x5f  1      OPC=nop                    nop                         #  49    0x5f  1      OPC=nop                  
  nop                         #  50    0x60  1      OPC=nop                    nop                         #  50    0x60  1      OPC=nop                  
  nop                         #  51    0x61  1      OPC=nop                    nop                         #  51    0x61  1      OPC=nop                  
  andl $0x80808080, %r9d      #  52    0x62  7      OPC=andl_r32_imm32         andl $0x80808080, %r9d      #  52    0x62  7      OPC=andl_r32_imm32       
  andl %esi, %r9d             #  53    0x69  3      OPC=andl_r32_r32           andl %esi, %r9d             #  53    0x69  3      OPC=andl_r32_r32         
  je .L_126820                #  54    0x6c  6      OPC=je_label_1             je .L_126820                #  54    0x6c  6      OPC=je_label_1           
  nop                         #  55    0x72  1      OPC=nop                    nop                         #  55    0x72  1      OPC=nop                  
  nop                         #  56    0x73  1      OPC=nop                    nop                         #  56    0x73  1      OPC=nop                  
  nop                         #  57    0x74  1      OPC=nop                    nop                         #  57    0x74  1      OPC=nop                  
  nop                         #  58    0x75  1      OPC=nop                    nop                         #  58    0x75  1      OPC=nop                  
  nop                         #  59    0x76  1      OPC=nop                    nop                         #  59    0x76  1      OPC=nop                  
  nop                         #  60    0x77  1      OPC=nop                    nop                         #  60    0x77  1      OPC=nop                  
  nop                         #  61    0x78  1      OPC=nop                    nop                         #  61    0x78  1      OPC=nop                  
  nop                         #  62    0x79  1      OPC=nop                    nop                         #  62    0x79  1      OPC=nop                  
  nop                         #  63    0x7a  1      OPC=nop                    nop                         #  63    0x7a  1      OPC=nop                  
  nop                         #  64    0x7b  1      OPC=nop                    nop                         #  64    0x7b  1      OPC=nop                  
  nop                         #  65    0x7c  1      OPC=nop                    nop                         #  65    0x7c  1      OPC=nop                  
  nop                         #  66    0x7d  1      OPC=nop                    nop                         #  66    0x7d  1      OPC=nop                  
  nop                         #  67    0x7e  1      OPC=nop                    nop                         #  67    0x7e  1      OPC=nop                  
  nop                         #  68    0x7f  1      OPC=nop                    nop                         #  68    0x7f  1      OPC=nop                  
.L_126860:                    #        0x80  0      OPC=<label>              .L_126860:                    #        0x80  0      OPC=<label>              
  movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32           movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32         
  movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8          movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8        
  addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8          addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8        
  orl %ecx, %ecx              #  72    0x8a  2      OPC=orl_r32_r32_1          orl %ecx, %ecx              #  72    0x8a  2      OPC=orl_r32_r32_1        
  movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8             movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8           
  addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8          addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8        
  testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8            testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8          
  jne .L_126860               #  76    0x96  6      OPC=jne_label_1            jne .L_126860               #  76    0x96  6      OPC=jne_label_1          
  nop                         #  77    0x9c  1      OPC=nop                    nop                         #  77    0x9c  1      OPC=nop                  
  nop                         #  78    0x9d  1      OPC=nop                    nop                         #  78    0x9d  1      OPC=nop                  
  nop                         #  79    0x9e  1      OPC=nop                    nop                         #  79    0x9e  1      OPC=nop                  
  nop                         #  80    0x9f  1      OPC=nop                    nop                         #  80    0x9f  1      OPC=nop                  
  popq %r11                   #  81    0xa0  2      OPC=popq_r64_1             popq %r11                   #  81    0xa0  2      OPC=popq_r64_1           
  andl $0xe0, %r11d           #  82    0xa2  4      OPC=andl_r32_imm8          andl $0xe0, %r11d           #  82    0xa2  4      OPC=andl_r32_imm8        
  addq %r15, %r11             #  83    0xa6  3      OPC=addq_r64_r64           addq %r15, %r11             #  83    0xa6  3      OPC=addq_r64_r64         
  jmpq %r11                   #  84    0xa9  3      OPC=jmpq_r64               jmpq %r11                   #  84    0xa9  3      OPC=jmpq_r64             
                                                                                                                                                          
.size strcpy, .-strcpy                                                       .size strcpy, .-strcpy                                                       
                                                                                                                                                          

********************************************************************************

Progress Update: 

Lowest Cost Discovered (447)                                                   Lowest Known Correct Cost (457)                                              
                                                                                                                                                            
  .text                                                                          .text                                                                      
  .globl strcpy                                                                  .globl strcpy                                                              
  .type strcpy, @function                                                        .type strcpy, @function                                                    
                                                                                                                                                            
#! file-offset 0                                                               #! file-offset 0                                                             
#! rip-offset  0                                                               #! rip-offset  0                                                             
#! capacity    0 bytes                                                         #! capacity    0 bytes                                                       
                                                                                                                                                            
# Text                          #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                        #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  nop                           #  1     0     1      OPC=nop                    movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32         
  nop                           #  2     0x1   1      OPC=nop                    nop                         #  2     0x2   1      OPC=nop                  
  nop                           #  3     0x2   1      OPC=nop                    movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32_1       
  movl %edi, %eax               #  4     0x3   2      OPC=movl_r32_r32           movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64         
  movl %esi, %edi               #  5     0x5   2      OPC=movl_r32_r32           nop                         #  5     0x8   1      OPC=nop                  
  nop                           #  6     0x7   1      OPC=nop                    nop                         #  6     0x9   1      OPC=nop                  
  nop                           #  7     0x8   1      OPC=nop                    nop                         #  7     0xa   1      OPC=nop                  
  nop                           #  8     0x9   1      OPC=nop                    nop                         #  8     0xb   1      OPC=nop                  
  nop                           #  9     0xa   1      OPC=nop                    movl %esi, %edx             #  9     0xc   2      OPC=movl_r32_r32_1       
  movl %edi, %edx               #  10    0xb   2      OPC=movl_r32_r32_1         andl $0x2, %edi             #  10    0xe   3      OPC=andl_r32_imm8        
  movq %rax, %rcx               #  11    0xd   3      OPC=movq_r64_r64           nop                         #  11    0x11  1      OPC=nop                  
  andl $0x2, %edi               #  12    0x10  3      OPC=andl_r32_imm8          jne .L_126860               #  12    0x12  6      OPC=jne_label_1          
  jne .L_126860                 #  13    0x13  6      OPC=jne_label_1            andl %esi, %esi             #  13    0x18  2      OPC=andl_r32_r32_1       
  andl %esi, %esi               #  14    0x19  2      OPC=andl_r32_r32           movl (%r15,%rsi,1), %r8d    #  14    0x1a  4      OPC=movl_r32_m32         
  movl (%r15,%rsi,1), %r8d      #  15    0x1b  4      OPC=movl_r32_m32           nop                         #  15    0x1e  1      OPC=nop                  
  nop                           #  16    0x1f  1      OPC=nop                    nop                         #  16    0x1f  1      OPC=nop                  
  nop                           #  17    0x20  1      OPC=nop                    nop                         #  17    0x20  1      OPC=nop                  
  nop                           #  18    0x21  1      OPC=nop                    nop                         #  18    0x21  1      OPC=nop                  
  nop                           #  19    0x22  1      OPC=nop                    nop                         #  19    0x22  1      OPC=nop                  
  nop                           #  20    0x23  1      OPC=nop                    nop                         #  20    0x23  1      OPC=nop                  
  nop                           #  21    0x24  1      OPC=nop                    nop                         #  21    0x24  1      OPC=nop                  
  nop                           #  22    0x25  1      OPC=nop                    nop                         #  22    0x25  1      OPC=nop                  
  nop                           #  23    0x26  1      OPC=nop                    nop                         #  23    0x26  1      OPC=nop                  
  andw $0xf0, %di               #  24    0x27  4      OPC=andw_r16_imm8          nop                         #  24    0x27  1      OPC=nop                  
  nop                           #  25    0x2b  1      OPC=nop                    nop                         #  25    0x28  1      OPC=nop                  
  nop                           #  26    0x2c  1      OPC=nop                    nop                         #  26    0x29  1      OPC=nop                  
  movq %rbp, %r9                #  27    0x2d  3      OPC=movq_r64_r64           nop                         #  27    0x2a  1      OPC=nop                  
  nop                           #  28    0x30  1      OPC=nop                    nop                         #  28    0x2b  1      OPC=nop                  
  nop                           #  29    0x31  1      OPC=nop                    nop                         #  29    0x2c  1      OPC=nop                  
  nop                           #  30    0x32  1      OPC=nop                    movl %esp, %esi             #  30    0x2d  2      OPC=movl_r32_r32         
  nop                           #  31    0x33  1      OPC=nop                    nop                         #  31    0x2f  1      OPC=nop                  
  jne .L_126860                 #  32    0x34  6      OPC=jne_label_1            andl %esp, %esi             #  32    0x30  2      OPC=andl_r32_r32_1       
  nop                           #  33    0x3a  1      OPC=nop                    jne .L_126860               #  33    0x32  6      OPC=jne_label_1          
  nop                           #  34    0x3b  1      OPC=nop                    nop                         #  34    0x38  1      OPC=nop                  
  nop                           #  35    0x3c  1      OPC=nop                    nop                         #  35    0x39  1      OPC=nop                  
  nop                           #  36    0x3d  1      OPC=nop                    nop                         #  36    0x3a  1      OPC=nop                  
  nop                           #  37    0x3e  1      OPC=nop                    nop                         #  37    0x3b  1      OPC=nop                  
.L_126820:                      #        0x3f  0      OPC=<label>                movzwq %si, %r9             #  38    0x3c  4      OPC=movzwq_r64_r16       
  addw $0x4, %cx                #  38    0x3f  4      OPC=addw_r16_imm8        .L_126820:                    #        0x40  0      OPC=<label>              
  movl %r8d, -0x4(%r15,%rcx,1)  #  39    0x43  5      OPC=movl_m32_r32           orl %ecx, %ecx              #  39    0x40  2      OPC=orl_r32_r32_1        
  addl $0x4, %edx               #  40    0x48  3      OPC=addl_r32_imm8          movl %r8d, (%r15,%rcx,1)    #  40    0x42  4      OPC=movl_m32_r32         
  movl (%r15,%rdx,1), %r8d      #  41    0x4b  4      OPC=movl_r32_m32           addl $0x4, %edx             #  41    0x46  3      OPC=addl_r32_imm8        
  leal -0x1010101(%r8), %esi    #  42    0x4f  7      OPC=leal_r32_m16           movl (%r15,%rdx,1), %r8d    #  42    0x49  4      OPC=movl_r32_m32         
  orl %r8d, %r9d                #  43    0x56  3      OPC=orl_r32_r32            addl $0x4, %ecx             #  43    0x4d  3      OPC=addl_r32_imm8        
  notq %r9                      #  44    0x59  3      OPC=notq_r64               orl %r8d, %r9d              #  44    0x50  3      OPC=orl_r32_r32_1        
  nop                           #  45    0x5c  1      OPC=nop                    leal -0x1010101(%r8), %esi  #  45    0x53  7      OPC=leal_r32_m64         
  nop                           #  46    0x5d  1      OPC=nop                    notq %r9                    #  46    0x5a  3      OPC=notq_r64             
  nop                           #  47    0x5e  1      OPC=nop                    nop                         #  47    0x5d  1      OPC=nop                  
  nop                           #  48    0x5f  1      OPC=nop                    nop                         #  48    0x5e  1      OPC=nop                  
  nop                           #  49    0x60  1      OPC=nop                    nop                         #  49    0x5f  1      OPC=nop                  
  nop                           #  50    0x61  1      OPC=nop                    nop                         #  50    0x60  1      OPC=nop                  
  nop                           #  51    0x62  1      OPC=nop                    nop                         #  51    0x61  1      OPC=nop                  
  nop                           #  52    0x63  1      OPC=nop                    andl $0x80808080, %r9d      #  52    0x62  7      OPC=andl_r32_imm32       
  nop                           #  53    0x64  1      OPC=nop                    andl %esi, %r9d             #  53    0x69  3      OPC=andl_r32_r32         
  nop                           #  54    0x65  1      OPC=nop                    je .L_126820                #  54    0x6c  6      OPC=je_label_1           
  andl $0x80808080, %esi        #  55    0x66  6      OPC=andl_r32_imm32         nop                         #  55    0x72  1      OPC=nop                  
  andl %esi, %r9d               #  56    0x6c  3      OPC=andl_r32_r32           nop                         #  56    0x73  1      OPC=nop                  
  je .L_126820                  #  57    0x6f  6      OPC=je_label_1             nop                         #  57    0x74  1      OPC=nop                  
  nop                           #  58    0x75  1      OPC=nop                    nop                         #  58    0x75  1      OPC=nop                  
  nop                           #  59    0x76  1      OPC=nop                    nop                         #  59    0x76  1      OPC=nop                  
  nop                           #  60    0x77  1      OPC=nop                    nop                         #  60    0x77  1      OPC=nop                  
  nop                           #  61    0x78  1      OPC=nop                    nop                         #  61    0x78  1      OPC=nop                  
  nop                           #  62    0x79  1      OPC=nop                    nop                         #  62    0x79  1      OPC=nop                  
  nop                           #  63    0x7a  1      OPC=nop                    nop                         #  63    0x7a  1      OPC=nop                  
  nop                           #  64    0x7b  1      OPC=nop                    nop                         #  64    0x7b  1      OPC=nop                  
  nop                           #  65    0x7c  1      OPC=nop                    nop                         #  65    0x7c  1      OPC=nop                  
  nop                           #  66    0x7d  1      OPC=nop                    nop                         #  66    0x7d  1      OPC=nop                  
.L_126860:                      #        0x7e  0      OPC=<label>                nop                         #  67    0x7e  1      OPC=nop                  
  orl %esp, %edx                #  67    0x7e  2      OPC=orl_r32_r32            nop                         #  68    0x7f  1      OPC=nop                  
  movsbl (%r15,%rdx,1), %esi    #  68    0x80  5      OPC=movsbl_r32_m8        .L_126860:                    #        0x80  0      OPC=<label>              
  addl $0x1, %edx               #  69    0x85  6      OPC=addl_r32_imm32         movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32         
  orl %ebp, %ecx                #  70    0x8b  2      OPC=orl_r32_r32            movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8        
  movb %sil, (%r15,%rcx,1)      #  71    0x8d  4      OPC=movb_m8_r8             addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8        
  addq $0x1, %rcx               #  72    0x91  4      OPC=addq_r64_imm8          orl %ecx, %ecx              #  72    0x8a  2      OPC=orl_r32_r32_1        
  testb %sil, %sil              #  73    0x95  3      OPC=testb_r8_r8            movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8           
  jne .L_126860                 #  74    0x98  6      OPC=jne_label_1            addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8        
  nop                           #  75    0x9e  1      OPC=nop                    testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8          
  nop                           #  76    0x9f  1      OPC=nop                    jne .L_126860               #  76    0x96  6      OPC=jne_label_1          
  nop                           #  77    0xa0  1      OPC=nop                    nop                         #  77    0x9c  1      OPC=nop                  
  nop                           #  78    0xa1  1      OPC=nop                    nop                         #  78    0x9d  1      OPC=nop                  
  nop                           #  79    0xa2  1      OPC=nop                    nop                         #  79    0x9e  1      OPC=nop                  
  nop                           #  80    0xa3  1      OPC=nop                    nop                         #  80    0x9f  1      OPC=nop                  
  nop                           #  81    0xa4  1      OPC=nop                    popq %r11                   #  81    0xa0  2      OPC=popq_r64_1           
  nop                           #  82    0xa5  1      OPC=nop                    andl $0xe0, %r11d           #  82    0xa2  4      OPC=andl_r32_imm8        
  nop                           #  83    0xa6  1      OPC=nop                    addq %r15, %r11             #  83    0xa6  3      OPC=addq_r64_r64         
  nop                           #  84    0xa7  1      OPC=nop                    jmpq %r11                   #  84    0xa9  3      OPC=jmpq_r64             
  popq %r11                     #  85    0xa8  2      OPC=popq_r64_1                                                                                        
  andl $0xe0, %r11d             #  86    0xaa  4      OPC=andl_r32_imm8        .size strcpy, .-strcpy                                                       
  addq %r15, %r11               #  87    0xae  3      OPC=addq_r64_r64                                                                                      
  jmpq %r11                     #  88    0xb1  3      OPC=jmpq_r64                                                                                          
                                                                                                                                                            
.size strcpy, .-strcpy                                                                                                                                      
                                                                                                                                                            

********************************************************************************

Progress Update: 

Lowest Cost Discovered (446)                                                   Lowest Known Correct Cost (457)                                              
                                                                                                                                                            
  .text                                                                          .text                                                                      
  .globl strcpy                                                                  .globl strcpy                                                              
  .type strcpy, @function                                                        .type strcpy, @function                                                    
                                                                                                                                                            
#! file-offset 0                                                               #! file-offset 0                                                             
#! rip-offset  0                                                               #! rip-offset  0                                                             
#! capacity    0 bytes                                                         #! capacity    0 bytes                                                       
                                                                                                                                                            
# Text                          #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                        #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  nop                           #  1     0     1      OPC=nop                    movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32         
  nop                           #  2     0x1   1      OPC=nop                    nop                         #  2     0x2   1      OPC=nop                  
  nop                           #  3     0x2   1      OPC=nop                    movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32_1       
  movl %edi, %eax               #  4     0x3   2      OPC=movl_r32_r32           movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64         
  movl %esi, %edi               #  5     0x5   2      OPC=movl_r32_r32           nop                         #  5     0x8   1      OPC=nop                  
  nop                           #  6     0x7   1      OPC=nop                    nop                         #  6     0x9   1      OPC=nop                  
  nop                           #  7     0x8   1      OPC=nop                    nop                         #  7     0xa   1      OPC=nop                  
  nop                           #  8     0x9   1      OPC=nop                    nop                         #  8     0xb   1      OPC=nop                  
  nop                           #  9     0xa   1      OPC=nop                    movl %esi, %edx             #  9     0xc   2      OPC=movl_r32_r32_1       
  nop                           #  10    0xb   1      OPC=nop                    andl $0x2, %edi             #  10    0xe   3      OPC=andl_r32_imm8        
  movl %edi, %edx               #  11    0xc   2      OPC=movl_r32_r32_1         nop                         #  11    0x11  1      OPC=nop                  
  movq %rax, %rcx               #  12    0xe   3      OPC=movq_r64_r64           jne .L_126860               #  12    0x12  6      OPC=jne_label_1          
  andl $0x2, %edi               #  13    0x11  3      OPC=andl_r32_imm8          andl %esi, %esi             #  13    0x18  2      OPC=andl_r32_r32_1       
  jne .L_126860                 #  14    0x14  6      OPC=jne_label_1            movl (%r15,%rsi,1), %r8d    #  14    0x1a  4      OPC=movl_r32_m32         
  andl %esi, %esi               #  15    0x1a  2      OPC=andl_r32_r32           nop                         #  15    0x1e  1      OPC=nop                  
  movl (%r15,%rsi,1), %r8d      #  16    0x1c  4      OPC=movl_r32_m32           nop                         #  16    0x1f  1      OPC=nop                  
  nop                           #  17    0x20  1      OPC=nop                    nop                         #  17    0x20  1      OPC=nop                  
  nop                           #  18    0x21  1      OPC=nop                    nop                         #  18    0x21  1      OPC=nop                  
  nop                           #  19    0x22  1      OPC=nop                    nop                         #  19    0x22  1      OPC=nop                  
  nop                           #  20    0x23  1      OPC=nop                    nop                         #  20    0x23  1      OPC=nop                  
  nop                           #  21    0x24  1      OPC=nop                    nop                         #  21    0x24  1      OPC=nop                  
  nop                           #  22    0x25  1      OPC=nop                    nop                         #  22    0x25  1      OPC=nop                  
  nop                           #  23    0x26  1      OPC=nop                    nop                         #  23    0x26  1      OPC=nop                  
  nop                           #  24    0x27  1      OPC=nop                    nop                         #  24    0x27  1      OPC=nop                  
  andw $0xf0, %di               #  25    0x28  4      OPC=andw_r16_imm8          nop                         #  25    0x28  1      OPC=nop                  
  nop                           #  26    0x2c  1      OPC=nop                    nop                         #  26    0x29  1      OPC=nop                  
  nop                           #  27    0x2d  1      OPC=nop                    nop                         #  27    0x2a  1      OPC=nop                  
  movq %rbp, %r9                #  28    0x2e  3      OPC=movq_r64_r64           nop                         #  28    0x2b  1      OPC=nop                  
  nop                           #  29    0x31  1      OPC=nop                    nop                         #  29    0x2c  1      OPC=nop                  
  nop                           #  30    0x32  1      OPC=nop                    movl %esp, %esi             #  30    0x2d  2      OPC=movl_r32_r32         
  nop                           #  31    0x33  1      OPC=nop                    nop                         #  31    0x2f  1      OPC=nop                  
  nop                           #  32    0x34  1      OPC=nop                    andl %esp, %esi             #  32    0x30  2      OPC=andl_r32_r32_1       
  jne .L_126860                 #  33    0x35  6      OPC=jne_label_1            jne .L_126860               #  33    0x32  6      OPC=jne_label_1          
  nop                           #  34    0x3b  1      OPC=nop                    nop                         #  34    0x38  1      OPC=nop                  
  nop                           #  35    0x3c  1      OPC=nop                    nop                         #  35    0x39  1      OPC=nop                  
  nop                           #  36    0x3d  1      OPC=nop                    nop                         #  36    0x3a  1      OPC=nop                  
  nop                           #  37    0x3e  1      OPC=nop                    nop                         #  37    0x3b  1      OPC=nop                  
  nop                           #  38    0x3f  1      OPC=nop                    movzwq %si, %r9             #  38    0x3c  4      OPC=movzwq_r64_r16       
.L_126820:                      #        0x40  0      OPC=<label>              .L_126820:                    #        0x40  0      OPC=<label>              
  addw $0x4, %cx                #  39    0x40  4      OPC=addw_r16_imm8          orl %ecx, %ecx              #  39    0x40  2      OPC=orl_r32_r32_1        
  movl %r8d, -0x4(%r15,%rcx,1)  #  40    0x44  5      OPC=movl_m32_r32           movl %r8d, (%r15,%rcx,1)    #  40    0x42  4      OPC=movl_m32_r32         
  addl $0x4, %edx               #  41    0x49  3      OPC=addl_r32_imm8          addl $0x4, %edx             #  41    0x46  3      OPC=addl_r32_imm8        
  movl (%r15,%rdx,1), %r8d      #  42    0x4c  4      OPC=movl_r32_m32           movl (%r15,%rdx,1), %r8d    #  42    0x49  4      OPC=movl_r32_m32         
  leal -0x1010101(%r8), %esi    #  43    0x50  7      OPC=leal_r32_m16           addl $0x4, %ecx             #  43    0x4d  3      OPC=addl_r32_imm8        
  orl %r8d, %r9d                #  44    0x57  3      OPC=orl_r32_r32            orl %r8d, %r9d              #  44    0x50  3      OPC=orl_r32_r32_1        
  notq %r9                      #  45    0x5a  3      OPC=notq_r64               leal -0x1010101(%r8), %esi  #  45    0x53  7      OPC=leal_r32_m64         
  nop                           #  46    0x5d  1      OPC=nop                    notq %r9                    #  46    0x5a  3      OPC=notq_r64             
  nop                           #  47    0x5e  1      OPC=nop                    nop                         #  47    0x5d  1      OPC=nop                  
  nop                           #  48    0x5f  1      OPC=nop                    nop                         #  48    0x5e  1      OPC=nop                  
  nop                           #  49    0x60  1      OPC=nop                    nop                         #  49    0x5f  1      OPC=nop                  
  nop                           #  50    0x61  1      OPC=nop                    nop                         #  50    0x60  1      OPC=nop                  
  nop                           #  51    0x62  1      OPC=nop                    nop                         #  51    0x61  1      OPC=nop                  
  nop                           #  52    0x63  1      OPC=nop                    andl $0x80808080, %r9d      #  52    0x62  7      OPC=andl_r32_imm32       
  nop                           #  53    0x64  1      OPC=nop                    andl %esi, %r9d             #  53    0x69  3      OPC=andl_r32_r32         
  nop                           #  54    0x65  1      OPC=nop                    je .L_126820                #  54    0x6c  6      OPC=je_label_1           
  nop                           #  55    0x66  1      OPC=nop                    nop                         #  55    0x72  1      OPC=nop                  
  andl $0x80808080, %esi        #  56    0x67  6      OPC=andl_r32_imm32         nop                         #  56    0x73  1      OPC=nop                  
  andl %esi, %r9d               #  57    0x6d  3      OPC=andl_r32_r32           nop                         #  57    0x74  1      OPC=nop                  
  je .L_126820                  #  58    0x70  6      OPC=je_label_1             nop                         #  58    0x75  1      OPC=nop                  
  nop                           #  59    0x76  1      OPC=nop                    nop                         #  59    0x76  1      OPC=nop                  
  nop                           #  60    0x77  1      OPC=nop                    nop                         #  60    0x77  1      OPC=nop                  
  nop                           #  61    0x78  1      OPC=nop                    nop                         #  61    0x78  1      OPC=nop                  
  nop                           #  62    0x79  1      OPC=nop                    nop                         #  62    0x79  1      OPC=nop                  
  nop                           #  63    0x7a  1      OPC=nop                    nop                         #  63    0x7a  1      OPC=nop                  
  nop                           #  64    0x7b  1      OPC=nop                    nop                         #  64    0x7b  1      OPC=nop                  
  nop                           #  65    0x7c  1      OPC=nop                    nop                         #  65    0x7c  1      OPC=nop                  
  nop                           #  66    0x7d  1      OPC=nop                    nop                         #  66    0x7d  1      OPC=nop                  
  nop                           #  67    0x7e  1      OPC=nop                    nop                         #  67    0x7e  1      OPC=nop                  
.L_126860:                      #        0x7f  0      OPC=<label>                nop                         #  68    0x7f  1      OPC=nop                  
  orl %esp, %edx                #  68    0x7f  2      OPC=orl_r32_r32          .L_126860:                    #        0x80  0      OPC=<label>              
  movsbl (%r15,%rdx,1), %esi    #  69    0x81  5      OPC=movsbl_r32_m8          movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32         
  addl $0x1, %edx               #  70    0x86  6      OPC=addl_r32_imm32         movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8        
  orl %ebp, %ecx                #  71    0x8c  2      OPC=orl_r32_r32            addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8        
  movb %sil, (%r15,%rcx,1)      #  72    0x8e  4      OPC=movb_m8_r8             orl %ecx, %ecx              #  72    0x8a  2      OPC=orl_r32_r32_1        
  addq $0x1, %rcx               #  73    0x92  4      OPC=addq_r64_imm8          movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8           
  testb %sil, %sil              #  74    0x96  3      OPC=testb_r8_r8            addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8        
  jne .L_126860                 #  75    0x99  6      OPC=jne_label_1            testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8          
  nop                           #  76    0x9f  1      OPC=nop                    jne .L_126860               #  76    0x96  6      OPC=jne_label_1          
  nop                           #  77    0xa0  1      OPC=nop                    nop                         #  77    0x9c  1      OPC=nop                  
  nop                           #  78    0xa1  1      OPC=nop                    nop                         #  78    0x9d  1      OPC=nop                  
  nop                           #  79    0xa2  1      OPC=nop                    nop                         #  79    0x9e  1      OPC=nop                  
  nop                           #  80    0xa3  1      OPC=nop                    nop                         #  80    0x9f  1      OPC=nop                  
  nop                           #  81    0xa4  1      OPC=nop                    popq %r11                   #  81    0xa0  2      OPC=popq_r64_1           
  nop                           #  82    0xa5  1      OPC=nop                    andl $0xe0, %r11d           #  82    0xa2  4      OPC=andl_r32_imm8        
  nop                           #  83    0xa6  1      OPC=nop                    addq %r15, %r11             #  83    0xa6  3      OPC=addq_r64_r64         
  nop                           #  84    0xa7  1      OPC=nop                    jmpq %r11                   #  84    0xa9  3      OPC=jmpq_r64             
  nop                           #  85    0xa8  1      OPC=nop                                                                                               
  popq %r11                     #  86    0xa9  2      OPC=popq_r64_1           .size strcpy, .-strcpy                                                       
  andl $0xe0, %r11d             #  87    0xab  4      OPC=andl_r32_imm8                                                                                     
  addq %r15, %r11               #  88    0xaf  3      OPC=addq_r64_r64                                                                                      
  jmpq %r11                     #  89    0xb2  3      OPC=jmpq_r64                                                                                          
                                                                                                                                                            
.size strcpy, .-strcpy                                                                                                                                      
                                                                                                                                                            

********************************************************************************

Progress Update: 

Lowest Cost Discovered (445)                                                   Lowest Known Correct Cost (457)                                              
                                                                                                                                                            
  .text                                                                          .text                                                                      
  .globl strcpy                                                                  .globl strcpy                                                              
  .type strcpy, @function                                                        .type strcpy, @function                                                    
                                                                                                                                                            
#! file-offset 0                                                               #! file-offset 0                                                             
#! rip-offset  0                                                               #! rip-offset  0                                                             
#! capacity    0 bytes                                                         #! capacity    0 bytes                                                       
                                                                                                                                                            
# Text                          #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                        #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  nop                           #  1     0     1      OPC=nop                    movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32         
  nop                           #  2     0x1   1      OPC=nop                    nop                         #  2     0x2   1      OPC=nop                  
  movl %edi, %eax               #  3     0x2   2      OPC=movl_r32_r32           movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32_1       
  movl %esi, %edi               #  4     0x4   2      OPC=movl_r32_r32           movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64         
  nop                           #  5     0x6   1      OPC=nop                    nop                         #  5     0x8   1      OPC=nop                  
  nop                           #  6     0x7   1      OPC=nop                    nop                         #  6     0x9   1      OPC=nop                  
  nop                           #  7     0x8   1      OPC=nop                    nop                         #  7     0xa   1      OPC=nop                  
  nop                           #  8     0x9   1      OPC=nop                    nop                         #  8     0xb   1      OPC=nop                  
  nop                           #  9     0xa   1      OPC=nop                    movl %esi, %edx             #  9     0xc   2      OPC=movl_r32_r32_1       
  nop                           #  10    0xb   1      OPC=nop                    andl $0x2, %edi             #  10    0xe   3      OPC=andl_r32_imm8        
  movl %edi, %edx               #  11    0xc   2      OPC=movl_r32_r32_1         nop                         #  11    0x11  1      OPC=nop                  
  movq %rax, %rcx               #  12    0xe   3      OPC=movq_r64_r64           jne .L_126860               #  12    0x12  6      OPC=jne_label_1          
  andl $0x2, %edi               #  13    0x11  3      OPC=andl_r32_imm8          andl %esi, %esi             #  13    0x18  2      OPC=andl_r32_r32_1       
  jne .L_126860                 #  14    0x14  6      OPC=jne_label_1            movl (%r15,%rsi,1), %r8d    #  14    0x1a  4      OPC=movl_r32_m32         
  andl %esi, %esi               #  15    0x1a  2      OPC=andl_r32_r32           nop                         #  15    0x1e  1      OPC=nop                  
  movl (%r15,%rsi,1), %r8d      #  16    0x1c  4      OPC=movl_r32_m32           nop                         #  16    0x1f  1      OPC=nop                  
  nop                           #  17    0x20  1      OPC=nop                    nop                         #  17    0x20  1      OPC=nop                  
  nop                           #  18    0x21  1      OPC=nop                    nop                         #  18    0x21  1      OPC=nop                  
  nop                           #  19    0x22  1      OPC=nop                    nop                         #  19    0x22  1      OPC=nop                  
  nop                           #  20    0x23  1      OPC=nop                    nop                         #  20    0x23  1      OPC=nop                  
  nop                           #  21    0x24  1      OPC=nop                    nop                         #  21    0x24  1      OPC=nop                  
  nop                           #  22    0x25  1      OPC=nop                    nop                         #  22    0x25  1      OPC=nop                  
  nop                           #  23    0x26  1      OPC=nop                    nop                         #  23    0x26  1      OPC=nop                  
  nop                           #  24    0x27  1      OPC=nop                    nop                         #  24    0x27  1      OPC=nop                  
  andw $0xf0, %di               #  25    0x28  4      OPC=andw_r16_imm8          nop                         #  25    0x28  1      OPC=nop                  
  nop                           #  26    0x2c  1      OPC=nop                    nop                         #  26    0x29  1      OPC=nop                  
  nop                           #  27    0x2d  1      OPC=nop                    nop                         #  27    0x2a  1      OPC=nop                  
  movq %rbp, %r9                #  28    0x2e  3      OPC=movq_r64_r64           nop                         #  28    0x2b  1      OPC=nop                  
  nop                           #  29    0x31  1      OPC=nop                    nop                         #  29    0x2c  1      OPC=nop                  
  nop                           #  30    0x32  1      OPC=nop                    movl %esp, %esi             #  30    0x2d  2      OPC=movl_r32_r32         
  nop                           #  31    0x33  1      OPC=nop                    nop                         #  31    0x2f  1      OPC=nop                  
  nop                           #  32    0x34  1      OPC=nop                    andl %esp, %esi             #  32    0x30  2      OPC=andl_r32_r32_1       
  jne .L_126860                 #  33    0x35  6      OPC=jne_label_1            jne .L_126860               #  33    0x32  6      OPC=jne_label_1          
  nop                           #  34    0x3b  1      OPC=nop                    nop                         #  34    0x38  1      OPC=nop                  
  nop                           #  35    0x3c  1      OPC=nop                    nop                         #  35    0x39  1      OPC=nop                  
  nop                           #  36    0x3d  1      OPC=nop                    nop                         #  36    0x3a  1      OPC=nop                  
  nop                           #  37    0x3e  1      OPC=nop                    nop                         #  37    0x3b  1      OPC=nop                  
  nop                           #  38    0x3f  1      OPC=nop                    movzwq %si, %r9             #  38    0x3c  4      OPC=movzwq_r64_r16       
.L_126820:                      #        0x40  0      OPC=<label>              .L_126820:                    #        0x40  0      OPC=<label>              
  addw $0x4, %cx                #  39    0x40  4      OPC=addw_r16_imm8          orl %ecx, %ecx              #  39    0x40  2      OPC=orl_r32_r32_1        
  movl %r8d, -0x4(%r15,%rcx,1)  #  40    0x44  5      OPC=movl_m32_r32           movl %r8d, (%r15,%rcx,1)    #  40    0x42  4      OPC=movl_m32_r32         
  addl $0x4, %edx               #  41    0x49  3      OPC=addl_r32_imm8          addl $0x4, %edx             #  41    0x46  3      OPC=addl_r32_imm8        
  movl (%r15,%rdx,1), %r8d      #  42    0x4c  4      OPC=movl_r32_m32           movl (%r15,%rdx,1), %r8d    #  42    0x49  4      OPC=movl_r32_m32         
  leal -0x1010101(%r8), %esi    #  43    0x50  7      OPC=leal_r32_m16           addl $0x4, %ecx             #  43    0x4d  3      OPC=addl_r32_imm8        
  orl %r8d, %r9d                #  44    0x57  3      OPC=orl_r32_r32            orl %r8d, %r9d              #  44    0x50  3      OPC=orl_r32_r32_1        
  notq %r9                      #  45    0x5a  3      OPC=notq_r64               leal -0x1010101(%r8), %esi  #  45    0x53  7      OPC=leal_r32_m64         
  nop                           #  46    0x5d  1      OPC=nop                    notq %r9                    #  46    0x5a  3      OPC=notq_r64             
  nop                           #  47    0x5e  1      OPC=nop                    nop                         #  47    0x5d  1      OPC=nop                  
  nop                           #  48    0x5f  1      OPC=nop                    nop                         #  48    0x5e  1      OPC=nop                  
  nop                           #  49    0x60  1      OPC=nop                    nop                         #  49    0x5f  1      OPC=nop                  
  nop                           #  50    0x61  1      OPC=nop                    nop                         #  50    0x60  1      OPC=nop                  
  nop                           #  51    0x62  1      OPC=nop                    nop                         #  51    0x61  1      OPC=nop                  
  nop                           #  52    0x63  1      OPC=nop                    andl $0x80808080, %r9d      #  52    0x62  7      OPC=andl_r32_imm32       
  nop                           #  53    0x64  1      OPC=nop                    andl %esi, %r9d             #  53    0x69  3      OPC=andl_r32_r32         
  nop                           #  54    0x65  1      OPC=nop                    je .L_126820                #  54    0x6c  6      OPC=je_label_1           
  nop                           #  55    0x66  1      OPC=nop                    nop                         #  55    0x72  1      OPC=nop                  
  andl $0x80808080, %esi        #  56    0x67  6      OPC=andl_r32_imm32         nop                         #  56    0x73  1      OPC=nop                  
  andl %esi, %r9d               #  57    0x6d  3      OPC=andl_r32_r32           nop                         #  57    0x74  1      OPC=nop                  
  je .L_126820                  #  58    0x70  6      OPC=je_label_1             nop                         #  58    0x75  1      OPC=nop                  
  nop                           #  59    0x76  1      OPC=nop                    nop                         #  59    0x76  1      OPC=nop                  
  nop                           #  60    0x77  1      OPC=nop                    nop                         #  60    0x77  1      OPC=nop                  
  nop                           #  61    0x78  1      OPC=nop                    nop                         #  61    0x78  1      OPC=nop                  
  nop                           #  62    0x79  1      OPC=nop                    nop                         #  62    0x79  1      OPC=nop                  
  nop                           #  63    0x7a  1      OPC=nop                    nop                         #  63    0x7a  1      OPC=nop                  
  nop                           #  64    0x7b  1      OPC=nop                    nop                         #  64    0x7b  1      OPC=nop                  
  nop                           #  65    0x7c  1      OPC=nop                    nop                         #  65    0x7c  1      OPC=nop                  
  nop                           #  66    0x7d  1      OPC=nop                    nop                         #  66    0x7d  1      OPC=nop                  
  nop                           #  67    0x7e  1      OPC=nop                    nop                         #  67    0x7e  1      OPC=nop                  
  nop                           #  68    0x7f  1      OPC=nop                    nop                         #  68    0x7f  1      OPC=nop                  
.L_126860:                      #        0x80  0      OPC=<label>              .L_126860:                    #        0x80  0      OPC=<label>              
  orl %esp, %edx                #  69    0x80  2      OPC=orl_r32_r32            movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32         
  movsbl (%r15,%rdx,1), %esi    #  70    0x82  5      OPC=movsbl_r32_m8          movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8        
  addl $0x1, %edx               #  71    0x87  6      OPC=addl_r32_imm32         addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8        
  orl %ebp, %ecx                #  72    0x8d  2      OPC=orl_r32_r32            orl %ecx, %ecx              #  72    0x8a  2      OPC=orl_r32_r32_1        
  movb %sil, (%r15,%rcx,1)      #  73    0x8f  4      OPC=movb_m8_r8             movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8           
  addq $0x1, %rcx               #  74    0x93  4      OPC=addq_r64_imm8          addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8        
  testb %sil, %sil              #  75    0x97  3      OPC=testb_r8_r8            testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8          
  jne .L_126860                 #  76    0x9a  6      OPC=jne_label_1            jne .L_126860               #  76    0x96  6      OPC=jne_label_1          
  nop                           #  77    0xa0  1      OPC=nop                    nop                         #  77    0x9c  1      OPC=nop                  
  nop                           #  78    0xa1  1      OPC=nop                    nop                         #  78    0x9d  1      OPC=nop                  
  nop                           #  79    0xa2  1      OPC=nop                    nop                         #  79    0x9e  1      OPC=nop                  
  nop                           #  80    0xa3  1      OPC=nop                    nop                         #  80    0x9f  1      OPC=nop                  
  nop                           #  81    0xa4  1      OPC=nop                    popq %r11                   #  81    0xa0  2      OPC=popq_r64_1           
  nop                           #  82    0xa5  1      OPC=nop                    andl $0xe0, %r11d           #  82    0xa2  4      OPC=andl_r32_imm8        
  nop                           #  83    0xa6  1      OPC=nop                    addq %r15, %r11             #  83    0xa6  3      OPC=addq_r64_r64         
  nop                           #  84    0xa7  1      OPC=nop                    jmpq %r11                   #  84    0xa9  3      OPC=jmpq_r64             
  nop                           #  85    0xa8  1      OPC=nop                                                                                               
  nop                           #  86    0xa9  1      OPC=nop                  .size strcpy, .-strcpy                                                       
  popq %r11                     #  87    0xaa  2      OPC=popq_r64_1                                                                                        
  andl $0xe0, %r11d             #  88    0xac  4      OPC=andl_r32_imm8                                                                                     
  addq %r15, %r11               #  89    0xb0  3      OPC=addq_r64_r64                                                                                      
  jmpq %r11                     #  90    0xb3  3      OPC=jmpq_r64                                                                                          
                                                                                                                                                            
.size strcpy, .-strcpy                                                                                                                                      
                                                                                                                                                            

********************************************************************************

Progress Update: 

Lowest Cost Discovered (444)                                                   Lowest Known Correct Cost (457)                                              
                                                                                                                                                            
  .text                                                                          .text                                                                      
  .globl strcpy                                                                  .globl strcpy                                                              
  .type strcpy, @function                                                        .type strcpy, @function                                                    
                                                                                                                                                            
#! file-offset 0                                                               #! file-offset 0                                                             
#! rip-offset  0                                                               #! rip-offset  0                                                             
#! capacity    0 bytes                                                         #! capacity    0 bytes                                                       
                                                                                                                                                            
# Text                          #  Line  RIP   Bytes  Opcode                   # Text                        #  Line  RIP   Bytes  Opcode                   
.strcpy:                        #        0     0      OPC=<label>              .strcpy:                      #        0     0      OPC=<label>              
  movl %edi, %eax               #  1     0     2      OPC=movl_r32_r32           movl %edi, %eax             #  1     0     2      OPC=movl_r32_r32         
  movl %eax, %ecx               #  2     0x2   2      OPC=movl_r32_r32           nop                         #  2     0x2   1      OPC=nop                  
  nop                           #  3     0x4   1      OPC=nop                    movl %esi, %edi             #  3     0x3   2      OPC=movl_r32_r32_1       
  nop                           #  4     0x5   1      OPC=nop                    movq %rax, %rcx             #  4     0x5   3      OPC=movq_r64_r64         
  nop                           #  5     0x6   1      OPC=nop                    nop                         #  5     0x8   1      OPC=nop                  
  nop                           #  6     0x7   1      OPC=nop                    nop                         #  6     0x9   1      OPC=nop                  
  nop                           #  7     0x8   1      OPC=nop                    nop                         #  7     0xa   1      OPC=nop                  
  movl %esi, %edx               #  8     0x9   2      OPC=movl_r32_r32_1         nop                         #  8     0xb   1      OPC=nop                  
  movl %esi, %edi               #  9     0xb   2      OPC=movl_r32_r32           movl %esi, %edx             #  9     0xc   2      OPC=movl_r32_r32_1       
  nop                           #  10    0xd   1      OPC=nop                    andl $0x2, %edi             #  10    0xe   3      OPC=andl_r32_imm8        
  andl $0x2, %edi               #  11    0xe   3      OPC=andl_r32_imm8          nop                         #  11    0x11  1      OPC=nop                  
  nop                           #  12    0x11  1      OPC=nop                    jne .L_126860               #  12    0x12  6      OPC=jne_label_1          
  jne .L_126860                 #  13    0x12  6      OPC=jne_label_1            andl %esi, %esi             #  13    0x18  2      OPC=andl_r32_r32_1       
  andl %esi, %esi               #  14    0x18  2      OPC=andl_r32_r32_1         movl (%r15,%rsi,1), %r8d    #  14    0x1a  4      OPC=movl_r32_m32         
  movl (%r15,%rsi,1), %r8d      #  15    0x1a  4      OPC=movl_r32_m32           nop                         #  15    0x1e  1      OPC=nop                  
  nop                           #  16    0x1e  1      OPC=nop                    nop                         #  16    0x1f  1      OPC=nop                  
  nop                           #  17    0x1f  1      OPC=nop                    nop                         #  17    0x20  1      OPC=nop                  
  nop                           #  18    0x20  1      OPC=nop                    nop                         #  18    0x21  1      OPC=nop                  
  nop                           #  19    0x21  1      OPC=nop                    nop                         #  19    0x22  1      OPC=nop                  
  nop                           #  20    0x22  1      OPC=nop                    nop                         #  20    0x23  1      OPC=nop                  
  nop                           #  21    0x23  1      OPC=nop                    nop                         #  21    0x24  1      OPC=nop                  
  nop                           #  22    0x24  1      OPC=nop                    nop                         #  22    0x25  1      OPC=nop                  
  nop                           #  23    0x25  1      OPC=nop                    nop                         #  23    0x26  1      OPC=nop                  
  nop                           #  24    0x26  1      OPC=nop                    nop                         #  24    0x27  1      OPC=nop                  
  nop                           #  25    0x27  1      OPC=nop                    nop                         #  25    0x28  1      OPC=nop                  
  nop                           #  26    0x28  1      OPC=nop                    nop                         #  26    0x29  1      OPC=nop                  
  nop                           #  27    0x29  1      OPC=nop                    nop                         #  27    0x2a  1      OPC=nop                  
  nop                           #  28    0x2a  1      OPC=nop                    nop                         #  28    0x2b  1      OPC=nop                  
  nop                           #  29    0x2b  1      OPC=nop                    nop                         #  29    0x2c  1      OPC=nop                  
  nop                           #  30    0x2c  1      OPC=nop                    movl %esp, %esi             #  30    0x2d  2      OPC=movl_r32_r32         
  andw $0xfd, %di               #  31    0x2d  4      OPC=andw_r16_imm8          nop                         #  31    0x2f  1      OPC=nop                  
  movq %rbp, %r9                #  32    0x31  3      OPC=movq_r64_r64           andl %esp, %esi             #  32    0x30  2      OPC=andl_r32_r32_1       
  nop                           #  33    0x34  1      OPC=nop                    jne .L_126860               #  33    0x32  6      OPC=jne_label_1          
  nop                           #  34    0x35  1      OPC=nop                    nop                         #  34    0x38  1      OPC=nop                  
  nop                           #  35    0x36  1      OPC=nop                    nop                         #  35    0x39  1      OPC=nop                  
  jne .L_126860                 #  36    0x37  6      OPC=jne_label_1            nop                         #  36    0x3a  1      OPC=nop                  
  nop                           #  37    0x3d  1      OPC=nop                    nop                         #  37    0x3b  1      OPC=nop                  
  nop                           #  38    0x3e  1      OPC=nop                    movzwq %si, %r9             #  38    0x3c  4      OPC=movzwq_r64_r16       
  nop                           #  39    0x3f  1      OPC=nop                  .L_126820:                    #        0x40  0      OPC=<label>              
.L_126820:                      #        0x40  0      OPC=<label>                orl %ecx, %ecx              #  39    0x40  2      OPC=orl_r32_r32_1        
  addw $0x4, %cx                #  40    0x40  4      OPC=addw_r16_imm8          movl %r8d, (%r15,%rcx,1)    #  40    0x42  4      OPC=movl_m32_r32         
  movl %r8d, -0x4(%r15,%rcx,1)  #  41    0x44  5      OPC=movl_m32_r32           addl $0x4, %edx             #  41    0x46  3      OPC=addl_r32_imm8        
  addl $0x4, %edx               #  42    0x49  3      OPC=addl_r32_imm8          movl (%r15,%rdx,1), %r8d    #  42    0x49  4      OPC=movl_r32_m32         
  movl (%r15,%rdx,1), %r8d      #  43    0x4c  4      OPC=movl_r32_m32           addl $0x4, %ecx             #  43    0x4d  3      OPC=addl_r32_imm8        
  leal -0x1010101(%r8), %esi    #  44    0x50  7      OPC=leal_r32_m32           orl %r8d, %r9d              #  44    0x50  3      OPC=orl_r32_r32_1        
  addl %r8d, %r9d               #  45    0x57  3      OPC=addl_r32_r32_1         leal -0x1010101(%r8), %esi  #  45    0x53  7      OPC=leal_r32_m64         
  notq %r9                      #  46    0x5a  3      OPC=notq_r64               notq %r9                    #  46    0x5a  3      OPC=notq_r64             
  nop                           #  47    0x5d  1      OPC=nop                    nop                         #  47    0x5d  1      OPC=nop                  
  nop                           #  48    0x5e  1      OPC=nop                    nop                         #  48    0x5e  1      OPC=nop                  
  nop                           #  49    0x5f  1      OPC=nop                    nop                         #  49    0x5f  1      OPC=nop                  
  nop                           #  50    0x60  1      OPC=nop                    nop                         #  50    0x60  1      OPC=nop                  
  nop                           #  51    0x61  1      OPC=nop                    nop                         #  51    0x61  1      OPC=nop                  
  nop                           #  52    0x62  1      OPC=nop                    andl $0x80808080, %r9d      #  52    0x62  7      OPC=andl_r32_imm32       
  nop                           #  53    0x63  1      OPC=nop                    andl %esi, %r9d             #  53    0x69  3      OPC=andl_r32_r32         
  nop                           #  54    0x64  1      OPC=nop                    je .L_126820                #  54    0x6c  6      OPC=je_label_1           
  nop                           #  55    0x65  1      OPC=nop                    nop                         #  55    0x72  1      OPC=nop                  
  nop                           #  56    0x66  1      OPC=nop                    nop                         #  56    0x73  1      OPC=nop                  
  nop                           #  57    0x67  1      OPC=nop                    nop                         #  57    0x74  1      OPC=nop                  
  nop                           #  58    0x68  1      OPC=nop                    nop                         #  58    0x75  1      OPC=nop                  
  nop                           #  59    0x69  1      OPC=nop                    nop                         #  59    0x76  1      OPC=nop                  
  nop                           #  60    0x6a  1      OPC=nop                    nop                         #  60    0x77  1      OPC=nop                  
  andl $0x80808080, %esi        #  61    0x6b  6      OPC=andl_r32_imm32         nop                         #  61    0x78  1      OPC=nop                  
  andl %esi, %r9d               #  62    0x71  3      OPC=andl_r32_r32           nop                         #  62    0x79  1      OPC=nop                  
  je .L_126820                  #  63    0x74  6      OPC=je_label_1             nop                         #  63    0x7a  1      OPC=nop                  
  nop                           #  64    0x7a  1      OPC=nop                    nop                         #  64    0x7b  1      OPC=nop                  
  nop                           #  65    0x7b  1      OPC=nop                    nop                         #  65    0x7c  1      OPC=nop                  
  nop                           #  66    0x7c  1      OPC=nop                    nop                         #  66    0x7d  1      OPC=nop                  
  nop                           #  67    0x7d  1      OPC=nop                    nop                         #  67    0x7e  1      OPC=nop                  
  nop                           #  68    0x7e  1      OPC=nop                    nop                         #  68    0x7f  1      OPC=nop                  
  nop                           #  69    0x7f  1      OPC=nop                  .L_126860:                    #        0x80  0      OPC=<label>              
.L_126860:                      #        0x80  0      OPC=<label>                movl %edx, %edx             #  69    0x80  2      OPC=movl_r32_r32         
  orl %edx, %edx                #  70    0x80  2      OPC=orl_r32_r32            movzbl (%r15,%rdx,1), %esi  #  70    0x82  5      OPC=movzbl_r32_m8        
  movzbl (%r15,%rdx,1), %esi    #  71    0x82  5      OPC=movzbl_r32_m8          addl $0x1, %edx             #  71    0x87  3      OPC=addl_r32_imm8        
  addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8          orl %ecx, %ecx              #  72    0x8a  2      OPC=orl_r32_r32_1        
  orl %ecx, %ecx                #  73    0x8b  2      OPC=orl_r32_r32            movb %sil, (%r15,%rcx,1)    #  73    0x8c  4      OPC=movb_m8_r8           
  movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8             addl $0x1, %ecx             #  74    0x90  3      OPC=addl_r32_imm8        
  addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8          testb %sil, %sil            #  75    0x93  3      OPC=testb_r8_r8          
  testb %sil, %sil              #  76    0x95  3      OPC=testb_r8_r8            jne .L_126860               #  76    0x96  6      OPC=jne_label_1          
  jne .L_126860                 #  77    0x98  6      OPC=jne_label_1            nop                         #  77    0x9c  1      OPC=nop                  
  nop                           #  78    0x9e  1      OPC=nop                    nop                         #  78    0x9d  1      OPC=nop                  
  nop                           #  79    0x9f  1      OPC=nop                    nop                         #  79    0x9e  1      OPC=nop                  
  nop                           #  80    0xa0  1      OPC=nop                    nop                         #  80    0x9f  1      OPC=nop                  
  nop                           #  81    0xa1  1      OPC=nop                    popq %r11                   #  81    0xa0  2      OPC=popq_r64_1           
  nop                           #  82    0xa2  1      OPC=nop                    andl $0xe0, %r11d           #  82    0xa2  4      OPC=andl_r32_imm8        
  nop                           #  83    0xa3  1      OPC=nop                    addq %r15, %r11             #  83    0xa6  3      OPC=addq_r64_r64         
  nop                           #  84    0xa4  1      OPC=nop                    jmpq %r11                   #  84    0xa9  3      OPC=jmpq_r64             
  nop                           #  85    0xa5  1      OPC=nop                                                                                               
  nop                           #  86    0xa6  1      OPC=nop                  .size strcpy, .-strcpy                                                       
  nop                           #  87    0xa7  1      OPC=nop                                                                                               
  nop                           #  88    0xa8  1      OPC=nop                                                                                               
  nop                           #  89    0xa9  1      OPC=nop                                                                                               
  nop                           #  90    0xaa  1      OPC=nop                                                                                               
  nop                           #  91    0xab  1      OPC=nop                                                                                               
  nop                           #  92    0xac  1      OPC=nop                                                                                               
  nop                           #  93    0xad  1      OPC=nop                                                                                               
  nop                           #  94    0xae  1      OPC=nop                                                                                               
  nop                           #  95    0xaf  1      OPC=nop                                                                                               
  nop                           #  96    0xb0  1      OPC=nop                                                                                               
  nop                           #  97    0xb1  1      OPC=nop                                                                                               
  popq %r11                     #  98    0xb2  2      OPC=popq_r64_1                                                                                        
  andl $0xe0, %r11d             #  99    0xb4  4      OPC=andl_r32_imm8                                                                                     
  addq %r15, %r11               #  100   0xb8  3      OPC=addq_r64_r64                                                                                      
  jmpq %r11                     #  101   0xbb  3      OPC=jmpq_r64                                                                                          
                                                                                                                                                            
.size strcpy, .-strcpy                                                                                                                                      
                                                                                                                                                            

********************************************************************************

Progress Update: 

Lowest Cost Discovered (444)                                                   Lowest Known Correct Cost (444)                                                
                                                                                                                                                              
  .text                                                                          .text                                                                        
  .globl strcpy                                                                  .globl strcpy                                                                
  .type strcpy, @function                                                        .type strcpy, @function                                                      
                                                                                                                                                              
#! file-offset 0                                                               #! file-offset 0                                                               
#! rip-offset  0                                                               #! rip-offset  0                                                               
#! capacity    0 bytes                                                         #! capacity    0 bytes                                                         
                                                                                                                                                              
# Text                          #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                        #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  movl %edi, %eax               #  1     0     2      OPC=movl_r32_r32           nop                           #  1     0     1      OPC=nop                  
  movl %eax, %ecx               #  2     0x2   2      OPC=movl_r32_r32           movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                           #  3     0x4   1      OPC=nop                    nop                           #  3     0x3   1      OPC=nop                  
  nop                           #  4     0x5   1      OPC=nop                    nop                           #  4     0x4   1      OPC=nop                  
  nop                           #  5     0x6   1      OPC=nop                    movl %eax, %ecx               #  5     0x5   2      OPC=movl_r32_r32         
  nop                           #  6     0x7   1      OPC=nop                    nop                           #  6     0x7   1      OPC=nop                  
  nop                           #  7     0x8   1      OPC=nop                    nop                           #  7     0x8   1      OPC=nop                  
  movl %esi, %edx               #  8     0x9   2      OPC=movl_r32_r32_1         movl %esi, %edx               #  8     0x9   2      OPC=movl_r32_r32         
  movl %esi, %edi               #  9     0xb   2      OPC=movl_r32_r32           nop                           #  9     0xb   1      OPC=nop                  
  nop                           #  10    0xd   1      OPC=nop                    nop                           #  10    0xc   1      OPC=nop                  
  andl $0x2, %edi               #  11    0xe   3      OPC=andl_r32_imm8          nop                           #  11    0xd   1      OPC=nop                  
  nop                           #  12    0x11  1      OPC=nop                    movl %esi, %edi               #  12    0xe   2      OPC=movl_r32_r32         
  jne .L_126860                 #  13    0x12  6      OPC=jne_label_1            andl $0x2, %edi               #  13    0x10  3      OPC=andl_r32_imm8        
  andl %esi, %esi               #  14    0x18  2      OPC=andl_r32_r32_1         jne .L_126860                 #  14    0x13  6      OPC=jne_label_1          
  movl (%r15,%rsi,1), %r8d      #  15    0x1a  4      OPC=movl_r32_m32           andl %edx, %esi               #  15    0x19  2      OPC=andl_r32_r32         
  nop                           #  16    0x1e  1      OPC=nop                    movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                           #  17    0x1f  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                           #  18    0x20  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                           #  19    0x21  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                           #  20    0x22  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                           #  21    0x23  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                           #  22    0x24  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                           #  23    0x25  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                           #  24    0x26  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                           #  25    0x27  1      OPC=nop                    nop                           #  25    0x27  1      OPC=nop                  
  nop                           #  26    0x28  1      OPC=nop                    nop                           #  26    0x28  1      OPC=nop                  
  nop                           #  27    0x29  1      OPC=nop                    nop                           #  27    0x29  1      OPC=nop                  
  nop                           #  28    0x2a  1      OPC=nop                    nop                           #  28    0x2a  1      OPC=nop                  
  nop                           #  29    0x2b  1      OPC=nop                    nop                           #  29    0x2b  1      OPC=nop                  
  nop                           #  30    0x2c  1      OPC=nop                    nop                           #  30    0x2c  1      OPC=nop                  
  andw $0xfd, %di               #  31    0x2d  4      OPC=andw_r16_imm8          shrb $0x3, %dil               #  31    0x2d  4      OPC=shrb_r8_imm8         
  movq %rbp, %r9                #  32    0x31  3      OPC=movq_r64_r64           nop                           #  32    0x31  1      OPC=nop                  
  nop                           #  33    0x34  1      OPC=nop                    nop                           #  33    0x32  1      OPC=nop                  
  nop                           #  34    0x35  1      OPC=nop                    movq %rdi, %r9                #  34    0x33  3      OPC=movq_r64_r64         
  nop                           #  35    0x36  1      OPC=nop                    nop                           #  35    0x36  1      OPC=nop                  
  jne .L_126860                 #  36    0x37  6      OPC=jne_label_1            jne .L_126860                 #  36    0x37  6      OPC=jne_label_1          
  nop                           #  37    0x3d  1      OPC=nop                    nop                           #  37    0x3d  1      OPC=nop                  
  nop                           #  38    0x3e  1      OPC=nop                    nop                           #  38    0x3e  1      OPC=nop                  
  nop                           #  39    0x3f  1      OPC=nop                    nop                           #  39    0x3f  1      OPC=nop                  
.L_126820:                      #        0x40  0      OPC=<label>              .L_126820:                      #        0x40  0      OPC=<label>              
  addw $0x4, %cx                #  40    0x40  4      OPC=addw_r16_imm8          addl $0x4, %ecx               #  40    0x40  6      OPC=addl_r32_imm32       
  movl %r8d, -0x4(%r15,%rcx,1)  #  41    0x44  5      OPC=movl_m32_r32           movl %r8d, -0x4(%r15,%rcx,1)  #  41    0x46  5      OPC=movl_m32_r32         
  addl $0x4, %edx               #  42    0x49  3      OPC=addl_r32_imm8          addl $0x4, %edx               #  42    0x4b  3      OPC=addl_r32_imm8        
  movl (%r15,%rdx,1), %r8d      #  43    0x4c  4      OPC=movl_r32_m32           movl (%r15,%rdx,1), %r8d      #  43    0x4e  4      OPC=movl_r32_m32         
  leal -0x1010101(%r8), %esi    #  44    0x50  7      OPC=leal_r32_m32           leal -0x1010101(%r8), %esi    #  44    0x52  7      OPC=leal_r32_m32         
  addl %r8d, %r9d               #  45    0x57  3      OPC=addl_r32_r32_1         xorl %r8d, %r9d               #  45    0x59  3      OPC=xorl_r32_r32         
  notq %r9                      #  46    0x5a  3      OPC=notq_r64               notl %r9d                     #  46    0x5c  3      OPC=notl_r32             
  nop                           #  47    0x5d  1      OPC=nop                    nop                           #  47    0x5f  1      OPC=nop                  
  nop                           #  48    0x5e  1      OPC=nop                    nop                           #  48    0x60  1      OPC=nop                  
  nop                           #  49    0x5f  1      OPC=nop                    nop                           #  49    0x61  1      OPC=nop                  
  nop                           #  50    0x60  1      OPC=nop                    nop                           #  50    0x62  1      OPC=nop                  
  nop                           #  51    0x61  1      OPC=nop                    nop                           #  51    0x63  1      OPC=nop                  
  nop                           #  52    0x62  1      OPC=nop                    nop                           #  52    0x64  1      OPC=nop                  
  nop                           #  53    0x63  1      OPC=nop                    nop                           #  53    0x65  1      OPC=nop                  
  nop                           #  54    0x64  1      OPC=nop                    nop                           #  54    0x66  1      OPC=nop                  
  nop                           #  55    0x65  1      OPC=nop                    nop                           #  55    0x67  1      OPC=nop                  
  nop                           #  56    0x66  1      OPC=nop                    nop                           #  56    0x68  1      OPC=nop                  
  nop                           #  57    0x67  1      OPC=nop                    nop                           #  57    0x69  1      OPC=nop                  
  nop                           #  58    0x68  1      OPC=nop                    nop                           #  58    0x6a  1      OPC=nop                  
  nop                           #  59    0x69  1      OPC=nop                    nop                           #  59    0x6b  1      OPC=nop                  
  nop                           #  60    0x6a  1      OPC=nop                    nop                           #  60    0x6c  1      OPC=nop                  
  andl $0x80808080, %esi        #  61    0x6b  6      OPC=andl_r32_imm32         andl $0x80808080, %esi        #  61    0x6d  6      OPC=andl_r32_imm32       
  andl %esi, %r9d               #  62    0x71  3      OPC=andl_r32_r32           andl %esi, %r9d               #  62    0x73  3      OPC=andl_r32_r32         
  je .L_126820                  #  63    0x74  6      OPC=je_label_1             je .L_126820                  #  63    0x76  6      OPC=je_label_1           
  nop                           #  64    0x7a  1      OPC=nop                    nop                           #  64    0x7c  1      OPC=nop                  
  nop                           #  65    0x7b  1      OPC=nop                    nop                           #  65    0x7d  1      OPC=nop                  
  nop                           #  66    0x7c  1      OPC=nop                    nop                           #  66    0x7e  1      OPC=nop                  
  nop                           #  67    0x7d  1      OPC=nop                    nop                           #  67    0x7f  1      OPC=nop                  
  nop                           #  68    0x7e  1      OPC=nop                  .L_126860:                      #        0x80  0      OPC=<label>              
  nop                           #  69    0x7f  1      OPC=nop                    orl %edx, %edx                #  68    0x80  2      OPC=orl_r32_r32          
.L_126860:                      #        0x80  0      OPC=<label>                movzbl (%r15,%rdx,1), %esi    #  69    0x82  5      OPC=movzbl_r32_m8        
  orl %edx, %edx                #  70    0x80  2      OPC=orl_r32_r32            addq $0x1, %rdx               #  70    0x87  4      OPC=addq_r64_imm8        
  movzbl (%r15,%rdx,1), %esi    #  71    0x82  5      OPC=movzbl_r32_m8          andl %ecx, %ecx               #  71    0x8b  2      OPC=andl_r32_r32_1       
  addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8          movb %sil, (%r15,%rcx,1)      #  72    0x8d  4      OPC=movb_m8_r8           
  orl %ecx, %ecx                #  73    0x8b  2      OPC=orl_r32_r32            addq $0x1, %rcx               #  73    0x91  4      OPC=addq_r64_imm8        
  movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8             negl %esi                     #  74    0x95  2      OPC=negl_r32             
  addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8          jne .L_126860                 #  75    0x97  6      OPC=jne_label_1          
  testb %sil, %sil              #  76    0x95  3      OPC=testb_r8_r8            nop                           #  76    0x9d  1      OPC=nop                  
  jne .L_126860                 #  77    0x98  6      OPC=jne_label_1            nop                           #  77    0x9e  1      OPC=nop                  
  nop                           #  78    0x9e  1      OPC=nop                    nop                           #  78    0x9f  1      OPC=nop                  
  nop                           #  79    0x9f  1      OPC=nop                    nop                           #  79    0xa0  1      OPC=nop                  
  nop                           #  80    0xa0  1      OPC=nop                    nop                           #  80    0xa1  1      OPC=nop                  
  nop                           #  81    0xa1  1      OPC=nop                    nop                           #  81    0xa2  1      OPC=nop                  
  nop                           #  82    0xa2  1      OPC=nop                    nop                           #  82    0xa3  1      OPC=nop                  
  nop                           #  83    0xa3  1      OPC=nop                    nop                           #  83    0xa4  1      OPC=nop                  
  nop                           #  84    0xa4  1      OPC=nop                    nop                           #  84    0xa5  1      OPC=nop                  
  nop                           #  85    0xa5  1      OPC=nop                    nop                           #  85    0xa6  1      OPC=nop                  
  nop                           #  86    0xa6  1      OPC=nop                    nop                           #  86    0xa7  1      OPC=nop                  
  nop                           #  87    0xa7  1      OPC=nop                    nop                           #  87    0xa8  1      OPC=nop                  
  nop                           #  88    0xa8  1      OPC=nop                    nop                           #  88    0xa9  1      OPC=nop                  
  nop                           #  89    0xa9  1      OPC=nop                    nop                           #  89    0xaa  1      OPC=nop                  
  nop                           #  90    0xaa  1      OPC=nop                    nop                           #  90    0xab  1      OPC=nop                  
  nop                           #  91    0xab  1      OPC=nop                    nop                           #  91    0xac  1      OPC=nop                  
  nop                           #  92    0xac  1      OPC=nop                    nop                           #  92    0xad  1      OPC=nop                  
  nop                           #  93    0xad  1      OPC=nop                    nop                           #  93    0xae  1      OPC=nop                  
  nop                           #  94    0xae  1      OPC=nop                    popq %r11                     #  94    0xaf  2      OPC=popq_r64_1           
  nop                           #  95    0xaf  1      OPC=nop                    andl $0xe0, %r11d             #  95    0xb1  4      OPC=andl_r32_imm8        
  nop                           #  96    0xb0  1      OPC=nop                    addq %r15, %r11               #  96    0xb5  3      OPC=addq_r64_r64         
  nop                           #  97    0xb1  1      OPC=nop                    jmpq %r11                     #  97    0xb8  3      OPC=jmpq_r64             
  popq %r11                     #  98    0xb2  2      OPC=popq_r64_1                                                                                          
  andl $0xe0, %r11d             #  99    0xb4  4      OPC=andl_r32_imm8        .size strcpy, .-strcpy                                                         
  addq %r15, %r11               #  100   0xb8  3      OPC=addq_r64_r64                                                                                        
  jmpq %r11                     #  101   0xbb  3      OPC=jmpq_r64                                                                                            
                                                                                                                                                              
.size strcpy, .-strcpy                                                                                                                                        
                                                                                                                                                              

********************************************************************************

Progress Update: 

Lowest Cost Discovered (443)                                                   Lowest Known Correct Cost (443)                                                
                                                                                                                                                              
  .text                                                                          .text                                                                        
  .globl strcpy                                                                  .globl strcpy                                                                
  .type strcpy, @function                                                        .type strcpy, @function                                                      
                                                                                                                                                              
#! file-offset 0                                                               #! file-offset 0                                                               
#! rip-offset  0                                                               #! rip-offset  0                                                               
#! capacity    0 bytes                                                         #! capacity    0 bytes                                                         
                                                                                                                                                              
# Text                          #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                        #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  movl %edi, %eax               #  1     0     2      OPC=movl_r32_r32           movl %edi, %eax               #  1     0     2      OPC=movl_r32_r32         
  nop                           #  2     0x2   1      OPC=nop                    nop                           #  2     0x2   1      OPC=nop                  
  nop                           #  3     0x3   1      OPC=nop                    nop                           #  3     0x3   1      OPC=nop                  
  movl %eax, %ecx               #  4     0x4   2      OPC=movl_r32_r32           movl %eax, %ecx               #  4     0x4   2      OPC=movl_r32_r32         
  movl %esi, %edx               #  5     0x6   2      OPC=movl_r32_r32           movl %esi, %edx               #  5     0x6   2      OPC=movl_r32_r32         
  nop                           #  6     0x8   1      OPC=nop                    nop                           #  6     0x8   1      OPC=nop                  
  movl %esi, %edi               #  7     0x9   2      OPC=movl_r32_r32           movl %esi, %edi               #  7     0x9   2      OPC=movl_r32_r32         
  nop                           #  8     0xb   1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  nop                           #  9     0xc   1      OPC=nop                    nop                           #  9     0xc   1      OPC=nop                  
  andl $0x2, %edi               #  10    0xd   3      OPC=andl_r32_imm8          andl $0x2, %edi               #  10    0xd   3      OPC=andl_r32_imm8        
  jne .L_126860                 #  11    0x10  6      OPC=jne_label_1            jne .L_126860                 #  11    0x10  6      OPC=jne_label_1          
  nop                           #  12    0x16  1      OPC=nop                    nop                           #  12    0x16  1      OPC=nop                  
  nop                           #  13    0x17  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  movl %edx, %esi               #  14    0x18  2      OPC=movl_r32_r32           movl %edx, %esi               #  14    0x18  2      OPC=movl_r32_r32         
  movl (%r15,%rsi,1), %r8d      #  15    0x1a  4      OPC=movl_r32_m32           movl (%r15,%rsi,1), %r8d      #  15    0x1a  4      OPC=movl_r32_m32         
  nop                           #  16    0x1e  1      OPC=nop                    nop                           #  16    0x1e  1      OPC=nop                  
  nop                           #  17    0x1f  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                           #  18    0x20  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                           #  19    0x21  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                           #  20    0x22  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                           #  21    0x23  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                           #  22    0x24  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                           #  23    0x25  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                           #  24    0x26  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                           #  25    0x27  1      OPC=nop                    nop                           #  25    0x27  1      OPC=nop                  
  nop                           #  26    0x28  1      OPC=nop                    nop                           #  26    0x28  1      OPC=nop                  
  nop                           #  27    0x29  1      OPC=nop                    nop                           #  27    0x29  1      OPC=nop                  
  movq %rbp, %r9                #  28    0x2a  3      OPC=movq_r64_r64           movq %rbp, %r9                #  28    0x2a  3      OPC=movq_r64_r64         
  nop                           #  29    0x2d  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                           #  30    0x2e  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                           #  31    0x2f  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                           #  32    0x30  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                           #  33    0x31  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                           #  34    0x32  1      OPC=nop                    nop                           #  34    0x32  1      OPC=nop                  
  jne .L_126860                 #  35    0x33  6      OPC=jne_label_1            jne .L_126860                 #  35    0x33  6      OPC=jne_label_1          
  nop                           #  36    0x39  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                           #  37    0x3a  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                           #  38    0x3b  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                           #  39    0x3c  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                           #  40    0x3d  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                           #  41    0x3e  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
  nop                           #  42    0x3f  1      OPC=nop                    nop                           #  42    0x3f  1      OPC=nop                  
.L_126820:                      #        0x40  0      OPC=<label>              .L_126820:                      #        0x40  0      OPC=<label>              
  addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32         addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32           movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8          addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32           xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  notl %r9d                     #  49    0x5c  3      OPC=notl_r32               notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  nop                           #  50    0x5f  1      OPC=nop                    nop                           #  50    0x5f  1      OPC=nop                  
  nop                           #  51    0x60  1      OPC=nop                    nop                           #  51    0x60  1      OPC=nop                  
  nop                           #  52    0x61  1      OPC=nop                    nop                           #  52    0x61  1      OPC=nop                  
  nop                           #  53    0x62  1      OPC=nop                    nop                           #  53    0x62  1      OPC=nop                  
  nop                           #  54    0x63  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  nop                           #  55    0x64  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                           #  56    0x65  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                           #  57    0x66  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                           #  58    0x67  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                           #  59    0x68  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                           #  60    0x69  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  andl $0x80808080, %esi        #  61    0x6a  6      OPC=andl_r32_imm32         andl $0x80808080, %esi        #  61    0x6a  6      OPC=andl_r32_imm32       
  andl %esi, %r9d               #  62    0x70  3      OPC=andl_r32_r32           andl %esi, %r9d               #  62    0x70  3      OPC=andl_r32_r32         
  je .L_126820                  #  63    0x73  6      OPC=je_label_1             je .L_126820                  #  63    0x73  6      OPC=je_label_1           
  nop                           #  64    0x79  1      OPC=nop                    nop                           #  64    0x79  1      OPC=nop                  
  nop                           #  65    0x7a  1      OPC=nop                    nop                           #  65    0x7a  1      OPC=nop                  
  nop                           #  66    0x7b  1      OPC=nop                    nop                           #  66    0x7b  1      OPC=nop                  
  nop                           #  67    0x7c  1      OPC=nop                    nop                           #  67    0x7c  1      OPC=nop                  
  nop                           #  68    0x7d  1      OPC=nop                    nop                           #  68    0x7d  1      OPC=nop                  
  nop                           #  69    0x7e  1      OPC=nop                    nop                           #  69    0x7e  1      OPC=nop                  
  nop                           #  70    0x7f  1      OPC=nop                    nop                           #  70    0x7f  1      OPC=nop                  
.L_126860:                      #        0x80  0      OPC=<label>              .L_126860:                      #        0x80  0      OPC=<label>              
  orl %ebp, %edx                #  71    0x80  2      OPC=orl_r32_r32            orl %ebp, %edx                #  71    0x80  2      OPC=orl_r32_r32          
  movsbq (%r15,%rdx,1), %rsi    #  72    0x82  5      OPC=movsbq_r64_m8          movsbq (%r15,%rdx,1), %rsi    #  72    0x82  5      OPC=movsbq_r64_m8        
  addq $0x1, %rdx               #  73    0x87  4      OPC=addq_r64_imm8          addq $0x1, %rdx               #  73    0x87  4      OPC=addq_r64_imm8        
  orl %esp, %ecx                #  74    0x8b  2      OPC=orl_r32_r32            orl %esp, %ecx                #  74    0x8b  2      OPC=orl_r32_r32          
  movb %sil, (%r15,%rcx,1)      #  75    0x8d  4      OPC=movb_m8_r8             movb %sil, (%r15,%rcx,1)      #  75    0x8d  4      OPC=movb_m8_r8           
  addq $0x1, %rcx               #  76    0x91  4      OPC=addq_r64_imm8          addq $0x1, %rcx               #  76    0x91  4      OPC=addq_r64_imm8        
  negl %esi                     #  77    0x95  2      OPC=negl_r32               negl %esi                     #  77    0x95  2      OPC=negl_r32             
  jne .L_126860                 #  78    0x97  6      OPC=jne_label_1            jne .L_126860                 #  78    0x97  6      OPC=jne_label_1          
  nop                           #  79    0x9d  1      OPC=nop                    nop                           #  79    0x9d  1      OPC=nop                  
  nop                           #  80    0x9e  1      OPC=nop                    nop                           #  80    0x9e  1      OPC=nop                  
  nop                           #  81    0x9f  1      OPC=nop                    nop                           #  81    0x9f  1      OPC=nop                  
  nop                           #  82    0xa0  1      OPC=nop                    nop                           #  82    0xa0  1      OPC=nop                  
  nop                           #  83    0xa1  1      OPC=nop                    nop                           #  83    0xa1  1      OPC=nop                  
  nop                           #  84    0xa2  1      OPC=nop                    nop                           #  84    0xa2  1      OPC=nop                  
  nop                           #  85    0xa3  1      OPC=nop                    nop                           #  85    0xa3  1      OPC=nop                  
  nop                           #  86    0xa4  1      OPC=nop                    nop                           #  86    0xa4  1      OPC=nop                  
  nop                           #  87    0xa5  1      OPC=nop                    nop                           #  87    0xa5  1      OPC=nop                  
  nop                           #  88    0xa6  1      OPC=nop                    nop                           #  88    0xa6  1      OPC=nop                  
  nop                           #  89    0xa7  1      OPC=nop                    nop                           #  89    0xa7  1      OPC=nop                  
  nop                           #  90    0xa8  1      OPC=nop                    nop                           #  90    0xa8  1      OPC=nop                  
  nop                           #  91    0xa9  1      OPC=nop                    nop                           #  91    0xa9  1      OPC=nop                  
  nop                           #  92    0xaa  1      OPC=nop                    nop                           #  92    0xaa  1      OPC=nop                  
  nop                           #  93    0xab  1      OPC=nop                    nop                           #  93    0xab  1      OPC=nop                  
  nop                           #  94    0xac  1      OPC=nop                    nop                           #  94    0xac  1      OPC=nop                  
  nop                           #  95    0xad  1      OPC=nop                    nop                           #  95    0xad  1      OPC=nop                  
  nop                           #  96    0xae  1      OPC=nop                    nop                           #  96    0xae  1      OPC=nop                  
  nop                           #  97    0xaf  1      OPC=nop                    nop                           #  97    0xaf  1      OPC=nop                  
  nop                           #  98    0xb0  1      OPC=nop                    nop                           #  98    0xb0  1      OPC=nop                  
  popq %r11                     #  99    0xb1  2      OPC=popq_r64_1             popq %r11                     #  99    0xb1  2      OPC=popq_r64_1           
  andl $0xe0, %r11d             #  100   0xb3  4      OPC=andl_r32_imm8          andl $0xe0, %r11d             #  100   0xb3  4      OPC=andl_r32_imm8        
  addq %r15, %r11               #  101   0xb7  3      OPC=addq_r64_r64           addq %r15, %r11               #  101   0xb7  3      OPC=addq_r64_r64         
  jmpq %r11                     #  102   0xba  3      OPC=jmpq_r64               jmpq %r11                     #  102   0xba  3      OPC=jmpq_r64             
                                                                                                                                                              
.size strcpy, .-strcpy                                                         .size strcpy, .-strcpy                                                         
                                                                                                                                                              

********************************************************************************

Progress Update: 

Lowest Cost Discovered (442)                                                   Lowest Known Correct Cost (442)                                                
                                                                                                                                                              
  .text                                                                          .text                                                                        
  .globl strcpy                                                                  .globl strcpy                                                                
  .type strcpy, @function                                                        .type strcpy, @function                                                      
                                                                                                                                                              
#! file-offset 0                                                               #! file-offset 0                                                               
#! rip-offset  0                                                               #! rip-offset  0                                                               
#! capacity    0 bytes                                                         #! capacity    0 bytes                                                         
                                                                                                                                                              
# Text                          #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                        #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  nop                           #  1     0     1      OPC=nop                    nop                           #  1     0     1      OPC=nop                  
  movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32           movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32           movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32           movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32           movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  nop                           #  6     0x9   1      OPC=nop                    nop                           #  6     0x9   1      OPC=nop                  
  nop                           #  7     0xa   1      OPC=nop                    nop                           #  7     0xa   1      OPC=nop                  
  nop                           #  8     0xb   1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8          andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  jne .L_126860                 #  10    0xf   6      OPC=jne_label_1            jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  nop                           #  11    0x15  1      OPC=nop                    nop                           #  11    0x15  1      OPC=nop                  
  nop                           #  12    0x16  1      OPC=nop                    nop                           #  12    0x16  1      OPC=nop                  
  nop                           #  13    0x17  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  nop                           #  14    0x18  1      OPC=nop                    nop                           #  14    0x18  1      OPC=nop                  
  movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32           movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32           movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                           #  17    0x1f  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                           #  18    0x20  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                           #  19    0x21  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                           #  20    0x22  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                           #  21    0x23  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                           #  22    0x24  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                           #  23    0x25  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                           #  24    0x26  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64           movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                           #  26    0x2a  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                           #  27    0x2b  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                           #  28    0x2c  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                           #  29    0x2d  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                           #  30    0x2e  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                           #  31    0x2f  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                           #  32    0x30  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                           #  33    0x31  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  jne .L_126860                 #  34    0x32  6      OPC=jne_label_1            jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                           #  35    0x38  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                           #  36    0x39  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                           #  37    0x3a  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                           #  38    0x3b  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                           #  39    0x3c  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                           #  40    0x3d  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                           #  41    0x3e  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
  nop                           #  42    0x3f  1      OPC=nop                    nop                           #  42    0x3f  1      OPC=nop                  
.L_126820:                      #        0x40  0      OPC=<label>              .L_126820:                      #        0x40  0      OPC=<label>              
  addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32         addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32           movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8          addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32           xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  notl %r9d                     #  49    0x5c  3      OPC=notl_r32               notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  nop                           #  50    0x5f  1      OPC=nop                    nop                           #  50    0x5f  1      OPC=nop                  
  nop                           #  51    0x60  1      OPC=nop                    nop                           #  51    0x60  1      OPC=nop                  
  nop                           #  52    0x61  1      OPC=nop                    nop                           #  52    0x61  1      OPC=nop                  
  nop                           #  53    0x62  1      OPC=nop                    nop                           #  53    0x62  1      OPC=nop                  
  nop                           #  54    0x63  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  nop                           #  55    0x64  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                           #  56    0x65  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                           #  57    0x66  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                           #  58    0x67  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                           #  59    0x68  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                           #  60    0x69  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32         andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1         andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  je .L_126820                  #  63    0x74  6      OPC=je_label_1             je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                           #  64    0x7a  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                           #  65    0x7b  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                           #  66    0x7c  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nop                           #  67    0x7d  1      OPC=nop                    nop                           #  67    0x7d  1      OPC=nop                  
  nop                           #  68    0x7e  1      OPC=nop                    nop                           #  68    0x7e  1      OPC=nop                  
  nop                           #  69    0x7f  1      OPC=nop                    nop                           #  69    0x7f  1      OPC=nop                  
.L_126860:                      #        0x80  0      OPC=<label>              .L_126860:                      #        0x80  0      OPC=<label>              
  subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32           subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8          movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8          addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32            orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8             movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8          addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  negl %esi                     #  76    0x95  2      OPC=negl_r32               negl %esi                     #  76    0x95  2      OPC=negl_r32             
  jne .L_126860                 #  77    0x97  6      OPC=jne_label_1            jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                           #  78    0x9d  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                           #  79    0x9e  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                           #  80    0x9f  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                           #  81    0xa0  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  nop                           #  82    0xa1  1      OPC=nop                    nop                           #  82    0xa1  1      OPC=nop                  
  nop                           #  83    0xa2  1      OPC=nop                    nop                           #  83    0xa2  1      OPC=nop                  
  nop                           #  84    0xa3  1      OPC=nop                    nop                           #  84    0xa3  1      OPC=nop                  
  nop                           #  85    0xa4  1      OPC=nop                    nop                           #  85    0xa4  1      OPC=nop                  
  nop                           #  86    0xa5  1      OPC=nop                    nop                           #  86    0xa5  1      OPC=nop                  
  nop                           #  87    0xa6  1      OPC=nop                    nop                           #  87    0xa6  1      OPC=nop                  
  nop                           #  88    0xa7  1      OPC=nop                    nop                           #  88    0xa7  1      OPC=nop                  
  nop                           #  89    0xa8  1      OPC=nop                    nop                           #  89    0xa8  1      OPC=nop                  
  nop                           #  90    0xa9  1      OPC=nop                    nop                           #  90    0xa9  1      OPC=nop                  
  nop                           #  91    0xaa  1      OPC=nop                    nop                           #  91    0xaa  1      OPC=nop                  
  nop                           #  92    0xab  1      OPC=nop                    nop                           #  92    0xab  1      OPC=nop                  
  popq %r11                     #  93    0xac  2      OPC=popq_r64_1             popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
  andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8          andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
  addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64           addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
  jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64               jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
                                                                                                                                                              
.size strcpy, .-strcpy                                                         .size strcpy, .-strcpy                                                         
                                                                                                                                                              

********************************************************************************

Progress Update: 

Lowest Cost Discovered (441)                                                   Lowest Known Correct Cost (442)                                                
                                                                                                                                                              
  .text                                                                          .text                                                                        
  .globl strcpy                                                                  .globl strcpy                                                                
  .type strcpy, @function                                                        .type strcpy, @function                                                      
                                                                                                                                                              
#! file-offset 0                                                               #! file-offset 0                                                               
#! rip-offset  0                                                               #! rip-offset  0                                                               
#! capacity    0 bytes                                                         #! capacity    0 bytes                                                         
                                                                                                                                                              
# Text                          #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                        #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  movl %esi, %edx               #  1     0     2      OPC=movl_r32_r32           nop                           #  1     0     1      OPC=nop                  
  movl %edi, %eax               #  2     0x2   2      OPC=movl_r32_r32           movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  movl %eax, %ecx               #  3     0x4   2      OPC=movl_r32_r32           movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  movw %si, %di                 #  4     0x6   3      OPC=movw_r16_r16_1         movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  andb $0x2, %dil               #  5     0x9   4      OPC=andb_r8_imm8           movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  jne .L_126860                 #  6     0xd   6      OPC=jne_label_1            nop                           #  6     0x9   1      OPC=nop                  
  nop                           #  7     0x13  1      OPC=nop                    nop                           #  7     0xa   1      OPC=nop                  
  nop                           #  8     0x14  1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  nop                           #  9     0x15  1      OPC=nop                    andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  movl %edx, %esi               #  10    0x16  2      OPC=movl_r32_r32           jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  movl (%r15,%rsi,1), %r8d      #  11    0x18  4      OPC=movl_r32_m32           nop                           #  11    0x15  1      OPC=nop                  
  nop                           #  12    0x1c  1      OPC=nop                    nop                           #  12    0x16  1      OPC=nop                  
  nop                           #  13    0x1d  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  nop                           #  14    0x1e  1      OPC=nop                    nop                           #  14    0x18  1      OPC=nop                  
  nop                           #  15    0x1f  1      OPC=nop                    movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  nop                           #  16    0x20  1      OPC=nop                    movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                           #  17    0x21  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                           #  18    0x22  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                           #  19    0x23  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                           #  20    0x24  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                           #  21    0x25  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                           #  22    0x26  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                           #  23    0x27  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                           #  24    0x28  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                           #  25    0x29  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                           #  26    0x2a  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                           #  27    0x2b  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                           #  28    0x2c  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                           #  29    0x2d  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                           #  30    0x2e  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                           #  31    0x2f  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                           #  32    0x30  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                           #  33    0x31  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                           #  34    0x32  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                           #  35    0x33  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                           #  36    0x34  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                           #  37    0x35  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                           #  38    0x36  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                           #  39    0x37  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                           #  40    0x38  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                           #  41    0x39  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
  jne .L_126860                 #  42    0x3a  6      OPC=jne_label_1            nop                           #  42    0x3f  1      OPC=nop                  
.L_126820:                      #        0x40  0      OPC=<label>              .L_126820:                      #        0x40  0      OPC=<label>              
  addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32         addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32           movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8          addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movq (%r15,%rdx,1), %r8       #  46    0x4e  4      OPC=movq_r64_m64           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m16           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  movq %r8, %r9                 #  48    0x59  3      OPC=movq_r64_r64           xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  notq %r9                      #  49    0x5c  3      OPC=notq_r64               notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  andl $0x80808080, %esi        #  50    0x5f  6      OPC=andl_r32_imm32         nop                           #  50    0x5f  1      OPC=nop                  
  nop                           #  51    0x65  1      OPC=nop                    nop                           #  51    0x60  1      OPC=nop                  
  nop                           #  52    0x66  1      OPC=nop                    nop                           #  52    0x61  1      OPC=nop                  
  nop                           #  53    0x67  1      OPC=nop                    nop                           #  53    0x62  1      OPC=nop                  
  nop                           #  54    0x68  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  nop                           #  55    0x69  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                           #  56    0x6a  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                           #  57    0x6b  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  andq %rsi, %r9                #  58    0x6c  3      OPC=andq_r64_r64           nop                           #  58    0x67  1      OPC=nop                  
  je .L_126820                  #  59    0x6f  6      OPC=je_label_1             nop                           #  59    0x68  1      OPC=nop                  
  nop                           #  60    0x75  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                           #  61    0x76  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                           #  62    0x77  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                           #  63    0x78  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                           #  64    0x79  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                           #  65    0x7a  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                           #  66    0x7b  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nop                           #  67    0x7c  1      OPC=nop                    nop                           #  67    0x7d  1      OPC=nop                  
  nop                           #  68    0x7d  1      OPC=nop                    nop                           #  68    0x7e  1      OPC=nop                  
  nop                           #  69    0x7e  1      OPC=nop                    nop                           #  69    0x7f  1      OPC=nop                  
.L_126860:                      #        0x7f  0      OPC=<label>              .L_126860:                      #        0x80  0      OPC=<label>              
  xorl %ebp, %edx               #  70    0x7f  2      OPC=xorl_r32_r32           subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  movzbq (%r15,%rdx,1), %rsi    #  71    0x81  5      OPC=movzbq_r64_m8          movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  addq $0x1, %rdx               #  72    0x86  4      OPC=addq_r64_imm8          addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  addl %esp, %ecx               #  73    0x8a  2      OPC=addl_r32_r32_1         orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  movb %sil, (%r15,%rcx,1)      #  74    0x8c  4      OPC=movb_m8_r8             movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  addq $0x1, %rcx               #  75    0x90  4      OPC=addq_r64_imm8          addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  negw %si                      #  76    0x94  3      OPC=negw_r16               negl %esi                     #  76    0x95  2      OPC=negl_r32             
  jne .L_126860                 #  77    0x97  6      OPC=jne_label_1            jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                           #  78    0x9d  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                           #  79    0x9e  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                           #  80    0x9f  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                           #  81    0xa0  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  nop                           #  82    0xa1  1      OPC=nop                    nop                           #  82    0xa1  1      OPC=nop                  
  nop                           #  83    0xa2  1      OPC=nop                    nop                           #  83    0xa2  1      OPC=nop                  
  nop                           #  84    0xa3  1      OPC=nop                    nop                           #  84    0xa3  1      OPC=nop                  
  nop                           #  85    0xa4  1      OPC=nop                    nop                           #  85    0xa4  1      OPC=nop                  
  nop                           #  86    0xa5  1      OPC=nop                    nop                           #  86    0xa5  1      OPC=nop                  
  nop                           #  87    0xa6  1      OPC=nop                    nop                           #  87    0xa6  1      OPC=nop                  
  nop                           #  88    0xa7  1      OPC=nop                    nop                           #  88    0xa7  1      OPC=nop                  
  nop                           #  89    0xa8  1      OPC=nop                    nop                           #  89    0xa8  1      OPC=nop                  
  popq %r11                     #  90    0xa9  2      OPC=popq_r64_1             nop                           #  90    0xa9  1      OPC=nop                  
  andl $0xe0, %r11d             #  91    0xab  4      OPC=andl_r32_imm8          nop                           #  91    0xaa  1      OPC=nop                  
  addq %r15, %r11               #  92    0xaf  3      OPC=addq_r64_r64           nop                           #  92    0xab  1      OPC=nop                  
  jmpq %r11                     #  93    0xb2  3      OPC=jmpq_r64               popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
                                                                                 andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
.size strcpy, .-strcpy                                                           addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
                                                                                 jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
                                                                                                                                                              
                                                                               .size strcpy, .-strcpy                                                         
                                                                                                                                                              

********************************************************************************

Progress Update: 

Lowest Cost Discovered (404)                                                     Lowest Known Correct Cost (442)                                                
                                                                                                                                                                
  .text                                                                            .text                                                                        
  .globl strcpy                                                                    .globl strcpy                                                                
  .type strcpy, @function                                                          .type strcpy, @function                                                      
                                                                                                                                                                
#! file-offset 0                                                                 #! file-offset 0                                                               
#! rip-offset  0                                                                 #! rip-offset  0                                                               
#! capacity    0 bytes                                                           #! capacity    0 bytes                                                         
                                                                                                                                                                
# Text                            #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  movq %rsi, %rdx                 #  1     0     3      OPC=movq_r64_r64           nop                           #  1     0     1      OPC=nop                  
  movl %edi, %eax                 #  2     0x3   2      OPC=movl_r32_r32           movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                             #  3     0x5   1      OPC=nop                    movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  nop                             #  4     0x6   1      OPC=nop                    movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  nop                             #  5     0x7   1      OPC=nop                    movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  nop                             #  6     0x8   1      OPC=nop                    nop                           #  6     0x9   1      OPC=nop                  
  movq %rdx, %rdi                 #  7     0x9   3      OPC=movq_r64_r64_1         nop                           #  7     0xa   1      OPC=nop                  
  andb $0x2, %dil                 #  8     0xc   4      OPC=andb_r8_imm8           nop                           #  8     0xb   1      OPC=nop                  
  nop                             #  9     0x10  1      OPC=nop                    andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  nop                             #  10    0x11  1      OPC=nop                    jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  movl %eax, %ecx                 #  11    0x12  2      OPC=movl_r32_r32           nop                           #  11    0x15  1      OPC=nop                  
  jne .L_126860                   #  12    0x14  6      OPC=jne_label_1            nop                           #  12    0x16  1      OPC=nop                  
  nop                             #  13    0x1a  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  nop                             #  14    0x1b  1      OPC=nop                    nop                           #  14    0x18  1      OPC=nop                  
  movl %esi, %esi                 #  15    0x1c  2      OPC=movl_r32_r32           movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  movl (%r15,%rsi,1), %r8d        #  16    0x1e  4      OPC=movl_r32_m32           movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                             #  17    0x22  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                             #  18    0x23  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                             #  19    0x24  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                             #  20    0x25  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                             #  21    0x26  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                             #  22    0x27  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                             #  23    0x28  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                             #  24    0x29  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                             #  25    0x2a  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                             #  26    0x2b  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                             #  27    0x2c  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                             #  28    0x2d  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                             #  29    0x2e  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                             #  30    0x2f  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                             #  31    0x30  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                             #  32    0x31  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                             #  33    0x32  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                             #  34    0x33  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                             #  35    0x34  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                             #  36    0x35  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                             #  37    0x36  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                             #  38    0x37  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                             #  39    0x38  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                             #  40    0x39  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  jne .L_126860                   #  41    0x3a  6      OPC=jne_label_1            nop                           #  41    0x3e  1      OPC=nop                  
  nop                             #  42    0x40  1      OPC=nop                    nop                           #  42    0x3f  1      OPC=nop                  
  nop                             #  43    0x41  1      OPC=nop                  .L_126820:                      #        0x40  0      OPC=<label>              
  nop                             #  44    0x42  1      OPC=nop                    addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
.L_126820:                        #        0x43  0      OPC=<label>                movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  addl $0x4, %ecx                 #  45    0x43  6      OPC=addl_r32_imm32         addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movl %r8d, -0x4(%r15,%rcx,1)    #  46    0x49  5      OPC=movl_m32_r32           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  addl $0x4, %edx                 #  47    0x4e  3      OPC=addl_r32_imm8          leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  movq (%r15,%rdx,1), %r8         #  48    0x51  4      OPC=movq_r64_m64           xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  leaq -0x1010101(%r8), %rsi      #  49    0x55  7      OPC=leaq_r64_m64           notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  movq %r8, %r9                   #  50    0x5c  3      OPC=movq_r64_r64           nop                           #  50    0x5f  1      OPC=nop                  
  notq %r9                        #  51    0x5f  3      OPC=notq_r64               nop                           #  51    0x60  1      OPC=nop                  
  andl $0x80808080, %esi          #  52    0x62  6      OPC=andl_r32_imm32         nop                           #  52    0x61  1      OPC=nop                  
  andl %esi, %r9d                 #  53    0x68  3      OPC=andl_r32_r32           nop                           #  53    0x62  1      OPC=nop                  
  nop                             #  54    0x6b  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  je .L_126820                    #  55    0x6c  6      OPC=je_label_1             nop                           #  55    0x64  1      OPC=nop                  
  nop                             #  56    0x72  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                             #  57    0x73  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                             #  58    0x74  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                             #  59    0x75  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                             #  60    0x76  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                             #  61    0x77  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nopl %eax                       #  62    0x78  3      OPC=nopl_r32               andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                             #  63    0x7b  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                             #  64    0x7c  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                             #  65    0x7d  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                             #  66    0x7e  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nop                             #  67    0x7f  1      OPC=nop                    nop                           #  67    0x7d  1      OPC=nop                  
  nop                             #  68    0x80  1      OPC=nop                    nop                           #  68    0x7e  1      OPC=nop                  
  nop                             #  69    0x81  1      OPC=nop                    nop                           #  69    0x7f  1      OPC=nop                  
.L_126860:                        #        0x82  0      OPC=<label>              .L_126860:                      #        0x80  0      OPC=<label>              
  addl $0x1, %edx                 #  70    0x82  3      OPC=addl_r32_imm8          subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  movsbl -0x1(%r15,%rdx,1), %esi  #  71    0x85  6      OPC=movsbl_r32_m8          movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  orl %ecx, %ecx                  #  72    0x8b  2      OPC=orl_r32_r32            addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  movb %sil, (%r15,%rcx,1)        #  73    0x8d  4      OPC=movb_m8_r8             orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  addq $0x1, %rcx                 #  74    0x91  4      OPC=addq_r64_imm8          movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  negq %rsi                       #  75    0x95  3      OPC=negq_r64               addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  jne .L_126860                   #  76    0x98  6      OPC=jne_label_1            negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                             #  77    0x9e  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                             #  78    0x9f  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                             #  79    0xa0  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                             #  80    0xa1  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                             #  81    0xa2  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  nop                             #  82    0xa3  1      OPC=nop                    nop                           #  82    0xa1  1      OPC=nop                  
  nop                             #  83    0xa4  1      OPC=nop                    nop                           #  83    0xa2  1      OPC=nop                  
  nop                             #  84    0xa5  1      OPC=nop                    nop                           #  84    0xa3  1      OPC=nop                  
  nop                             #  85    0xa6  1      OPC=nop                    nop                           #  85    0xa4  1      OPC=nop                  
  nop                             #  86    0xa7  1      OPC=nop                    nop                           #  86    0xa5  1      OPC=nop                  
  nop                             #  87    0xa8  1      OPC=nop                    nop                           #  87    0xa6  1      OPC=nop                  
  nop                             #  88    0xa9  1      OPC=nop                    nop                           #  88    0xa7  1      OPC=nop                  
  nop                             #  89    0xaa  1      OPC=nop                    nop                           #  89    0xa8  1      OPC=nop                  
  nop                             #  90    0xab  1      OPC=nop                    nop                           #  90    0xa9  1      OPC=nop                  
  nop                             #  91    0xac  1      OPC=nop                    nop                           #  91    0xaa  1      OPC=nop                  
  nop                             #  92    0xad  1      OPC=nop                    nop                           #  92    0xab  1      OPC=nop                  
  nop                             #  93    0xae  1      OPC=nop                    popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
  nop                             #  94    0xaf  1      OPC=nop                    andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
  nop                             #  95    0xb0  1      OPC=nop                    addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
  nop                             #  96    0xb1  1      OPC=nop                    jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
  nop                             #  97    0xb2  1      OPC=nop                                                                                                 
  nop                             #  98    0xb3  1      OPC=nop                  .size strcpy, .-strcpy                                                         
  popq %r11                       #  99    0xb4  2      OPC=popq_r64_1                                                                                          
  andl $0xe0, %r11d               #  100   0xb6  4      OPC=andl_r32_imm8                                                                                       
  addq %r15, %r11                 #  101   0xba  3      OPC=addq_r64_r64                                                                                        
  jmpq %r11                       #  102   0xbd  3      OPC=jmpq_r64                                                                                            
                                                                                                                                                                
.size strcpy, .-strcpy                                                                                                                                          
                                                                                                                                                                

********************************************************************************

Progress Update: 

Lowest Cost Discovered (403)                                                     Lowest Known Correct Cost (442)                                                
                                                                                                                                                                
  .text                                                                            .text                                                                        
  .globl strcpy                                                                    .globl strcpy                                                                
  .type strcpy, @function                                                          .type strcpy, @function                                                      
                                                                                                                                                                
#! file-offset 0                                                                 #! file-offset 0                                                               
#! rip-offset  0                                                                 #! rip-offset  0                                                               
#! capacity    0 bytes                                                           #! capacity    0 bytes                                                         
                                                                                                                                                                
# Text                            #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  movq %rsi, %rdx                 #  1     0     3      OPC=movq_r64_r64           nop                           #  1     0     1      OPC=nop                  
  movl %edi, %eax                 #  2     0x3   2      OPC=movl_r32_r32           movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                             #  3     0x5   1      OPC=nop                    movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  movl %eax, %ecx                 #  4     0x6   2      OPC=movl_r32_r32           movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  nop                             #  5     0x8   1      OPC=nop                    movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  nop                             #  6     0x9   1      OPC=nop                    nop                           #  6     0x9   1      OPC=nop                  
  movq %rdx, %rdi                 #  7     0xa   3      OPC=movq_r64_r64_1         nop                           #  7     0xa   1      OPC=nop                  
  andb $0x2, %dil                 #  8     0xd   4      OPC=andb_r8_imm8           nop                           #  8     0xb   1      OPC=nop                  
  nop                             #  9     0x11  1      OPC=nop                    andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  nop                             #  10    0x12  1      OPC=nop                    jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  nop                             #  11    0x13  1      OPC=nop                    nop                           #  11    0x15  1      OPC=nop                  
  jne .L_126860                   #  12    0x14  6      OPC=jne_label_1            nop                           #  12    0x16  1      OPC=nop                  
  nop                             #  13    0x1a  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  nop                             #  14    0x1b  1      OPC=nop                    nop                           #  14    0x18  1      OPC=nop                  
  movl %esi, %esi                 #  15    0x1c  2      OPC=movl_r32_r32           movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  movl (%r15,%rsi,1), %r8d        #  16    0x1e  4      OPC=movl_r32_m32           movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                             #  17    0x22  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                             #  18    0x23  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                             #  19    0x24  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                             #  20    0x25  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                             #  21    0x26  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                             #  22    0x27  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                             #  23    0x28  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                             #  24    0x29  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                             #  25    0x2a  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                             #  26    0x2b  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                             #  27    0x2c  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                             #  28    0x2d  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                             #  29    0x2e  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                             #  30    0x2f  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                             #  31    0x30  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                             #  32    0x31  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                             #  33    0x32  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                             #  34    0x33  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                             #  35    0x34  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                             #  36    0x35  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                             #  37    0x36  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                             #  38    0x37  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                             #  39    0x38  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  jne .L_126860                   #  40    0x39  6      OPC=jne_label_1            nop                           #  40    0x3d  1      OPC=nop                  
  nop                             #  41    0x3f  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
  nop                             #  42    0x40  1      OPC=nop                    nop                           #  42    0x3f  1      OPC=nop                  
  nop                             #  43    0x41  1      OPC=nop                  .L_126820:                      #        0x40  0      OPC=<label>              
.L_126820:                        #        0x42  0      OPC=<label>                addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  addl $0x4, %ecx                 #  44    0x42  6      OPC=addl_r32_imm32         movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  movl %r8d, -0x4(%r15,%rcx,1)    #  45    0x48  5      OPC=movl_m32_r32           addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  addl $0x4, %edx                 #  46    0x4d  3      OPC=addl_r32_imm8          movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  movq (%r15,%rdx,1), %r8         #  47    0x50  4      OPC=movq_r64_m64           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  leaq -0x1010101(%r8), %rsi      #  48    0x54  7      OPC=leaq_r64_m64           xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  movq %r8, %r9                   #  49    0x5b  3      OPC=movq_r64_r64           notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  notq %r9                        #  50    0x5e  3      OPC=notq_r64               nop                           #  50    0x5f  1      OPC=nop                  
  andl $0x80808080, %esi          #  51    0x61  6      OPC=andl_r32_imm32         nop                           #  51    0x60  1      OPC=nop                  
  andl %esi, %r9d                 #  52    0x67  3      OPC=andl_r32_r32           nop                           #  52    0x61  1      OPC=nop                  
  nop                             #  53    0x6a  1      OPC=nop                    nop                           #  53    0x62  1      OPC=nop                  
  je .L_126820                    #  54    0x6b  6      OPC=je_label_1             nop                           #  54    0x63  1      OPC=nop                  
  nop                             #  55    0x71  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                             #  56    0x72  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                             #  57    0x73  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                             #  58    0x74  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                             #  59    0x75  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                             #  60    0x76  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                             #  61    0x77  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                             #  62    0x78  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                             #  63    0x79  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                             #  64    0x7a  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                             #  65    0x7b  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                             #  66    0x7c  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nop                             #  67    0x7d  1      OPC=nop                    nop                           #  67    0x7d  1      OPC=nop                  
  nopl %eax                       #  68    0x7e  3      OPC=nopl_r32               nop                           #  68    0x7e  1      OPC=nop                  
.L_126860:                        #        0x81  0      OPC=<label>                nop                           #  69    0x7f  1      OPC=nop                  
  addl $0x1, %edx                 #  69    0x81  3      OPC=addl_r32_imm8        .L_126860:                      #        0x80  0      OPC=<label>              
  movsbl -0x1(%r15,%rdx,1), %esi  #  70    0x84  6      OPC=movsbl_r32_m8          subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  orl %ecx, %ecx                  #  71    0x8a  2      OPC=orl_r32_r32            movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  movb %sil, (%r15,%rcx,1)        #  72    0x8c  4      OPC=movb_m8_r8             addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  addq $0x1, %rcx                 #  73    0x90  4      OPC=addq_r64_imm8          orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  negq %rsi                       #  74    0x94  3      OPC=negq_r64               movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  jne .L_126860                   #  75    0x97  6      OPC=jne_label_1            addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                             #  76    0x9d  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                             #  77    0x9e  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                             #  78    0x9f  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                             #  79    0xa0  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                             #  80    0xa1  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                             #  81    0xa2  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  nop                             #  82    0xa3  1      OPC=nop                    nop                           #  82    0xa1  1      OPC=nop                  
  nop                             #  83    0xa4  1      OPC=nop                    nop                           #  83    0xa2  1      OPC=nop                  
  nop                             #  84    0xa5  1      OPC=nop                    nop                           #  84    0xa3  1      OPC=nop                  
  nop                             #  85    0xa6  1      OPC=nop                    nop                           #  85    0xa4  1      OPC=nop                  
  nop                             #  86    0xa7  1      OPC=nop                    nop                           #  86    0xa5  1      OPC=nop                  
  nop                             #  87    0xa8  1      OPC=nop                    nop                           #  87    0xa6  1      OPC=nop                  
  nop                             #  88    0xa9  1      OPC=nop                    nop                           #  88    0xa7  1      OPC=nop                  
  nop                             #  89    0xaa  1      OPC=nop                    nop                           #  89    0xa8  1      OPC=nop                  
  nop                             #  90    0xab  1      OPC=nop                    nop                           #  90    0xa9  1      OPC=nop                  
  nop                             #  91    0xac  1      OPC=nop                    nop                           #  91    0xaa  1      OPC=nop                  
  nop                             #  92    0xad  1      OPC=nop                    nop                           #  92    0xab  1      OPC=nop                  
  nop                             #  93    0xae  1      OPC=nop                    popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
  nop                             #  94    0xaf  1      OPC=nop                    andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
  nop                             #  95    0xb0  1      OPC=nop                    addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
  popq %r11                       #  96    0xb1  2      OPC=popq_r64_1             jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
  andl $0xe0, %r11d               #  97    0xb3  4      OPC=andl_r32_imm8                                                                                       
  addq %r15, %r11                 #  98    0xb7  3      OPC=addq_r64_r64         .size strcpy, .-strcpy                                                         
  jmpq %r11                       #  99    0xba  3      OPC=jmpq_r64                                                                                            
                                                                                                                                                                
.size strcpy, .-strcpy                                                                                                                                          
                                                                                                                                                                

********************************************************************************

Progress Update: 

Lowest Cost Discovered (402)                                                     Lowest Known Correct Cost (442)                                                
                                                                                                                                                                
  .text                                                                            .text                                                                        
  .globl strcpy                                                                    .globl strcpy                                                                
  .type strcpy, @function                                                          .type strcpy, @function                                                      
                                                                                                                                                                
#! file-offset 0                                                                 #! file-offset 0                                                               
#! rip-offset  0                                                                 #! rip-offset  0                                                               
#! capacity    0 bytes                                                           #! capacity    0 bytes                                                         
                                                                                                                                                                
# Text                            #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  movq %rsi, %rdx                 #  1     0     3      OPC=movq_r64_r64           nop                           #  1     0     1      OPC=nop                  
  movl %edi, %eax                 #  2     0x3   2      OPC=movl_r32_r32           movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                             #  3     0x5   1      OPC=nop                    movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  movl %edi, %ecx                 #  4     0x6   2      OPC=movl_r32_r32           movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  nop                             #  5     0x8   1      OPC=nop                    movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  movq %rdx, %rdi                 #  6     0x9   3      OPC=movq_r64_r64_1         nop                           #  6     0x9   1      OPC=nop                  
  andb $0x2, %dil                 #  7     0xc   4      OPC=andb_r8_imm8           nop                           #  7     0xa   1      OPC=nop                  
  nop                             #  8     0x10  1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  nop                             #  9     0x11  1      OPC=nop                    andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  nop                             #  10    0x12  1      OPC=nop                    jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  jne .L_126860                   #  11    0x13  6      OPC=jne_label_1            nop                           #  11    0x15  1      OPC=nop                  
  nop                             #  12    0x19  1      OPC=nop                    nop                           #  12    0x16  1      OPC=nop                  
  nop                             #  13    0x1a  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  movl %esi, %esi                 #  14    0x1b  2      OPC=movl_r32_r32           nop                           #  14    0x18  1      OPC=nop                  
  movl (%r15,%rsi,1), %r8d        #  15    0x1d  4      OPC=movl_r32_m32           movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  nop                             #  16    0x21  1      OPC=nop                    movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                             #  17    0x22  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                             #  18    0x23  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                             #  19    0x24  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                             #  20    0x25  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                             #  21    0x26  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                             #  22    0x27  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                             #  23    0x28  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                             #  24    0x29  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                             #  25    0x2a  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                             #  26    0x2b  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                             #  27    0x2c  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                             #  28    0x2d  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                             #  29    0x2e  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                             #  30    0x2f  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                             #  31    0x30  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                             #  32    0x31  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                             #  33    0x32  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                             #  34    0x33  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                             #  35    0x34  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                             #  36    0x35  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                             #  37    0x36  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                             #  38    0x37  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  jne .L_126860                   #  39    0x38  6      OPC=jne_label_1            nop                           #  39    0x3c  1      OPC=nop                  
  nop                             #  40    0x3e  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                             #  41    0x3f  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
  nop                             #  42    0x40  1      OPC=nop                    nop                           #  42    0x3f  1      OPC=nop                  
.L_126820:                        #        0x41  0      OPC=<label>              .L_126820:                      #        0x40  0      OPC=<label>              
  addl $0x4, %ecx                 #  43    0x41  6      OPC=addl_r32_imm32         addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  movl %r8d, -0x4(%r15,%rcx,1)    #  44    0x47  5      OPC=movl_m32_r32           movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  addl $0x4, %edx                 #  45    0x4c  3      OPC=addl_r32_imm8          addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movq (%r15,%rdx,1), %r8         #  46    0x4f  4      OPC=movq_r64_m64           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  leaq -0x1010101(%r8), %rsi      #  47    0x53  7      OPC=leaq_r64_m64           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  movq %r8, %r9                   #  48    0x5a  3      OPC=movq_r64_r64           xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  notq %r9                        #  49    0x5d  3      OPC=notq_r64               notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  andl $0x80808080, %esi          #  50    0x60  6      OPC=andl_r32_imm32         nop                           #  50    0x5f  1      OPC=nop                  
  andl %esi, %r9d                 #  51    0x66  3      OPC=andl_r32_r32           nop                           #  51    0x60  1      OPC=nop                  
  nop                             #  52    0x69  1      OPC=nop                    nop                           #  52    0x61  1      OPC=nop                  
  je .L_126820                    #  53    0x6a  6      OPC=je_label_1             nop                           #  53    0x62  1      OPC=nop                  
  nop                             #  54    0x70  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  nop                             #  55    0x71  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                             #  56    0x72  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                             #  57    0x73  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                             #  58    0x74  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                             #  59    0x75  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                             #  60    0x76  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                             #  61    0x77  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                             #  62    0x78  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                             #  63    0x79  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                             #  64    0x7a  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                             #  65    0x7b  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                             #  66    0x7c  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nopl %eax                       #  67    0x7d  3      OPC=nopl_r32               nop                           #  67    0x7d  1      OPC=nop                  
.L_126860:                        #        0x80  0      OPC=<label>                nop                           #  68    0x7e  1      OPC=nop                  
  addl $0x1, %edx                 #  68    0x80  3      OPC=addl_r32_imm8          nop                           #  69    0x7f  1      OPC=nop                  
  movsbl -0x1(%r15,%rdx,1), %esi  #  69    0x83  6      OPC=movsbl_r32_m8        .L_126860:                      #        0x80  0      OPC=<label>              
  orl %ecx, %ecx                  #  70    0x89  2      OPC=orl_r32_r32            subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  movb %sil, (%r15,%rcx,1)        #  71    0x8b  4      OPC=movb_m8_r8             movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  addq $0x1, %rcx                 #  72    0x8f  4      OPC=addq_r64_imm8          addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  negq %rsi                       #  73    0x93  3      OPC=negq_r64               orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  jne .L_126860                   #  74    0x96  6      OPC=jne_label_1            movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  nop                             #  75    0x9c  1      OPC=nop                    addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                             #  76    0x9d  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                             #  77    0x9e  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                             #  78    0x9f  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                             #  79    0xa0  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                             #  80    0xa1  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                             #  81    0xa2  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  nop                             #  82    0xa3  1      OPC=nop                    nop                           #  82    0xa1  1      OPC=nop                  
  nop                             #  83    0xa4  1      OPC=nop                    nop                           #  83    0xa2  1      OPC=nop                  
  nop                             #  84    0xa5  1      OPC=nop                    nop                           #  84    0xa3  1      OPC=nop                  
  nop                             #  85    0xa6  1      OPC=nop                    nop                           #  85    0xa4  1      OPC=nop                  
  nop                             #  86    0xa7  1      OPC=nop                    nop                           #  86    0xa5  1      OPC=nop                  
  nop                             #  87    0xa8  1      OPC=nop                    nop                           #  87    0xa6  1      OPC=nop                  
  nop                             #  88    0xa9  1      OPC=nop                    nop                           #  88    0xa7  1      OPC=nop                  
  nop                             #  89    0xaa  1      OPC=nop                    nop                           #  89    0xa8  1      OPC=nop                  
  nop                             #  90    0xab  1      OPC=nop                    nop                           #  90    0xa9  1      OPC=nop                  
  nop                             #  91    0xac  1      OPC=nop                    nop                           #  91    0xaa  1      OPC=nop                  
  nop                             #  92    0xad  1      OPC=nop                    nop                           #  92    0xab  1      OPC=nop                  
  nop                             #  93    0xae  1      OPC=nop                    popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
  nop                             #  94    0xaf  1      OPC=nop                    andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
  nop                             #  95    0xb0  1      OPC=nop                    addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
  popq %r11                       #  96    0xb1  2      OPC=popq_r64_1             jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
  andl $0xe0, %r11d               #  97    0xb3  4      OPC=andl_r32_imm8                                                                                       
  addq %r15, %r11                 #  98    0xb7  3      OPC=addq_r64_r64         .size strcpy, .-strcpy                                                         
  jmpq %r11                       #  99    0xba  3      OPC=jmpq_r64                                                                                            
                                                                                                                                                                
.size strcpy, .-strcpy                                                                                                                                          
                                                                                                                                                                

********************************************************************************

Progress Update: 

Lowest Cost Discovered (390)                                                     Lowest Known Correct Cost (442)                                                
                                                                                                                                                                
  .text                                                                            .text                                                                        
  .globl strcpy                                                                    .globl strcpy                                                                
  .type strcpy, @function                                                          .type strcpy, @function                                                      
                                                                                                                                                                
#! file-offset 0                                                                 #! file-offset 0                                                               
#! rip-offset  0                                                                 #! rip-offset  0                                                               
#! capacity    0 bytes                                                           #! capacity    0 bytes                                                         
                                                                                                                                                                
# Text                            #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  movq %rsi, %rdx                 #  1     0     3      OPC=movq_r64_r64           nop                           #  1     0     1      OPC=nop                  
  nop                             #  2     0x3   1      OPC=nop                    movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                             #  3     0x4   1      OPC=nop                    movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  movl %edi, %eax                 #  4     0x5   2      OPC=movl_r32_r32           movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  nop                             #  5     0x7   1      OPC=nop                    movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  nop                             #  6     0x8   1      OPC=nop                    nop                           #  6     0x9   1      OPC=nop                  
  movl %edi, %ecx                 #  7     0x9   2      OPC=movl_r32_r32           nop                           #  7     0xa   1      OPC=nop                  
  nop                             #  8     0xb   1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  movb %dl, %dil                  #  9     0xc   3      OPC=movb_r8_r8_1           andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  andb $0x2, %dil                 #  10    0xf   4      OPC=andb_r8_imm8           jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  nop                             #  11    0x13  1      OPC=nop                    nop                           #  11    0x15  1      OPC=nop                  
  jne .L_126860                   #  12    0x14  6      OPC=jne_label_1            nop                           #  12    0x16  1      OPC=nop                  
  nop                             #  13    0x1a  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  movl %esi, %esi                 #  14    0x1b  2      OPC=movl_r32_r32           nop                           #  14    0x18  1      OPC=nop                  
  movl (%r15,%rsi,1), %r8d        #  15    0x1d  4      OPC=movl_r32_m32           movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  nop                             #  16    0x21  1      OPC=nop                    movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                             #  17    0x22  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                             #  18    0x23  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                             #  19    0x24  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                             #  20    0x25  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                             #  21    0x26  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                             #  22    0x27  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                             #  23    0x28  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                             #  24    0x29  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                             #  25    0x2a  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                             #  26    0x2b  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                             #  27    0x2c  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                             #  28    0x2d  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                             #  29    0x2e  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                             #  30    0x2f  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                             #  31    0x30  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                             #  32    0x31  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                             #  33    0x32  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                             #  34    0x33  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                             #  35    0x34  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                             #  36    0x35  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  jne .L_126860                   #  37    0x36  6      OPC=jne_label_1            nop                           #  37    0x3a  1      OPC=nop                  
  nop                             #  38    0x3c  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                             #  39    0x3d  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                             #  40    0x3e  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                             #  41    0x3f  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
  nop                             #  42    0x40  1      OPC=nop                    nop                           #  42    0x3f  1      OPC=nop                  
.L_126820:                        #        0x41  0      OPC=<label>              .L_126820:                      #        0x40  0      OPC=<label>              
  addl $0x4, %ecx                 #  43    0x41  6      OPC=addl_r32_imm32         addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  movl %r8d, -0x4(%r15,%rcx,1)    #  44    0x47  5      OPC=movl_m32_r32           movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  addl $0x4, %edx                 #  45    0x4c  3      OPC=addl_r32_imm8          addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movq (%r15,%rdx,1), %r8         #  46    0x4f  4      OPC=movq_r64_m64           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  leaq -0x1010101(%r8), %rsi      #  47    0x53  7      OPC=leaq_r64_m64           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  movq %r8, %r9                   #  48    0x5a  3      OPC=movq_r64_r64           xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  notq %r9                        #  49    0x5d  3      OPC=notq_r64               notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  andl $0x80808080, %esi          #  50    0x60  6      OPC=andl_r32_imm32         nop                           #  50    0x5f  1      OPC=nop                  
  andl %esi, %r9d                 #  51    0x66  3      OPC=andl_r32_r32           nop                           #  51    0x60  1      OPC=nop                  
  je .L_126820                    #  52    0x69  6      OPC=je_label_1             nop                           #  52    0x61  1      OPC=nop                  
  nopl %eax                       #  53    0x6f  3      OPC=nopl_r32               nop                           #  53    0x62  1      OPC=nop                  
  nop                             #  54    0x72  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  nop                             #  55    0x73  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                             #  56    0x74  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                             #  57    0x75  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                             #  58    0x76  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                             #  59    0x77  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                             #  60    0x78  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                             #  61    0x79  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                             #  62    0x7a  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                             #  63    0x7b  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                             #  64    0x7c  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                             #  65    0x7d  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                             #  66    0x7e  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nop                             #  67    0x7f  1      OPC=nop                    nop                           #  67    0x7d  1      OPC=nop                  
.L_126860:                        #        0x80  0      OPC=<label>                nop                           #  68    0x7e  1      OPC=nop                  
  addl $0x1, %edx                 #  68    0x80  3      OPC=addl_r32_imm8          nop                           #  69    0x7f  1      OPC=nop                  
  movsbl -0x1(%r15,%rdx,1), %esi  #  69    0x83  6      OPC=movsbl_r32_m8        .L_126860:                      #        0x80  0      OPC=<label>              
  movl %ecx, %ecx                 #  70    0x89  2      OPC=movl_r32_r32           subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  movb %sil, (%r15,%rcx,1)        #  71    0x8b  4      OPC=movb_m8_r8             movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  addq $0x1, %rcx                 #  72    0x8f  4      OPC=addq_r64_imm8          addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  negq %rsi                       #  73    0x93  3      OPC=negq_r64               orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  jne .L_126860                   #  74    0x96  6      OPC=jne_label_1            movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  nop                             #  75    0x9c  1      OPC=nop                    addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                             #  76    0x9d  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                             #  77    0x9e  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                             #  78    0x9f  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                             #  79    0xa0  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                             #  80    0xa1  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                             #  81    0xa2  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  nop                             #  82    0xa3  1      OPC=nop                    nop                           #  82    0xa1  1      OPC=nop                  
  nop                             #  83    0xa4  1      OPC=nop                    nop                           #  83    0xa2  1      OPC=nop                  
  nop                             #  84    0xa5  1      OPC=nop                    nop                           #  84    0xa3  1      OPC=nop                  
  nop                             #  85    0xa6  1      OPC=nop                    nop                           #  85    0xa4  1      OPC=nop                  
  nop                             #  86    0xa7  1      OPC=nop                    nop                           #  86    0xa5  1      OPC=nop                  
  nop                             #  87    0xa8  1      OPC=nop                    nop                           #  87    0xa6  1      OPC=nop                  
  nop                             #  88    0xa9  1      OPC=nop                    nop                           #  88    0xa7  1      OPC=nop                  
  nop                             #  89    0xaa  1      OPC=nop                    nop                           #  89    0xa8  1      OPC=nop                  
  nop                             #  90    0xab  1      OPC=nop                    nop                           #  90    0xa9  1      OPC=nop                  
  nop                             #  91    0xac  1      OPC=nop                    nop                           #  91    0xaa  1      OPC=nop                  
  nop                             #  92    0xad  1      OPC=nop                    nop                           #  92    0xab  1      OPC=nop                  
  nop                             #  93    0xae  1      OPC=nop                    popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
  nop                             #  94    0xaf  1      OPC=nop                    andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
  nop                             #  95    0xb0  1      OPC=nop                    addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
  nop                             #  96    0xb1  1      OPC=nop                    jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
  nop                             #  97    0xb2  1      OPC=nop                                                                                                 
  nop                             #  98    0xb3  1      OPC=nop                  .size strcpy, .-strcpy                                                         
  popq %r11                       #  99    0xb4  2      OPC=popq_r64_1                                                                                          
  andl $0xe0, %r11d               #  100   0xb6  4      OPC=andl_r32_imm8                                                                                       
  addq %r15, %r11                 #  101   0xba  3      OPC=addq_r64_r64                                                                                        
  jmpq %r11                       #  102   0xbd  3      OPC=jmpq_r64                                                                                            
                                                                                                                                                                
.size strcpy, .-strcpy                                                                                                                                          
                                                                                                                                                                

********************************************************************************

Progress Update: 

Lowest Cost Discovered (389)                                                     Lowest Known Correct Cost (442)                                                
                                                                                                                                                                
  .text                                                                            .text                                                                        
  .globl strcpy                                                                    .globl strcpy                                                                
  .type strcpy, @function                                                          .type strcpy, @function                                                      
                                                                                                                                                                
#! file-offset 0                                                                 #! file-offset 0                                                               
#! rip-offset  0                                                                 #! rip-offset  0                                                               
#! capacity    0 bytes                                                           #! capacity    0 bytes                                                         
                                                                                                                                                                
# Text                            #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  nop                             #  1     0     1      OPC=nop                    nop                           #  1     0     1      OPC=nop                  
  nop                             #  2     0x1   1      OPC=nop                    movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  movq %rsi, %rdx                 #  3     0x2   3      OPC=movq_r64_r64           movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  nop                             #  4     0x5   1      OPC=nop                    movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  movl %edi, %eax                 #  5     0x6   2      OPC=movl_r32_r32           movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  nop                             #  6     0x8   1      OPC=nop                    nop                           #  6     0x9   1      OPC=nop                  
  nop                             #  7     0x9   1      OPC=nop                    nop                           #  7     0xa   1      OPC=nop                  
  movl %edi, %ecx                 #  8     0xa   2      OPC=movl_r32_r32           nop                           #  8     0xb   1      OPC=nop                  
  movb %dl, %dil                  #  9     0xc   3      OPC=movb_r8_r8_1           andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  andb $0x2, %dil                 #  10    0xf   4      OPC=andb_r8_imm8           jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  nop                             #  11    0x13  1      OPC=nop                    nop                           #  11    0x15  1      OPC=nop                  
  jne .L_126860                   #  12    0x14  6      OPC=jne_label_1            nop                           #  12    0x16  1      OPC=nop                  
  movl %esi, %esi                 #  13    0x1a  2      OPC=movl_r32_r32           nop                           #  13    0x17  1      OPC=nop                  
  movl (%r15,%rsi,1), %r8d        #  14    0x1c  4      OPC=movl_r32_m32           nop                           #  14    0x18  1      OPC=nop                  
  nop                             #  15    0x20  1      OPC=nop                    movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  nop                             #  16    0x21  1      OPC=nop                    movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                             #  17    0x22  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                             #  18    0x23  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                             #  19    0x24  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                             #  20    0x25  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                             #  21    0x26  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                             #  22    0x27  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                             #  23    0x28  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                             #  24    0x29  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                             #  25    0x2a  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                             #  26    0x2b  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                             #  27    0x2c  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                             #  28    0x2d  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                             #  29    0x2e  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                             #  30    0x2f  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                             #  31    0x30  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                             #  32    0x31  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                             #  33    0x32  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  jne .L_126860                   #  34    0x33  6      OPC=jne_label_1            jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                             #  35    0x39  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                             #  36    0x3a  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                             #  37    0x3b  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                             #  38    0x3c  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                             #  39    0x3d  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                             #  40    0x3e  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                             #  41    0x3f  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
.L_126820:                        #        0x40  0      OPC=<label>                nop                           #  42    0x3f  1      OPC=nop                  
  addl $0x4, %ecx                 #  42    0x40  6      OPC=addl_r32_imm32       .L_126820:                      #        0x40  0      OPC=<label>              
  movl %r8d, -0x4(%r15,%rcx,1)    #  43    0x46  5      OPC=movl_m32_r32           addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  addl $0x4, %edx                 #  44    0x4b  3      OPC=addl_r32_imm8          movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  movq (%r15,%rdx,1), %r8         #  45    0x4e  4      OPC=movq_r64_m64           addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  leaq -0x1010101(%r8), %rsi      #  46    0x52  7      OPC=leaq_r64_m64           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  movq %r8, %r9                   #  47    0x59  3      OPC=movq_r64_r64           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  notq %r9                        #  48    0x5c  3      OPC=notq_r64               xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  andl $0x80808080, %esi          #  49    0x5f  6      OPC=andl_r32_imm32         notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  andq %rsi, %r9                  #  50    0x65  3      OPC=andq_r64_r64_1         nop                           #  50    0x5f  1      OPC=nop                  
  je .L_126820                    #  51    0x68  6      OPC=je_label_1             nop                           #  51    0x60  1      OPC=nop                  
  nopl %eax                       #  52    0x6e  3      OPC=nopl_r32               nop                           #  52    0x61  1      OPC=nop                  
  nop                             #  53    0x71  1      OPC=nop                    nop                           #  53    0x62  1      OPC=nop                  
  nop                             #  54    0x72  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  nop                             #  55    0x73  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                             #  56    0x74  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                             #  57    0x75  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                             #  58    0x76  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                             #  59    0x77  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                             #  60    0x78  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                             #  61    0x79  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                             #  62    0x7a  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                             #  63    0x7b  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                             #  64    0x7c  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                             #  65    0x7d  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                             #  66    0x7e  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
.L_126860:                        #        0x7f  0      OPC=<label>                nop                           #  67    0x7d  1      OPC=nop                  
  addl $0x1, %edx                 #  67    0x7f  3      OPC=addl_r32_imm8          nop                           #  68    0x7e  1      OPC=nop                  
  movsbl -0x1(%r15,%rdx,1), %esi  #  68    0x82  6      OPC=movsbl_r32_m8          nop                           #  69    0x7f  1      OPC=nop                  
  movl %ecx, %ecx                 #  69    0x88  2      OPC=movl_r32_r32         .L_126860:                      #        0x80  0      OPC=<label>              
  movb %sil, (%r15,%rcx,1)        #  70    0x8a  4      OPC=movb_m8_r8             subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  addq $0x1, %rcx                 #  71    0x8e  4      OPC=addq_r64_imm8          movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  negq %rsi                       #  72    0x92  3      OPC=negq_r64               addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  jne .L_126860                   #  73    0x95  6      OPC=jne_label_1            orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  nop                             #  74    0x9b  1      OPC=nop                    movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  nop                             #  75    0x9c  1      OPC=nop                    addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                             #  76    0x9d  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                             #  77    0x9e  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                             #  78    0x9f  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                             #  79    0xa0  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                             #  80    0xa1  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                             #  81    0xa2  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  nop                             #  82    0xa3  1      OPC=nop                    nop                           #  82    0xa1  1      OPC=nop                  
  nop                             #  83    0xa4  1      OPC=nop                    nop                           #  83    0xa2  1      OPC=nop                  
  nop                             #  84    0xa5  1      OPC=nop                    nop                           #  84    0xa3  1      OPC=nop                  
  nop                             #  85    0xa6  1      OPC=nop                    nop                           #  85    0xa4  1      OPC=nop                  
  nop                             #  86    0xa7  1      OPC=nop                    nop                           #  86    0xa5  1      OPC=nop                  
  nop                             #  87    0xa8  1      OPC=nop                    nop                           #  87    0xa6  1      OPC=nop                  
  nop                             #  88    0xa9  1      OPC=nop                    nop                           #  88    0xa7  1      OPC=nop                  
  nop                             #  89    0xaa  1      OPC=nop                    nop                           #  89    0xa8  1      OPC=nop                  
  nop                             #  90    0xab  1      OPC=nop                    nop                           #  90    0xa9  1      OPC=nop                  
  nop                             #  91    0xac  1      OPC=nop                    nop                           #  91    0xaa  1      OPC=nop                  
  nop                             #  92    0xad  1      OPC=nop                    nop                           #  92    0xab  1      OPC=nop                  
  nop                             #  93    0xae  1      OPC=nop                    popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
  nop                             #  94    0xaf  1      OPC=nop                    andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
  nop                             #  95    0xb0  1      OPC=nop                    addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
  nop                             #  96    0xb1  1      OPC=nop                    jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
  popq %r11                       #  97    0xb2  2      OPC=popq_r64_1                                                                                          
  andl $0xe0, %r11d               #  98    0xb4  4      OPC=andl_r32_imm8        .size strcpy, .-strcpy                                                         
  addq %r15, %r11                 #  99    0xb8  3      OPC=addq_r64_r64                                                                                        
  jmpq %r11                       #  100   0xbb  3      OPC=jmpq_r64                                                                                            
                                                                                                                                                                
.size strcpy, .-strcpy                                                                                                                                          
                                                                                                                                                                

********************************************************************************

Progress Update: 

Lowest Cost Discovered (388)                                                     Lowest Known Correct Cost (442)                                                
                                                                                                                                                                
  .text                                                                            .text                                                                        
  .globl strcpy                                                                    .globl strcpy                                                                
  .type strcpy, @function                                                          .type strcpy, @function                                                      
                                                                                                                                                                
#! file-offset 0                                                                 #! file-offset 0                                                               
#! rip-offset  0                                                                 #! rip-offset  0                                                               
#! capacity    0 bytes                                                           #! capacity    0 bytes                                                         
                                                                                                                                                                
# Text                            #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  movl %edi, %ecx                 #  1     0     2      OPC=movl_r32_r32           nop                           #  1     0     1      OPC=nop                  
  movq %rsi, %rdx                 #  2     0x2   3      OPC=movq_r64_r64           movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                             #  3     0x5   1      OPC=nop                    movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  nop                             #  4     0x6   1      OPC=nop                    movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  nop                             #  5     0x7   1      OPC=nop                    movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  movl %edi, %eax                 #  6     0x8   2      OPC=movl_r32_r32           nop                           #  6     0x9   1      OPC=nop                  
  movb %dl, %dil                  #  7     0xa   3      OPC=movb_r8_r8_1           nop                           #  7     0xa   1      OPC=nop                  
  andb $0x2, %dil                 #  8     0xd   4      OPC=andb_r8_imm8           nop                           #  8     0xb   1      OPC=nop                  
  jne .L_126860                   #  9     0x11  6      OPC=jne_label_1            andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  movl %esi, %esi                 #  10    0x17  2      OPC=movl_r32_r32           jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  movl (%r15,%rsi,1), %r8d        #  11    0x19  4      OPC=movl_r32_m32           nop                           #  11    0x15  1      OPC=nop                  
  nop                             #  12    0x1d  1      OPC=nop                    nop                           #  12    0x16  1      OPC=nop                  
  nop                             #  13    0x1e  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  nop                             #  14    0x1f  1      OPC=nop                    nop                           #  14    0x18  1      OPC=nop                  
  nop                             #  15    0x20  1      OPC=nop                    movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  nop                             #  16    0x21  1      OPC=nop                    movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                             #  17    0x22  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                             #  18    0x23  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                             #  19    0x24  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                             #  20    0x25  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                             #  21    0x26  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                             #  22    0x27  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                             #  23    0x28  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                             #  24    0x29  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                             #  25    0x2a  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                             #  26    0x2b  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                             #  27    0x2c  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                             #  28    0x2d  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                             #  29    0x2e  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                             #  30    0x2f  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                             #  31    0x30  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                             #  32    0x31  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                             #  33    0x32  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  jne .L_126860                   #  34    0x33  6      OPC=jne_label_1            jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                             #  35    0x39  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                             #  36    0x3a  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                             #  37    0x3b  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                             #  38    0x3c  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                             #  39    0x3d  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                             #  40    0x3e  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                             #  41    0x3f  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
.L_126820:                        #        0x40  0      OPC=<label>                nop                           #  42    0x3f  1      OPC=nop                  
  addl $0x4, %ecx                 #  42    0x40  6      OPC=addl_r32_imm32       .L_126820:                      #        0x40  0      OPC=<label>              
  movl %r8d, -0x4(%r15,%rcx,1)    #  43    0x46  5      OPC=movl_m32_r32           addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  addl $0x4, %edx                 #  44    0x4b  3      OPC=addl_r32_imm8          movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  movq (%r15,%rdx,1), %r8         #  45    0x4e  4      OPC=movq_r64_m64           addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movq %r8, %r9                   #  46    0x52  3      OPC=movq_r64_r64           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  leaq -0x1010101(%r8), %rsi      #  47    0x55  7      OPC=leaq_r64_m64           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  notq %r9                        #  48    0x5c  3      OPC=notq_r64               xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  andl $0x80808080, %esi          #  49    0x5f  6      OPC=andl_r32_imm32         notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  andq %rsi, %r9                  #  50    0x65  3      OPC=andq_r64_r64_1         nop                           #  50    0x5f  1      OPC=nop                  
  je .L_126820                    #  51    0x68  6      OPC=je_label_1             nop                           #  51    0x60  1      OPC=nop                  
  nop                             #  52    0x6e  1      OPC=nop                    nop                           #  52    0x61  1      OPC=nop                  
  nop                             #  53    0x6f  1      OPC=nop                    nop                           #  53    0x62  1      OPC=nop                  
  nop                             #  54    0x70  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  nop                             #  55    0x71  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                             #  56    0x72  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nopl %eax                       #  57    0x73  3      OPC=nopl_r32               nop                           #  57    0x66  1      OPC=nop                  
  nop                             #  58    0x76  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                             #  59    0x77  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                             #  60    0x78  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                             #  61    0x79  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                             #  62    0x7a  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                             #  63    0x7b  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                             #  64    0x7c  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                             #  65    0x7d  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                             #  66    0x7e  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
.L_126860:                        #        0x7f  0      OPC=<label>                nop                           #  67    0x7d  1      OPC=nop                  
  addl $0x1, %edx                 #  67    0x7f  3      OPC=addl_r32_imm8          nop                           #  68    0x7e  1      OPC=nop                  
  movsbl -0x1(%r15,%rdx,1), %esi  #  68    0x82  6      OPC=movsbl_r32_m8          nop                           #  69    0x7f  1      OPC=nop                  
  movl %ecx, %ecx                 #  69    0x88  2      OPC=movl_r32_r32         .L_126860:                      #        0x80  0      OPC=<label>              
  movb %sil, (%r15,%rcx,1)        #  70    0x8a  4      OPC=movb_m8_r8             subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  addq $0x1, %rcx                 #  71    0x8e  4      OPC=addq_r64_imm8          movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  negl %esi                       #  72    0x92  2      OPC=negl_r32               addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  jne .L_126860                   #  73    0x94  6      OPC=jne_label_1            orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  nop                             #  74    0x9a  1      OPC=nop                    movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  nop                             #  75    0x9b  1      OPC=nop                    addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                             #  76    0x9c  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                             #  77    0x9d  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                             #  78    0x9e  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                             #  79    0x9f  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                             #  80    0xa0  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                             #  81    0xa1  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  nop                             #  82    0xa2  1      OPC=nop                    nop                           #  82    0xa1  1      OPC=nop                  
  nop                             #  83    0xa3  1      OPC=nop                    nop                           #  83    0xa2  1      OPC=nop                  
  nop                             #  84    0xa4  1      OPC=nop                    nop                           #  84    0xa3  1      OPC=nop                  
  nop                             #  85    0xa5  1      OPC=nop                    nop                           #  85    0xa4  1      OPC=nop                  
  nop                             #  86    0xa6  1      OPC=nop                    nop                           #  86    0xa5  1      OPC=nop                  
  nop                             #  87    0xa7  1      OPC=nop                    nop                           #  87    0xa6  1      OPC=nop                  
  nop                             #  88    0xa8  1      OPC=nop                    nop                           #  88    0xa7  1      OPC=nop                  
  nop                             #  89    0xa9  1      OPC=nop                    nop                           #  89    0xa8  1      OPC=nop                  
  nop                             #  90    0xaa  1      OPC=nop                    nop                           #  90    0xa9  1      OPC=nop                  
  nop                             #  91    0xab  1      OPC=nop                    nop                           #  91    0xaa  1      OPC=nop                  
  nop                             #  92    0xac  1      OPC=nop                    nop                           #  92    0xab  1      OPC=nop                  
  nop                             #  93    0xad  1      OPC=nop                    popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
  nop                             #  94    0xae  1      OPC=nop                    andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
  nop                             #  95    0xaf  1      OPC=nop                    addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
  nop                             #  96    0xb0  1      OPC=nop                    jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
  nop                             #  97    0xb1  1      OPC=nop                                                                                                 
  nop                             #  98    0xb2  1      OPC=nop                  .size strcpy, .-strcpy                                                         
  popq %r11                       #  99    0xb3  2      OPC=popq_r64_1                                                                                          
  andl $0xe0, %r11d               #  100   0xb5  4      OPC=andl_r32_imm8                                                                                       
  addq %r15, %r11                 #  101   0xb9  3      OPC=addq_r64_r64                                                                                        
  jmpq %r11                       #  102   0xbc  3      OPC=jmpq_r64                                                                                            
                                                                                                                                                                
.size strcpy, .-strcpy                                                                                                                                          
                                                                                                                                                                

********************************************************************************

Progress Update: 

Lowest Cost Discovered (387)                                                     Lowest Known Correct Cost (442)                                                
                                                                                                                                                                
  .text                                                                            .text                                                                        
  .globl strcpy                                                                    .globl strcpy                                                                
  .type strcpy, @function                                                          .type strcpy, @function                                                      
                                                                                                                                                                
#! file-offset 0                                                                 #! file-offset 0                                                               
#! rip-offset  0                                                                 #! rip-offset  0                                                               
#! capacity    0 bytes                                                           #! capacity    0 bytes                                                         
                                                                                                                                                                
# Text                            #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  movl %edi, %ecx                 #  1     0     2      OPC=movl_r32_r32           nop                           #  1     0     1      OPC=nop                  
  movq %rsi, %rdx                 #  2     0x2   3      OPC=movq_r64_r64           movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                             #  3     0x5   1      OPC=nop                    movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  movl %edi, %eax                 #  4     0x6   2      OPC=movl_r32_r32           movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  movb %dl, %dil                  #  5     0x8   3      OPC=movb_r8_r8_1           movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  andw $0x2, %di                  #  6     0xb   4      OPC=andw_r16_imm8          nop                           #  6     0x9   1      OPC=nop                  
  jne .L_126860                   #  7     0xf   6      OPC=jne_label_1            nop                           #  7     0xa   1      OPC=nop                  
  nop                             #  8     0x15  1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  movl %edx, %esi                 #  9     0x16  2      OPC=movl_r32_r32           andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  movl (%r15,%rsi,1), %r8d        #  10    0x18  4      OPC=movl_r32_m32           jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  nop                             #  11    0x1c  1      OPC=nop                    nop                           #  11    0x15  1      OPC=nop                  
  nop                             #  12    0x1d  1      OPC=nop                    nop                           #  12    0x16  1      OPC=nop                  
  nop                             #  13    0x1e  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  nop                             #  14    0x1f  1      OPC=nop                    nop                           #  14    0x18  1      OPC=nop                  
  nop                             #  15    0x20  1      OPC=nop                    movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  nop                             #  16    0x21  1      OPC=nop                    movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                             #  17    0x22  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                             #  18    0x23  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                             #  19    0x24  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                             #  20    0x25  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                             #  21    0x26  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                             #  22    0x27  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                             #  23    0x28  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                             #  24    0x29  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                             #  25    0x2a  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                             #  26    0x2b  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                             #  27    0x2c  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                             #  28    0x2d  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  jne .L_126860                   #  29    0x2e  6      OPC=jne_label_1            nop                           #  29    0x2d  1      OPC=nop                  
  nop                             #  30    0x34  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                             #  31    0x35  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                             #  32    0x36  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                             #  33    0x37  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                             #  34    0x38  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                             #  35    0x39  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                             #  36    0x3a  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                             #  37    0x3b  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                             #  38    0x3c  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                             #  39    0x3d  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                             #  40    0x3e  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                             #  41    0x3f  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
.L_126820:                        #        0x40  0      OPC=<label>                nop                           #  42    0x3f  1      OPC=nop                  
  addl $0x4, %ecx                 #  42    0x40  6      OPC=addl_r32_imm32       .L_126820:                      #        0x40  0      OPC=<label>              
  movl %r8d, -0x4(%r15,%rcx,1)    #  43    0x46  5      OPC=movl_m32_r32           addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  addl $0x4, %edx                 #  44    0x4b  3      OPC=addl_r32_imm8          movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  movq (%r15,%rdx,1), %r8         #  45    0x4e  4      OPC=movq_r64_m64           addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movq %r8, %r9                   #  46    0x52  3      OPC=movq_r64_r64           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  notq %r9                        #  47    0x55  3      OPC=notq_r64               leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  leaq -0x1010101(%r8), %rsi      #  48    0x58  7      OPC=leaq_r64_m64           xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  andl $0x80808080, %esi          #  49    0x5f  6      OPC=andl_r32_imm32         notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  andq %rsi, %r9                  #  50    0x65  3      OPC=andq_r64_r64_1         nop                           #  50    0x5f  1      OPC=nop                  
  je .L_126820                    #  51    0x68  6      OPC=je_label_1             nop                           #  51    0x60  1      OPC=nop                  
  nopl %eax                       #  52    0x6e  3      OPC=nopl_r32               nop                           #  52    0x61  1      OPC=nop                  
  nop                             #  53    0x71  1      OPC=nop                    nop                           #  53    0x62  1      OPC=nop                  
  nop                             #  54    0x72  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  nop                             #  55    0x73  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                             #  56    0x74  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                             #  57    0x75  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                             #  58    0x76  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                             #  59    0x77  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                             #  60    0x78  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                             #  61    0x79  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                             #  62    0x7a  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                             #  63    0x7b  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                             #  64    0x7c  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                             #  65    0x7d  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                             #  66    0x7e  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
.L_126860:                        #        0x7f  0      OPC=<label>                nop                           #  67    0x7d  1      OPC=nop                  
  addl $0x1, %edx                 #  67    0x7f  3      OPC=addl_r32_imm8          nop                           #  68    0x7e  1      OPC=nop                  
  movzbl -0x1(%r15,%rdx,1), %esi  #  68    0x82  6      OPC=movzbl_r32_m8          nop                           #  69    0x7f  1      OPC=nop                  
  andl %ecx, %ecx                 #  69    0x88  2      OPC=andl_r32_r32_1       .L_126860:                      #        0x80  0      OPC=<label>              
  movb %sil, (%r15,%rcx,1)        #  70    0x8a  4      OPC=movb_m8_r8             subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  addq $0x1, %rcx                 #  71    0x8e  4      OPC=addq_r64_imm8          movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  negl %esi                       #  72    0x92  2      OPC=negl_r32               addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  jne .L_126860                   #  73    0x94  6      OPC=jne_label_1            orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  nop                             #  74    0x9a  1      OPC=nop                    movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  nop                             #  75    0x9b  1      OPC=nop                    addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                             #  76    0x9c  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                             #  77    0x9d  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                             #  78    0x9e  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                             #  79    0x9f  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                             #  80    0xa0  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                             #  81    0xa1  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  nop                             #  82    0xa2  1      OPC=nop                    nop                           #  82    0xa1  1      OPC=nop                  
  nop                             #  83    0xa3  1      OPC=nop                    nop                           #  83    0xa2  1      OPC=nop                  
  nop                             #  84    0xa4  1      OPC=nop                    nop                           #  84    0xa3  1      OPC=nop                  
  nop                             #  85    0xa5  1      OPC=nop                    nop                           #  85    0xa4  1      OPC=nop                  
  nop                             #  86    0xa6  1      OPC=nop                    nop                           #  86    0xa5  1      OPC=nop                  
  nop                             #  87    0xa7  1      OPC=nop                    nop                           #  87    0xa6  1      OPC=nop                  
  nop                             #  88    0xa8  1      OPC=nop                    nop                           #  88    0xa7  1      OPC=nop                  
  nop                             #  89    0xa9  1      OPC=nop                    nop                           #  89    0xa8  1      OPC=nop                  
  nop                             #  90    0xaa  1      OPC=nop                    nop                           #  90    0xa9  1      OPC=nop                  
  nop                             #  91    0xab  1      OPC=nop                    nop                           #  91    0xaa  1      OPC=nop                  
  nop                             #  92    0xac  1      OPC=nop                    nop                           #  92    0xab  1      OPC=nop                  
  nop                             #  93    0xad  1      OPC=nop                    popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
  nop                             #  94    0xae  1      OPC=nop                    andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
  nop                             #  95    0xaf  1      OPC=nop                    addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
  nop                             #  96    0xb0  1      OPC=nop                    jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
  popq %r11                       #  97    0xb1  2      OPC=popq_r64_1                                                                                          
  andl $0xe0, %r11d               #  98    0xb3  4      OPC=andl_r32_imm8        .size strcpy, .-strcpy                                                         
  addq %r15, %r11                 #  99    0xb7  3      OPC=addq_r64_r64                                                                                        
  jmpq %r11                       #  100   0xba  3      OPC=jmpq_r64                                                                                            
                                                                                                                                                                
.size strcpy, .-strcpy                                                                                                                                          
                                                                                                                                                                

********************************************************************************

Progress Update: 

Lowest Cost Discovered (386)                                                     Lowest Known Correct Cost (442)                                                
                                                                                                                                                                
  .text                                                                            .text                                                                        
  .globl strcpy                                                                    .globl strcpy                                                                
  .type strcpy, @function                                                          .type strcpy, @function                                                      
                                                                                                                                                                
#! file-offset 0                                                                 #! file-offset 0                                                               
#! rip-offset  0                                                                 #! rip-offset  0                                                               
#! capacity    0 bytes                                                           #! capacity    0 bytes                                                         
                                                                                                                                                                
# Text                            #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  nop                             #  1     0     1      OPC=nop                    nop                           #  1     0     1      OPC=nop                  
  movq %rsi, %rdx                 #  2     0x1   3      OPC=movq_r64_r64           movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  movl %edi, %eax                 #  3     0x4   2      OPC=movl_r32_r32           movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  movl %edi, %ecx                 #  4     0x6   2      OPC=movl_r32_r32           movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  movb %dl, %dil                  #  5     0x8   3      OPC=movb_r8_r8_1           movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  andw $0x2, %di                  #  6     0xb   4      OPC=andw_r16_imm8          nop                           #  6     0x9   1      OPC=nop                  
  jne .L_126860                   #  7     0xf   6      OPC=jne_label_1            nop                           #  7     0xa   1      OPC=nop                  
  movl %edx, %esi                 #  8     0x15  2      OPC=movl_r32_r32           nop                           #  8     0xb   1      OPC=nop                  
  movl (%r15,%rsi,1), %r8d        #  9     0x17  4      OPC=movl_r32_m32           andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  nop                             #  10    0x1b  1      OPC=nop                    jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  nop                             #  11    0x1c  1      OPC=nop                    nop                           #  11    0x15  1      OPC=nop                  
  nop                             #  12    0x1d  1      OPC=nop                    nop                           #  12    0x16  1      OPC=nop                  
  nop                             #  13    0x1e  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  nop                             #  14    0x1f  1      OPC=nop                    nop                           #  14    0x18  1      OPC=nop                  
  nop                             #  15    0x20  1      OPC=nop                    movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  nop                             #  16    0x21  1      OPC=nop                    movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                             #  17    0x22  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                             #  18    0x23  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                             #  19    0x24  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                             #  20    0x25  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                             #  21    0x26  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  jne .L_126860                   #  22    0x27  6      OPC=jne_label_1            nop                           #  22    0x24  1      OPC=nop                  
  nop                             #  23    0x2d  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                             #  24    0x2e  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                             #  25    0x2f  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                             #  26    0x30  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                             #  27    0x31  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                             #  28    0x32  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                             #  29    0x33  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                             #  30    0x34  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                             #  31    0x35  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                             #  32    0x36  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                             #  33    0x37  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                             #  34    0x38  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                             #  35    0x39  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                             #  36    0x3a  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                             #  37    0x3b  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                             #  38    0x3c  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                             #  39    0x3d  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                             #  40    0x3e  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                             #  41    0x3f  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
.L_126820:                        #        0x40  0      OPC=<label>                nop                           #  42    0x3f  1      OPC=nop                  
  addl $0x4, %ecx                 #  42    0x40  6      OPC=addl_r32_imm32       .L_126820:                      #        0x40  0      OPC=<label>              
  movl %r8d, -0x4(%r15,%rcx,1)    #  43    0x46  5      OPC=movl_m32_r32           addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  addl $0x4, %edx                 #  44    0x4b  3      OPC=addl_r32_imm8          movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  movq (%r15,%rdx,1), %r8         #  45    0x4e  4      OPC=movq_r64_m64           addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movq %r8, %r9                   #  46    0x52  3      OPC=movq_r64_r64           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  leaq -0x1010101(%r8), %rsi      #  47    0x55  7      OPC=leaq_r64_m64           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  notq %r9                        #  48    0x5c  3      OPC=notq_r64               xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  andl $0x80808080, %esi          #  49    0x5f  6      OPC=andl_r32_imm32         notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  andq %rsi, %r9                  #  50    0x65  3      OPC=andq_r64_r64_1         nop                           #  50    0x5f  1      OPC=nop                  
  je .L_126820                    #  51    0x68  6      OPC=je_label_1             nop                           #  51    0x60  1      OPC=nop                  
  nop                             #  52    0x6e  1      OPC=nop                    nop                           #  52    0x61  1      OPC=nop                  
  nop                             #  53    0x6f  1      OPC=nop                    nop                           #  53    0x62  1      OPC=nop                  
  nop                             #  54    0x70  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  nop                             #  55    0x71  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                             #  56    0x72  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                             #  57    0x73  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                             #  58    0x74  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                             #  59    0x75  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                             #  60    0x76  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                             #  61    0x77  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                             #  62    0x78  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                             #  63    0x79  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                             #  64    0x7a  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                             #  65    0x7b  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                             #  66    0x7c  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nop                             #  67    0x7d  1      OPC=nop                    nop                           #  67    0x7d  1      OPC=nop                  
  nop                             #  68    0x7e  1      OPC=nop                    nop                           #  68    0x7e  1      OPC=nop                  
.L_126860:                        #        0x7f  0      OPC=<label>                nop                           #  69    0x7f  1      OPC=nop                  
  addl $0x1, %edx                 #  69    0x7f  3      OPC=addl_r32_imm8        .L_126860:                      #        0x80  0      OPC=<label>              
  movsbl -0x1(%r15,%rdx,1), %esi  #  70    0x82  6      OPC=movsbl_r32_m8          subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  andl %ecx, %ecx                 #  71    0x88  2      OPC=andl_r32_r32_1         movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  movb %sil, (%r15,%rcx,1)        #  72    0x8a  4      OPC=movb_m8_r8             addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  addq $0x1, %rcx                 #  73    0x8e  4      OPC=addq_r64_imm8          orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  negl %esi                       #  74    0x92  2      OPC=negl_r32               movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  jne .L_126860                   #  75    0x94  6      OPC=jne_label_1            addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                             #  76    0x9a  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                             #  77    0x9b  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                             #  78    0x9c  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                             #  79    0x9d  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                             #  80    0x9e  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                             #  81    0x9f  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  nop                             #  82    0xa0  1      OPC=nop                    nop                           #  82    0xa1  1      OPC=nop                  
  nop                             #  83    0xa1  1      OPC=nop                    nop                           #  83    0xa2  1      OPC=nop                  
  nop                             #  84    0xa2  1      OPC=nop                    nop                           #  84    0xa3  1      OPC=nop                  
  nop                             #  85    0xa3  1      OPC=nop                    nop                           #  85    0xa4  1      OPC=nop                  
  nop                             #  86    0xa4  1      OPC=nop                    nop                           #  86    0xa5  1      OPC=nop                  
  nop                             #  87    0xa5  1      OPC=nop                    nop                           #  87    0xa6  1      OPC=nop                  
  nop                             #  88    0xa6  1      OPC=nop                    nop                           #  88    0xa7  1      OPC=nop                  
  nop                             #  89    0xa7  1      OPC=nop                    nop                           #  89    0xa8  1      OPC=nop                  
  nop                             #  90    0xa8  1      OPC=nop                    nop                           #  90    0xa9  1      OPC=nop                  
  nop                             #  91    0xa9  1      OPC=nop                    nop                           #  91    0xaa  1      OPC=nop                  
  nop                             #  92    0xaa  1      OPC=nop                    nop                           #  92    0xab  1      OPC=nop                  
  nop                             #  93    0xab  1      OPC=nop                    popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
  popq %r11                       #  94    0xac  2      OPC=popq_r64_1             andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
  andl $0xe0, %r11d               #  95    0xae  4      OPC=andl_r32_imm8          addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
  addq %r15, %r11                 #  96    0xb2  3      OPC=addq_r64_r64           jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
  jmpq %r11                       #  97    0xb5  3      OPC=jmpq_r64                                                                                            
                                                                                 .size strcpy, .-strcpy                                                         
.size strcpy, .-strcpy                                                                                                                                          
                                                                                                                                                                

********************************************************************************

Statistics Update: 

Iterations:                    100000
Elapsed Time:                  114.961s
Iterations/s:                  869.864

Starting cost:                 677
Lowest cost:                   386
Lowest correct cost:           442

Move Type       Proposed     Succeeded     Accepted     
                                                        
Opcode          8.34%        7.583%        6.868%       
Instruction     8.414%       3.528%        0.139%       
Add Nops        8.4%         8.4%          5.098%       
OpcodeWidth     8.268%       7.144%        6.587%       
Delete          8.333%       7.546%        5.104%       
Operand         8.361%       4.771%        0.735%       
Local Swap      8.415%       5.005%        3.602%       
Global Swap     8.484%       6.752%        5.12%        
Global Copy     8.296%       7.378%        7.378%       
ReplaceNop      8.312%       7.581%        6.582%       
Rotate          8.207%       6.945%        3.617%       
2xWeighted      0%           0%            0%           
Memory+Swap     8.17%        4.407%        0.003%       
                                                        
Total           100%         77.04%        50.833%      

********************************************************************************

Statistics Update: 

Iterations:                    200000
Elapsed Time:                  264.521s
Iterations/s:                  756.085

Starting cost:                 677
Lowest cost:                   386
Lowest correct cost:           442

Move Type       Proposed     Succeeded     Accepted     
                                                        
Opcode          8.339%       7.796%        7.255%       
Instruction     8.368%       3.324%        0.1195%      
Add Nops        8.3655%      8.3655%       5.855%       
OpcodeWidth     8.394%       7.4935%       7.1355%      
Delete          8.3105%      7.7255%       5.8485%      
Operand         8.352%       4.6425%       0.7175%      
Local Swap      8.36%        4.9245%       3.5595%      
Global Swap     8.3475%      7.0725%       5.8645%      
Global Copy     8.329%       7.632%        7.632%       
ReplaceNop      8.307%       7.7445%       7.013%       
Rotate          8.28%        7.333%        4.5265%      
2xWeighted      0%           0%            0%           
Memory+Swap     8.2475%      4.1985%       0.0015%      
                                                        
Total           100%         78.252%       55.528%      

********************************************************************************

Progress Update: 

Lowest Cost Discovered (348)                                                    Lowest Known Correct Cost (442)                                                
                                                                                                                                                               
  .text                                                                           .text                                                                        
  .globl strcpy                                                                   .globl strcpy                                                                
  .type strcpy, @function                                                         .type strcpy, @function                                                      
                                                                                                                                                               
#! file-offset 0                                                                #! file-offset 0                                                               
#! rip-offset  0                                                                #! rip-offset  0                                                               
#! capacity    0 bytes                                                          #! capacity    0 bytes                                                         
                                                                                                                                                               
# Text                           #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                         #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  nop                            #  1     0     1      OPC=nop                    nop                           #  1     0     1      OPC=nop                  
  nop                            #  2     0x1   1      OPC=nop                    movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                            #  3     0x2   1      OPC=nop                    movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  nop                            #  4     0x3   1      OPC=nop                    movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  nop                            #  5     0x4   1      OPC=nop                    movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  nop                            #  6     0x5   1      OPC=nop                    nop                           #  6     0x9   1      OPC=nop                  
  movl %esi, %edx                #  7     0x6   2      OPC=movl_r32_r32_1         nop                           #  7     0xa   1      OPC=nop                  
  nop                            #  8     0x8   1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  movl %edi, %ecx                #  9     0x9   2      OPC=movl_r32_r32           andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  andq $0x2, %rsi                #  10    0xb   4      OPC=andq_r64_imm8          jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  movl %ecx, %eax                #  11    0xf   2      OPC=movl_r32_r32_1         nop                           #  11    0x15  1      OPC=nop                  
  nop                            #  12    0x11  1      OPC=nop                    nop                           #  12    0x16  1      OPC=nop                  
  nop                            #  13    0x12  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  jne .L_126860                  #  14    0x13  6      OPC=jne_label_1            nop                           #  14    0x18  1      OPC=nop                  
  nop                            #  15    0x19  1      OPC=nop                    movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  movl %edx, %esi                #  16    0x1a  2      OPC=movl_r32_r32           movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  movq (%r15,%rsi,1), %r8        #  17    0x1c  4      OPC=movq_r64_m64           nop                           #  17    0x1f  1      OPC=nop                  
  nop                            #  18    0x20  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                            #  19    0x21  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                            #  20    0x22  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                            #  21    0x23  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                            #  22    0x24  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                            #  23    0x25  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                            #  24    0x26  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                            #  25    0x27  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                            #  26    0x28  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                            #  27    0x29  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                            #  28    0x2a  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                            #  29    0x2b  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                            #  30    0x2c  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                            #  31    0x2d  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                            #  32    0x2e  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                            #  33    0x2f  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                            #  34    0x30  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                            #  35    0x31  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                            #  36    0x32  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                            #  37    0x33  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  jne .L_126860                  #  38    0x34  6      OPC=jne_label_1            nop                           #  38    0x3b  1      OPC=nop                  
  movb %ah, %ah                  #  39    0x3a  2      OPC=movb_rh_rh             nop                           #  39    0x3c  1      OPC=nop                  
  nop                            #  40    0x3c  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                            #  41    0x3d  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
  nop                            #  42    0x3e  1      OPC=nop                    nop                           #  42    0x3f  1      OPC=nop                  
  nop                            #  43    0x3f  1      OPC=nop                  .L_126820:                      #        0x40  0      OPC=<label>              
  nop                            #  44    0x40  1      OPC=nop                    addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  nop                            #  45    0x41  1      OPC=nop                    movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
.L_126820:                       #        0x42  0      OPC=<label>                addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  addq $0x4, %rcx                #  46    0x42  7      OPC=addq_r64_imm32         movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  movl %r8d, -0x4(%r15,%rcx,1)   #  47    0x49  5      OPC=movl_m32_r32           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  addl $0x4, %edx                #  48    0x4e  3      OPC=addl_r32_imm8          xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  movl (%r15,%rdx,1), %r8d       #  49    0x51  4      OPC=movl_r32_m32           notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  movl %r8d, %r9d                #  50    0x55  3      OPC=movl_r32_r32           nop                           #  50    0x5f  1      OPC=nop                  
  notq %r9                       #  51    0x58  3      OPC=notq_r64               nop                           #  51    0x60  1      OPC=nop                  
  leaq -0x1010101(%r8), %rsi     #  52    0x5b  7      OPC=leaq_r64_m16           nop                           #  52    0x61  1      OPC=nop                  
  andq $0x80808080, %rsi         #  53    0x62  7      OPC=andq_r64_imm32         nop                           #  53    0x62  1      OPC=nop                  
  andq %rsi, %r9                 #  54    0x69  3      OPC=andq_r64_r64           nop                           #  54    0x63  1      OPC=nop                  
  je .L_126820                   #  55    0x6c  6      OPC=je_label_1             nop                           #  55    0x64  1      OPC=nop                  
  nopl %eax                      #  56    0x72  3      OPC=nopl_r32               nop                           #  56    0x65  1      OPC=nop                  
  nop                            #  57    0x75  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                            #  58    0x76  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                            #  59    0x77  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                            #  60    0x78  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                            #  61    0x79  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                            #  62    0x7a  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                            #  63    0x7b  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                            #  64    0x7c  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                            #  65    0x7d  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                            #  66    0x7e  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nop                            #  67    0x7f  1      OPC=nop                    nop                           #  67    0x7d  1      OPC=nop                  
  nop                            #  68    0x80  1      OPC=nop                    nop                           #  68    0x7e  1      OPC=nop                  
.L_126860:                       #        0x81  0      OPC=<label>                nop                           #  69    0x7f  1      OPC=nop                  
  addq $0x1, %rdx                #  69    0x81  4      OPC=addq_r64_imm8        .L_126860:                      #        0x80  0      OPC=<label>              
  movsbw -0x1(%r15,%rdx,1), %si  #  70    0x85  7      OPC=movsbw_r16_m8          subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  addl $0x1, %ecx                #  71    0x8c  3      OPC=addl_r32_imm8          movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  movb %sil, -0x1(%r15,%rcx,1)   #  72    0x8f  5      OPC=movb_m8_r8             addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  salw $0x1, %si                 #  73    0x94  3      OPC=salw_r16_one           orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  jne .L_126860                  #  74    0x97  6      OPC=jne_label_1            movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  nop                            #  75    0x9d  1      OPC=nop                    addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                            #  76    0x9e  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                            #  77    0x9f  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                            #  78    0xa0  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                            #  79    0xa1  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                            #  80    0xa2  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                            #  81    0xa3  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  popq %r11                      #  82    0xa4  2      OPC=popq_r64_1             nop                           #  82    0xa1  1      OPC=nop                  
  andl $0xe0, %r11d              #  83    0xa6  4      OPC=andl_r32_imm8          nop                           #  83    0xa2  1      OPC=nop                  
  addq %r15, %r11                #  84    0xaa  3      OPC=addq_r64_r64           nop                           #  84    0xa3  1      OPC=nop                  
  jmpq %r11                      #  85    0xad  3      OPC=jmpq_r64               nop                           #  85    0xa4  1      OPC=nop                  
                                                                                  nop                           #  86    0xa5  1      OPC=nop                  
.size strcpy, .-strcpy                                                            nop                           #  87    0xa6  1      OPC=nop                  
                                                                                  nop                           #  88    0xa7  1      OPC=nop                  
                                                                                  nop                           #  89    0xa8  1      OPC=nop                  
                                                                                  nop                           #  90    0xa9  1      OPC=nop                  
                                                                                  nop                           #  91    0xaa  1      OPC=nop                  
                                                                                  nop                           #  92    0xab  1      OPC=nop                  
                                                                                  popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
                                                                                  andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
                                                                                  addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
                                                                                  jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
                                                                                                                                                               
                                                                                .size strcpy, .-strcpy                                                         
                                                                                                                                                               

********************************************************************************

Progress Update: 

Lowest Cost Discovered (347)                                                    Lowest Known Correct Cost (442)                                                
                                                                                                                                                               
  .text                                                                           .text                                                                        
  .globl strcpy                                                                   .globl strcpy                                                                
  .type strcpy, @function                                                         .type strcpy, @function                                                      
                                                                                                                                                               
#! file-offset 0                                                                #! file-offset 0                                                               
#! rip-offset  0                                                                #! rip-offset  0                                                               
#! capacity    0 bytes                                                          #! capacity    0 bytes                                                         
                                                                                                                                                               
# Text                           #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                         #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  nop                            #  1     0     1      OPC=nop                    nop                           #  1     0     1      OPC=nop                  
  nop                            #  2     0x1   1      OPC=nop                    movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                            #  3     0x2   1      OPC=nop                    movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  nop                            #  4     0x3   1      OPC=nop                    movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  nop                            #  5     0x4   1      OPC=nop                    movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  nop                            #  6     0x5   1      OPC=nop                    nop                           #  6     0x9   1      OPC=nop                  
  movl %esi, %edx                #  7     0x6   2      OPC=movl_r32_r32_1         nop                           #  7     0xa   1      OPC=nop                  
  nop                            #  8     0x8   1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  movl %edi, %ecx                #  9     0x9   2      OPC=movl_r32_r32           andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  andq $0x2, %rsi                #  10    0xb   4      OPC=andq_r64_imm8          jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  movl %ecx, %eax                #  11    0xf   2      OPC=movl_r32_r32_1         nop                           #  11    0x15  1      OPC=nop                  
  nop                            #  12    0x11  1      OPC=nop                    nop                           #  12    0x16  1      OPC=nop                  
  nop                            #  13    0x12  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  jne .L_126860                  #  14    0x13  6      OPC=jne_label_1            nop                           #  14    0x18  1      OPC=nop                  
  nop                            #  15    0x19  1      OPC=nop                    movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  movl %edx, %esi                #  16    0x1a  2      OPC=movl_r32_r32           movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  movq (%r15,%rsi,1), %r8        #  17    0x1c  4      OPC=movq_r64_m64           nop                           #  17    0x1f  1      OPC=nop                  
  nop                            #  18    0x20  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                            #  19    0x21  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                            #  20    0x22  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                            #  21    0x23  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                            #  22    0x24  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                            #  23    0x25  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                            #  24    0x26  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                            #  25    0x27  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                            #  26    0x28  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                            #  27    0x29  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                            #  28    0x2a  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                            #  29    0x2b  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                            #  30    0x2c  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                            #  31    0x2d  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                            #  32    0x2e  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                            #  33    0x2f  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                            #  34    0x30  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                            #  35    0x31  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                            #  36    0x32  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  jne .L_126860                  #  37    0x33  6      OPC=jne_label_1            nop                           #  37    0x3a  1      OPC=nop                  
  nop                            #  38    0x39  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                            #  39    0x3a  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                            #  40    0x3b  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                            #  41    0x3c  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
  nop                            #  42    0x3d  1      OPC=nop                    nop                           #  42    0x3f  1      OPC=nop                  
  nop                            #  43    0x3e  1      OPC=nop                  .L_126820:                      #        0x40  0      OPC=<label>              
  nop                            #  44    0x3f  1      OPC=nop                    addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  nop                            #  45    0x40  1      OPC=nop                    movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
.L_126820:                       #        0x41  0      OPC=<label>                addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  addq $0x4, %rcx                #  46    0x41  7      OPC=addq_r64_imm32         movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  movl %r8d, -0x4(%r15,%rcx,1)   #  47    0x48  5      OPC=movl_m32_r32           leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  addl $0x4, %edx                #  48    0x4d  3      OPC=addl_r32_imm8          xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  movl (%r15,%rdx,1), %r8d       #  49    0x50  4      OPC=movl_r32_m32           notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  movl %r8d, %r9d                #  50    0x54  3      OPC=movl_r32_r32           nop                           #  50    0x5f  1      OPC=nop                  
  notq %r9                       #  51    0x57  3      OPC=notq_r64               nop                           #  51    0x60  1      OPC=nop                  
  leaq -0x1010101(%r8), %rsi     #  52    0x5a  7      OPC=leaq_r64_m16           nop                           #  52    0x61  1      OPC=nop                  
  andq $0x80808080, %rsi         #  53    0x61  7      OPC=andq_r64_imm32         nop                           #  53    0x62  1      OPC=nop                  
  andq %rsi, %r9                 #  54    0x68  3      OPC=andq_r64_r64           nop                           #  54    0x63  1      OPC=nop                  
  je .L_126820                   #  55    0x6b  6      OPC=je_label_1             nop                           #  55    0x64  1      OPC=nop                  
  nopl %eax                      #  56    0x71  3      OPC=nopl_r32               nop                           #  56    0x65  1      OPC=nop                  
  nop                            #  57    0x74  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                            #  58    0x75  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                            #  59    0x76  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                            #  60    0x77  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                            #  61    0x78  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                            #  62    0x79  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                            #  63    0x7a  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                            #  64    0x7b  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                            #  65    0x7c  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                            #  66    0x7d  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nop                            #  67    0x7e  1      OPC=nop                    nop                           #  67    0x7d  1      OPC=nop                  
  nop                            #  68    0x7f  1      OPC=nop                    nop                           #  68    0x7e  1      OPC=nop                  
.L_126860:                       #        0x80  0      OPC=<label>                nop                           #  69    0x7f  1      OPC=nop                  
  addq $0x1, %rdx                #  69    0x80  4      OPC=addq_r64_imm8        .L_126860:                      #        0x80  0      OPC=<label>              
  movsbw -0x1(%r15,%rdx,1), %si  #  70    0x84  7      OPC=movsbw_r16_m8          subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  addl $0x1, %ecx                #  71    0x8b  3      OPC=addl_r32_imm8          movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  movb %sil, -0x1(%r15,%rcx,1)   #  72    0x8e  5      OPC=movb_m8_r8             addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  salw $0x1, %si                 #  73    0x93  3      OPC=salw_r16_one           orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  jne .L_126860                  #  74    0x96  6      OPC=jne_label_1            movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  nop                            #  75    0x9c  1      OPC=nop                    addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                            #  76    0x9d  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                            #  77    0x9e  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                            #  78    0x9f  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                            #  79    0xa0  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                            #  80    0xa1  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  nop                            #  81    0xa2  1      OPC=nop                    nop                           #  81    0xa0  1      OPC=nop                  
  popq %r11                      #  82    0xa3  2      OPC=popq_r64_1             nop                           #  82    0xa1  1      OPC=nop                  
  andl $0xe0, %r11d              #  83    0xa5  4      OPC=andl_r32_imm8          nop                           #  83    0xa2  1      OPC=nop                  
  addq %r15, %r11                #  84    0xa9  3      OPC=addq_r64_r64           nop                           #  84    0xa3  1      OPC=nop                  
  jmpq %r11                      #  85    0xac  3      OPC=jmpq_r64               nop                           #  85    0xa4  1      OPC=nop                  
                                                                                  nop                           #  86    0xa5  1      OPC=nop                  
.size strcpy, .-strcpy                                                            nop                           #  87    0xa6  1      OPC=nop                  
                                                                                  nop                           #  88    0xa7  1      OPC=nop                  
                                                                                  nop                           #  89    0xa8  1      OPC=nop                  
                                                                                  nop                           #  90    0xa9  1      OPC=nop                  
                                                                                  nop                           #  91    0xaa  1      OPC=nop                  
                                                                                  nop                           #  92    0xab  1      OPC=nop                  
                                                                                  popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
                                                                                  andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
                                                                                  addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
                                                                                  jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
                                                                                                                                                               
                                                                                .size strcpy, .-strcpy                                                         
                                                                                                                                                               

********************************************************************************

Progress Update: 

Lowest Cost Discovered (346)                                                    Lowest Known Correct Cost (442)                                                
                                                                                                                                                               
  .text                                                                           .text                                                                        
  .globl strcpy                                                                   .globl strcpy                                                                
  .type strcpy, @function                                                         .type strcpy, @function                                                      
                                                                                                                                                               
#! file-offset 0                                                                #! file-offset 0                                                               
#! rip-offset  0                                                                #! rip-offset  0                                                               
#! capacity    0 bytes                                                          #! capacity    0 bytes                                                         
                                                                                                                                                               
# Text                           #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                         #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  nop                            #  1     0     1      OPC=nop                    nop                           #  1     0     1      OPC=nop                  
  nop                            #  2     0x1   1      OPC=nop                    movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                            #  3     0x2   1      OPC=nop                    movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  nop                            #  4     0x3   1      OPC=nop                    movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  nop                            #  5     0x4   1      OPC=nop                    movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  nop                            #  6     0x5   1      OPC=nop                    nop                           #  6     0x9   1      OPC=nop                  
  movl %esi, %edx                #  7     0x6   2      OPC=movl_r32_r32_1         nop                           #  7     0xa   1      OPC=nop                  
  nop                            #  8     0x8   1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  movl %edi, %ecx                #  9     0x9   2      OPC=movl_r32_r32           andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  andq $0x2, %rsi                #  10    0xb   4      OPC=andq_r64_imm8          jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  movl %ecx, %eax                #  11    0xf   2      OPC=movl_r32_r32_1         nop                           #  11    0x15  1      OPC=nop                  
  nop                            #  12    0x11  1      OPC=nop                    nop                           #  12    0x16  1      OPC=nop                  
  nop                            #  13    0x12  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  jne .L_126860                  #  14    0x13  6      OPC=jne_label_1            nop                           #  14    0x18  1      OPC=nop                  
  nop                            #  15    0x19  1      OPC=nop                    movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  movl %edx, %esi                #  16    0x1a  2      OPC=movl_r32_r32           movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  movq (%r15,%rsi,1), %r8        #  17    0x1c  4      OPC=movq_r64_m64           nop                           #  17    0x1f  1      OPC=nop                  
  nop                            #  18    0x20  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                            #  19    0x21  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                            #  20    0x22  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                            #  21    0x23  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                            #  22    0x24  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                            #  23    0x25  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                            #  24    0x26  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                            #  25    0x27  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                            #  26    0x28  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                            #  27    0x29  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                            #  28    0x2a  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                            #  29    0x2b  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                            #  30    0x2c  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                            #  31    0x2d  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                            #  32    0x2e  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                            #  33    0x2f  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                            #  34    0x30  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                            #  35    0x31  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                            #  36    0x32  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  jne .L_126860                  #  37    0x33  6      OPC=jne_label_1            nop                           #  37    0x3a  1      OPC=nop                  
  nop                            #  38    0x39  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                            #  39    0x3a  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                            #  40    0x3b  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                            #  41    0x3c  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
  nop                            #  42    0x3d  1      OPC=nop                    nop                           #  42    0x3f  1      OPC=nop                  
  nop                            #  43    0x3e  1      OPC=nop                  .L_126820:                      #        0x40  0      OPC=<label>              
  nop                            #  44    0x3f  1      OPC=nop                    addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
.L_126820:                       #        0x40  0      OPC=<label>                movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  addq $0x4, %rcx                #  45    0x40  7      OPC=addq_r64_imm32         addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movl %r8d, -0x4(%r15,%rcx,1)   #  46    0x47  5      OPC=movl_m32_r32           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  addl $0x4, %edx                #  47    0x4c  3      OPC=addl_r32_imm8          leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  movl (%r15,%rdx,1), %r8d       #  48    0x4f  4      OPC=movl_r32_m32           xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  movl %r8d, %r9d                #  49    0x53  3      OPC=movl_r32_r32           notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  notq %r9                       #  50    0x56  3      OPC=notq_r64               nop                           #  50    0x5f  1      OPC=nop                  
  leaq -0x1010101(%r8), %rsi     #  51    0x59  7      OPC=leaq_r64_m16           nop                           #  51    0x60  1      OPC=nop                  
  andq $0x80808080, %rsi         #  52    0x60  7      OPC=andq_r64_imm32         nop                           #  52    0x61  1      OPC=nop                  
  andq %rsi, %r9                 #  53    0x67  3      OPC=andq_r64_r64           nop                           #  53    0x62  1      OPC=nop                  
  je .L_126820                   #  54    0x6a  6      OPC=je_label_1             nop                           #  54    0x63  1      OPC=nop                  
  nopl %eax                      #  55    0x70  3      OPC=nopl_r32               nop                           #  55    0x64  1      OPC=nop                  
  nop                            #  56    0x73  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                            #  57    0x74  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                            #  58    0x75  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                            #  59    0x76  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                            #  60    0x77  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                            #  61    0x78  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                            #  62    0x79  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                            #  63    0x7a  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                            #  64    0x7b  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                            #  65    0x7c  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                            #  66    0x7d  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nop                            #  67    0x7e  1      OPC=nop                    nop                           #  67    0x7d  1      OPC=nop                  
.L_126860:                       #        0x7f  0      OPC=<label>                nop                           #  68    0x7e  1      OPC=nop                  
  addq $0x1, %rdx                #  68    0x7f  4      OPC=addq_r64_imm8          nop                           #  69    0x7f  1      OPC=nop                  
  movsbw -0x1(%r15,%rdx,1), %si  #  69    0x83  7      OPC=movsbw_r16_m8        .L_126860:                      #        0x80  0      OPC=<label>              
  addl $0x1, %ecx                #  70    0x8a  3      OPC=addl_r32_imm8          subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  movb %sil, -0x1(%r15,%rcx,1)   #  71    0x8d  5      OPC=movb_m8_r8             movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  salw $0x1, %si                 #  72    0x92  3      OPC=salw_r16_one           addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  jne .L_126860                  #  73    0x95  6      OPC=jne_label_1            orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  nop                            #  74    0x9b  1      OPC=nop                    movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  nop                            #  75    0x9c  1      OPC=nop                    addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                            #  76    0x9d  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                            #  77    0x9e  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                            #  78    0x9f  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                            #  79    0xa0  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                            #  80    0xa1  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  popq %r11                      #  81    0xa2  2      OPC=popq_r64_1             nop                           #  81    0xa0  1      OPC=nop                  
  andl $0xe0, %r11d              #  82    0xa4  4      OPC=andl_r32_imm8          nop                           #  82    0xa1  1      OPC=nop                  
  addq %r15, %r11                #  83    0xa8  3      OPC=addq_r64_r64           nop                           #  83    0xa2  1      OPC=nop                  
  jmpq %r11                      #  84    0xab  3      OPC=jmpq_r64               nop                           #  84    0xa3  1      OPC=nop                  
                                                                                  nop                           #  85    0xa4  1      OPC=nop                  
.size strcpy, .-strcpy                                                            nop                           #  86    0xa5  1      OPC=nop                  
                                                                                  nop                           #  87    0xa6  1      OPC=nop                  
                                                                                  nop                           #  88    0xa7  1      OPC=nop                  
                                                                                  nop                           #  89    0xa8  1      OPC=nop                  
                                                                                  nop                           #  90    0xa9  1      OPC=nop                  
                                                                                  nop                           #  91    0xaa  1      OPC=nop                  
                                                                                  nop                           #  92    0xab  1      OPC=nop                  
                                                                                  popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
                                                                                  andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
                                                                                  addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
                                                                                  jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
                                                                                                                                                               
                                                                                .size strcpy, .-strcpy                                                         
                                                                                                                                                               

********************************************************************************

Progress Update: 

Lowest Cost Discovered (345)                                                     Lowest Known Correct Cost (442)                                                
                                                                                                                                                                
  .text                                                                            .text                                                                        
  .globl strcpy                                                                    .globl strcpy                                                                
  .type strcpy, @function                                                          .type strcpy, @function                                                      
                                                                                                                                                                
#! file-offset 0                                                                 #! file-offset 0                                                               
#! rip-offset  0                                                                 #! rip-offset  0                                                               
#! capacity    0 bytes                                                           #! capacity    0 bytes                                                         
                                                                                                                                                                
# Text                            #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  nop                             #  1     0     1      OPC=nop                    nop                           #  1     0     1      OPC=nop                  
  nop                             #  2     0x1   1      OPC=nop                    movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  movl %edi, %ecx                 #  3     0x2   2      OPC=movl_r32_r32           movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  nop                             #  4     0x4   1      OPC=nop                    movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  movl %ecx, %eax                 #  5     0x5   2      OPC=movl_r32_r32_1         movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  movl %esi, %edx                 #  6     0x7   2      OPC=movl_r32_r32_1         nop                           #  6     0x9   1      OPC=nop                  
  nop                             #  7     0x9   1      OPC=nop                    nop                           #  7     0xa   1      OPC=nop                  
  nop                             #  8     0xa   1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  nop                             #  9     0xb   1      OPC=nop                    andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  nop                             #  10    0xc   1      OPC=nop                    jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  andq $0x2, %rsi                 #  11    0xd   4      OPC=andq_r64_imm8          nop                           #  11    0x15  1      OPC=nop                  
  jne .L_126860                   #  12    0x11  6      OPC=jne_label_1            nop                           #  12    0x16  1      OPC=nop                  
  nop                             #  13    0x17  1      OPC=nop                    nop                           #  13    0x17  1      OPC=nop                  
  nop                             #  14    0x18  1      OPC=nop                    nop                           #  14    0x18  1      OPC=nop                  
  nop                             #  15    0x19  1      OPC=nop                    movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  movl %edx, %esi                 #  16    0x1a  2      OPC=movl_r32_r32           movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  movq (%r15,%rsi,1), %r8         #  17    0x1c  4      OPC=movq_r64_m64           nop                           #  17    0x1f  1      OPC=nop                  
  nop                             #  18    0x20  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                             #  19    0x21  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                             #  20    0x22  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                             #  21    0x23  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                             #  22    0x24  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                             #  23    0x25  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                             #  24    0x26  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  nop                             #  25    0x27  1      OPC=nop                    movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  nop                             #  26    0x28  1      OPC=nop                    nop                           #  26    0x2a  1      OPC=nop                  
  nop                             #  27    0x29  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                             #  28    0x2a  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                             #  29    0x2b  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                             #  30    0x2c  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                             #  31    0x2d  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                             #  32    0x2e  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                             #  33    0x2f  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                             #  34    0x30  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                             #  35    0x31  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  jne .L_126860                   #  36    0x32  6      OPC=jne_label_1            nop                           #  36    0x39  1      OPC=nop                  
  nop                             #  37    0x38  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                             #  38    0x39  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                             #  39    0x3a  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
  nop                             #  40    0x3b  1      OPC=nop                    nop                           #  40    0x3d  1      OPC=nop                  
  nop                             #  41    0x3c  1      OPC=nop                    nop                           #  41    0x3e  1      OPC=nop                  
  nop                             #  42    0x3d  1      OPC=nop                    nop                           #  42    0x3f  1      OPC=nop                  
  nop                             #  43    0x3e  1      OPC=nop                  .L_126820:                      #        0x40  0      OPC=<label>              
  nop                             #  44    0x3f  1      OPC=nop                    addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
.L_126820:                        #        0x40  0      OPC=<label>                movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  addq $0x4, %rcx                 #  45    0x40  7      OPC=addq_r64_imm32         addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  movl %r8d, -0x4(%r15,%rcx,1)    #  46    0x47  5      OPC=movl_m32_r32           movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  addl $0x4, %edx                 #  47    0x4c  3      OPC=addl_r32_imm8          leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  movl (%r15,%rdx,1), %r8d        #  48    0x4f  4      OPC=movl_r32_m32           xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  movl %r8d, %r9d                 #  49    0x53  3      OPC=movl_r32_r32           notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  notq %r9                        #  50    0x56  3      OPC=notq_r64               nop                           #  50    0x5f  1      OPC=nop                  
  leaq -0x1010101(%r8), %rsi      #  51    0x59  7      OPC=leaq_r64_m16           nop                           #  51    0x60  1      OPC=nop                  
  andq $0x80808080, %r9           #  52    0x60  7      OPC=andq_r64_imm32         nop                           #  52    0x61  1      OPC=nop                  
  andq %rsi, %r9                  #  53    0x67  3      OPC=andq_r64_r64           nop                           #  53    0x62  1      OPC=nop                  
  je .L_126820                    #  54    0x6a  6      OPC=je_label_1             nop                           #  54    0x63  1      OPC=nop                  
  nop                             #  55    0x70  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                             #  56    0x71  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nopl %eax                       #  57    0x72  3      OPC=nopl_r32               nop                           #  57    0x66  1      OPC=nop                  
  nop                             #  58    0x75  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                             #  59    0x76  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                             #  60    0x77  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                             #  61    0x78  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                             #  62    0x79  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                             #  63    0x7a  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                             #  64    0x7b  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                             #  65    0x7c  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
  nop                             #  66    0x7d  1      OPC=nop                    nop                           #  66    0x7c  1      OPC=nop                  
  nop                             #  67    0x7e  1      OPC=nop                    nop                           #  67    0x7d  1      OPC=nop                  
  nop                             #  68    0x7f  1      OPC=nop                    nop                           #  68    0x7e  1      OPC=nop                  
.L_126860:                        #        0x80  0      OPC=<label>                nop                           #  69    0x7f  1      OPC=nop                  
  addq $0x1, %rdx                 #  69    0x80  4      OPC=addq_r64_imm8        .L_126860:                      #        0x80  0      OPC=<label>              
  movsbq -0x1(%r15,%rdx,1), %rsi  #  70    0x84  6      OPC=movsbq_r64_m8          subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  addl $0x1, %ecx                 #  71    0x8a  3      OPC=addl_r32_imm8          movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  movb %sil, -0x1(%r15,%rcx,1)    #  72    0x8d  5      OPC=movb_m8_r8             addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  salw $0x1, %si                  #  73    0x92  3      OPC=salw_r16_one           orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  jne .L_126860                   #  74    0x95  6      OPC=jne_label_1            movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  nop                             #  75    0x9b  1      OPC=nop                    addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                             #  76    0x9c  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                             #  77    0x9d  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                             #  78    0x9e  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                             #  79    0x9f  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  popq %r11                       #  80    0xa0  2      OPC=popq_r64_1             nop                           #  80    0x9f  1      OPC=nop                  
  andl $0xe0, %r11d               #  81    0xa2  4      OPC=andl_r32_imm8          nop                           #  81    0xa0  1      OPC=nop                  
  addq %r15, %r11                 #  82    0xa6  3      OPC=addq_r64_r64           nop                           #  82    0xa1  1      OPC=nop                  
  jmpq %r11                       #  83    0xa9  3      OPC=jmpq_r64               nop                           #  83    0xa2  1      OPC=nop                  
                                                                                   nop                           #  84    0xa3  1      OPC=nop                  
.size strcpy, .-strcpy                                                             nop                           #  85    0xa4  1      OPC=nop                  
                                                                                   nop                           #  86    0xa5  1      OPC=nop                  
                                                                                   nop                           #  87    0xa6  1      OPC=nop                  
                                                                                   nop                           #  88    0xa7  1      OPC=nop                  
                                                                                   nop                           #  89    0xa8  1      OPC=nop                  
                                                                                   nop                           #  90    0xa9  1      OPC=nop                  
                                                                                   nop                           #  91    0xaa  1      OPC=nop                  
                                                                                   nop                           #  92    0xab  1      OPC=nop                  
                                                                                   popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
                                                                                   andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
                                                                                   addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
                                                                                   jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
                                                                                                                                                                
                                                                                 .size strcpy, .-strcpy                                                         
                                                                                                                                                                

********************************************************************************

Statistics Update: 

Iterations:                    300000
Elapsed Time:                  474.087s
Iterations/s:                  632.796

Starting cost:                 677
Lowest cost:                   345
Lowest correct cost:           442

Move Type       Proposed     Succeeded     Accepted        
                                                           
Opcode          8.31567%     7.883%        7.45433%        
Instruction     8.371%       3.45533%      0.127333%       
Add Nops        8.392%       8.392%        6.33267%        
OpcodeWidth     8.34633%     7.633%        7.341%          
Delete          8.268%       7.80633%      6.283%          
Operand         8.351%       4.69733%      0.779333%       
Local Swap      8.40133%     4.97367%      3.66833%        
Global Swap     8.323%       7.31967%      6.354%          
Global Copy     8.33567%     7.784%        7.784%          
ReplaceNop      8.27767%     7.82833%      7.25%           
Rotate          8.32833%     7.557%        5.16833%        
2xWeighted      0%           0%            0%              
Memory+Swap     8.29%        4.42833%      0.00133333%     
                                                           
Total           100%         79.758%       58.5437%        

********************************************************************************

Progress Update: 

Lowest Cost Discovered (344)                                                     Lowest Known Correct Cost (442)                                                
                                                                                                                                                                
  .text                                                                            .text                                                                        
  .globl strcpy                                                                    .globl strcpy                                                                
  .type strcpy, @function                                                          .type strcpy, @function                                                      
                                                                                                                                                                
#! file-offset 0                                                                 #! file-offset 0                                                               
#! rip-offset  0                                                                 #! rip-offset  0                                                               
#! capacity    0 bytes                                                           #! capacity    0 bytes                                                         
                                                                                                                                                                
# Text                            #  Line  RIP   Bytes  Opcode                   # Text                          #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              .strcpy:                        #        0     0      OPC=<label>              
  movl %edi, %eax                 #  1     0     2      OPC=movl_r32_r32_1         nop                           #  1     0     1      OPC=nop                  
  movq %rax, %rcx                 #  2     0x2   3      OPC=movq_r64_r64           movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32         
  nop                             #  3     0x5   1      OPC=nop                    movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32         
  nop                             #  4     0x6   1      OPC=nop                    movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32         
  movq %rsi, %rdx                 #  5     0x7   3      OPC=movq_r64_r64_1         movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32         
  nop                             #  6     0xa   1      OPC=nop                    nop                           #  6     0x9   1      OPC=nop                  
  nop                             #  7     0xb   1      OPC=nop                    nop                           #  7     0xa   1      OPC=nop                  
  nop                             #  8     0xc   1      OPC=nop                    nop                           #  8     0xb   1      OPC=nop                  
  nop                             #  9     0xd   1      OPC=nop                    andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8        
  andq $0x2, %rsi                 #  10    0xe   4      OPC=andq_r64_imm8          jne .L_126860                 #  10    0xf   6      OPC=jne_label_1          
  jne .L_126860                   #  11    0x12  6      OPC=jne_label_1            nop                           #  11    0x15  1      OPC=nop                  
  addl %edx, %esi                 #  12    0x18  2      OPC=addl_r32_r32           nop                           #  12    0x16  1      OPC=nop                  
  movq (%r15,%rsi,1), %r8         #  13    0x1a  4      OPC=movq_r64_m64           nop                           #  13    0x17  1      OPC=nop                  
  nop                             #  14    0x1e  1      OPC=nop                    nop                           #  14    0x18  1      OPC=nop                  
  nop                             #  15    0x1f  1      OPC=nop                    movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32         
  nop                             #  16    0x20  1      OPC=nop                    movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32         
  nop                             #  17    0x21  1      OPC=nop                    nop                           #  17    0x1f  1      OPC=nop                  
  nop                             #  18    0x22  1      OPC=nop                    nop                           #  18    0x20  1      OPC=nop                  
  nop                             #  19    0x23  1      OPC=nop                    nop                           #  19    0x21  1      OPC=nop                  
  nop                             #  20    0x24  1      OPC=nop                    nop                           #  20    0x22  1      OPC=nop                  
  nop                             #  21    0x25  1      OPC=nop                    nop                           #  21    0x23  1      OPC=nop                  
  nop                             #  22    0x26  1      OPC=nop                    nop                           #  22    0x24  1      OPC=nop                  
  nop                             #  23    0x27  1      OPC=nop                    nop                           #  23    0x25  1      OPC=nop                  
  nop                             #  24    0x28  1      OPC=nop                    nop                           #  24    0x26  1      OPC=nop                  
  shrq $0xfc, %rdi                #  25    0x29  4      OPC=shrq_r64_imm8          movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64         
  jne .L_126860                   #  26    0x2d  6      OPC=jne_label_1            nop                           #  26    0x2a  1      OPC=nop                  
  nop                             #  27    0x33  1      OPC=nop                    nop                           #  27    0x2b  1      OPC=nop                  
  nop                             #  28    0x34  1      OPC=nop                    nop                           #  28    0x2c  1      OPC=nop                  
  nop                             #  29    0x35  1      OPC=nop                    nop                           #  29    0x2d  1      OPC=nop                  
  nop                             #  30    0x36  1      OPC=nop                    nop                           #  30    0x2e  1      OPC=nop                  
  nop                             #  31    0x37  1      OPC=nop                    nop                           #  31    0x2f  1      OPC=nop                  
  nop                             #  32    0x38  1      OPC=nop                    nop                           #  32    0x30  1      OPC=nop                  
  nop                             #  33    0x39  1      OPC=nop                    nop                           #  33    0x31  1      OPC=nop                  
  nop                             #  34    0x3a  1      OPC=nop                    jne .L_126860                 #  34    0x32  6      OPC=jne_label_1          
  nop                             #  35    0x3b  1      OPC=nop                    nop                           #  35    0x38  1      OPC=nop                  
  nop                             #  36    0x3c  1      OPC=nop                    nop                           #  36    0x39  1      OPC=nop                  
  nop                             #  37    0x3d  1      OPC=nop                    nop                           #  37    0x3a  1      OPC=nop                  
  nop                             #  38    0x3e  1      OPC=nop                    nop                           #  38    0x3b  1      OPC=nop                  
  nop                             #  39    0x3f  1      OPC=nop                    nop                           #  39    0x3c  1      OPC=nop                  
.L_126820:                        #        0x40  0      OPC=<label>                nop                           #  40    0x3d  1      OPC=nop                  
  addq $0x4, %rcx                 #  40    0x40  7      OPC=addq_r64_imm32         nop                           #  41    0x3e  1      OPC=nop                  
  movl %r8d, -0x4(%r15,%rcx,1)    #  41    0x47  5      OPC=movl_m32_r32           nop                           #  42    0x3f  1      OPC=nop                  
  addl $0x4, %edx                 #  42    0x4c  3      OPC=addl_r32_imm8        .L_126820:                      #        0x40  0      OPC=<label>              
  movq (%r15,%rdx,1), %r8         #  43    0x4f  4      OPC=movq_r64_m64           addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32       
  movl %r8d, %r9d                 #  44    0x53  3      OPC=movl_r32_r32_1         movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32         
  leaq -0x1010101(%r8), %rsi      #  45    0x56  7      OPC=leaq_r64_m64           addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8        
  notl %r9d                       #  46    0x5d  3      OPC=notl_r32               movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32         
  andl $0x80808080, %r9d          #  47    0x60  7      OPC=andl_r32_imm32         leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32         
  andl %esi, %r9d                 #  48    0x67  3      OPC=andl_r32_r32_1         xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32         
  je .L_126820                    #  49    0x6a  6      OPC=je_label_1             notl %r9d                     #  49    0x5c  3      OPC=notl_r32             
  nop                             #  50    0x70  1      OPC=nop                    nop                           #  50    0x5f  1      OPC=nop                  
  nop                             #  51    0x71  1      OPC=nop                    nop                           #  51    0x60  1      OPC=nop                  
  nop                             #  52    0x72  1      OPC=nop                    nop                           #  52    0x61  1      OPC=nop                  
  nop                             #  53    0x73  1      OPC=nop                    nop                           #  53    0x62  1      OPC=nop                  
  nop                             #  54    0x74  1      OPC=nop                    nop                           #  54    0x63  1      OPC=nop                  
  nop                             #  55    0x75  1      OPC=nop                    nop                           #  55    0x64  1      OPC=nop                  
  nop                             #  56    0x76  1      OPC=nop                    nop                           #  56    0x65  1      OPC=nop                  
  nop                             #  57    0x77  1      OPC=nop                    nop                           #  57    0x66  1      OPC=nop                  
  nop                             #  58    0x78  1      OPC=nop                    nop                           #  58    0x67  1      OPC=nop                  
  nop                             #  59    0x79  1      OPC=nop                    nop                           #  59    0x68  1      OPC=nop                  
  nop                             #  60    0x7a  1      OPC=nop                    nop                           #  60    0x69  1      OPC=nop                  
  nop                             #  61    0x7b  1      OPC=nop                    andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32       
  nop                             #  62    0x7c  1      OPC=nop                    andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1       
  nop                             #  63    0x7d  1      OPC=nop                    je .L_126820                  #  63    0x74  6      OPC=je_label_1           
  nop                             #  64    0x7e  1      OPC=nop                    nop                           #  64    0x7a  1      OPC=nop                  
  nop                             #  65    0x7f  1      OPC=nop                    nop                           #  65    0x7b  1      OPC=nop                  
.L_126860:                        #        0x80  0      OPC=<label>                nop                           #  66    0x7c  1      OPC=nop                  
  addl $0x1, %edx                 #  66    0x80  3      OPC=addl_r32_imm8          nop                           #  67    0x7d  1      OPC=nop                  
  movzbq -0x1(%r15,%rdx,1), %rsi  #  67    0x83  6      OPC=movzbq_r64_m8          nop                           #  68    0x7e  1      OPC=nop                  
  incq %rcx                       #  68    0x89  3      OPC=incq_r64               nop                           #  69    0x7f  1      OPC=nop                  
  movb %sil, -0x1(%r15,%rcx,1)    #  69    0x8c  5      OPC=movb_m8_r8           .L_126860:                      #        0x80  0      OPC=<label>              
  orw %si, %si                    #  70    0x91  3      OPC=orw_r16_r16_1          subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32         
  jne .L_126860                   #  71    0x94  6      OPC=jne_label_1            movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8        
  nop                             #  72    0x9a  1      OPC=nop                    addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8        
  nop                             #  73    0x9b  1      OPC=nop                    orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32          
  nop                             #  74    0x9c  1      OPC=nop                    movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8           
  nop                             #  75    0x9d  1      OPC=nop                    addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8        
  nop                             #  76    0x9e  1      OPC=nop                    negl %esi                     #  76    0x95  2      OPC=negl_r32             
  nop                             #  77    0x9f  1      OPC=nop                    jne .L_126860                 #  77    0x97  6      OPC=jne_label_1          
  nop                             #  78    0xa0  1      OPC=nop                    nop                           #  78    0x9d  1      OPC=nop                  
  nop                             #  79    0xa1  1      OPC=nop                    nop                           #  79    0x9e  1      OPC=nop                  
  nop                             #  80    0xa2  1      OPC=nop                    nop                           #  80    0x9f  1      OPC=nop                  
  popq %r11                       #  81    0xa3  2      OPC=popq_r64_1             nop                           #  81    0xa0  1      OPC=nop                  
  andl $0xe0, %r11d               #  82    0xa5  4      OPC=andl_r32_imm8          nop                           #  82    0xa1  1      OPC=nop                  
  addq %r15, %r11                 #  83    0xa9  3      OPC=addq_r64_r64           nop                           #  83    0xa2  1      OPC=nop                  
  jmpq %r11                       #  84    0xac  3      OPC=jmpq_r64               nop                           #  84    0xa3  1      OPC=nop                  
                                                                                   nop                           #  85    0xa4  1      OPC=nop                  
.size strcpy, .-strcpy                                                             nop                           #  86    0xa5  1      OPC=nop                  
                                                                                   nop                           #  87    0xa6  1      OPC=nop                  
                                                                                   nop                           #  88    0xa7  1      OPC=nop                  
                                                                                   nop                           #  89    0xa8  1      OPC=nop                  
                                                                                   nop                           #  90    0xa9  1      OPC=nop                  
                                                                                   nop                           #  91    0xaa  1      OPC=nop                  
                                                                                   nop                           #  92    0xab  1      OPC=nop                  
                                                                                   popq %r11                     #  93    0xac  2      OPC=popq_r64_1           
                                                                                   andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8        
                                                                                   addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64         
                                                                                   jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64             
                                                                                                                                                                
                                                                                 .size strcpy, .-strcpy                                                         
                                                                                                                                                                

********************************************************************************

Statistics Update: 

Iterations:                    400000
Elapsed Time:                  734.079s
Iterations/s:                  544.9

Starting cost:                 677
Lowest cost:                   344
Lowest correct cost:           442

Move Type       Proposed     Succeeded     Accepted     
                                                        
Opcode          8.31975%     7.9565%       7.60025%     
Instruction     8.35%        3.4915%       0.1345%      
Add Nops        8.3455%      8.3455%       6.6175%      
OpcodeWidth     8.3445%      7.751%        7.49475%     
Delete          8.23675%     7.8555%       6.56025%     
Operand         8.36775%     4.7625%       0.85125%     
Local Swap      8.4135%      4.96125%      3.68825%     
Global Swap     8.34025%     7.506%        6.69%        
Global Copy     8.31375%     7.857%        7.857%       
ReplaceNop      8.28025%     7.90325%      7.42%        
Rotate          8.3655%      7.72175%      5.65775%     
2xWeighted      0%           0%            0%           
Memory+Swap     8.3225%      4.53725%      0.00125%     
                                                        
Total           100%         80.649%       60.5727%     

********************************************************************************

Statistics Update: 

Iterations:                    500000
Elapsed Time:                  1055.58s
Iterations/s:                  473.672

Starting cost:                 677
Lowest cost:                   344
Lowest correct cost:           442

Move Type       Proposed     Succeeded     Accepted     
                                                        
Opcode          8.3064%      7.9932%       7.6864%      
Instruction     8.3644%      3.5384%       0.1346%      
Add Nops        8.3736%      8.3736%       6.831%       
OpcodeWidth     8.3262%      7.8186%       7.5946%      
Delete          8.2256%      7.896%        6.7426%      
Operand         8.404%       4.78%         0.884%       
Local Swap      8.3772%      4.9222%       3.6656%      
Global Swap     8.3474%      7.6316%       6.9192%      
Global Copy     8.303%       7.9104%       7.9104%      
ReplaceNop      8.2906%      7.9668%       7.5466%      
Rotate          8.3498%      7.797%        5.964%       
2xWeighted      0%           0%            0%           
Memory+Swap     8.3318%      4.6064%       0.001%       
                                                        
Total           100%         81.2342%      61.88%       

********************************************************************************

===========================================
Working on pair / P: 1 6 7 Q: 1 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 4
SAME MAP
     0 1 2 3 
------------------
0  |   0 0 0 
1  |     0 0 
2  |       0 
3  |         

NEXT MAP
     0 1 2 3 
------------------
0  |   0 0 0 
1  |     0 0 
2  |       0 
3  |         

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 1 (cell size 1)
Access 1 cell 1 offset 0 size 1 (cell size 1)
Access 2 cell 2 offset 0 size 1 (cell size 1)
Access 3 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 1 / offset 0
14 -> 1 (size 1 / cell size 1 / offset 0
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_8_4|8> <TMP_BV_8_8|8>)) (== <TMP_BV_8_5|8> <TMP_BV_8_9|8>)) (== <TMP_BV_8_10|8> <TMP_BV_8_6|8>)) (== <TMP_BV_8_11|8> <TMP_BV_8_7|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_6|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_8_4|8>))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_8_4|8>))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_8_4|8> <TMP_BV_8_8|8>)) (== <TMP_BV_8_5|8> <TMP_BV_8_9|8>)) (== <TMP_BV_8_10|8> <TMP_BV_8_6|8>)) (== <TMP_BV_8_11|8> <TMP_BV_8_7|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 7 Q: 1 2 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 5
SAME MAP
     0 1 2 3 4 
------------------
0  |   0 1 0 0 
1  |     0 0 0 
2  |       0 0 
3  |         0 
4  |           

NEXT MAP
     0 1 2 3 4 
------------------
0  |   0 0 0 0 
1  |     0 0 0 
2  |       0 0 
3  |         0 
4  |           

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 1 (cell size 4)
Access 1 cell 1 offset 0 size 1 (cell size 1)
Access 2 cell 0 offset 0 size 4 (cell size 4)
Access 3 cell 2 offset 0 size 1 (cell size 1)
Access 4 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 4 / offset 0
14 -> 1 (size 1 / cell size 1 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 4 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_32_17|32> <TMP_BV_32_19|32>)) (== <TMP_BV_8_18|8> <TMP_BV_8_22|8>)) (== <TMP_BV_8_23|8> <TMP_BV_8_20|8>)) (== <TMP_BV_8_24|8> <TMP_BV_8_21|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_20|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_17|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_17|32>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_32_17|32> <TMP_BV_32_19|32>)) (== <TMP_BV_8_18|8> <TMP_BV_8_22|8>)) (== <TMP_BV_8_23|8> <TMP_BV_8_20|8>)) (== <TMP_BV_8_24|8> <TMP_BV_8_21|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 7 Q: 1 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 6
SAME MAP
     0 1 2 3 4 5 
------------------
0  |   0 0 0 0 0 
1  |     0 0 0 0 
2  |       0 0 0 
3  |         0 0 
4  |           0 
5  |             

NEXT MAP
     0 1 2 3 4 5 
------------------
0  |   0 0 0 0 0 
1  |     0 0 0 0 
2  |       0 0 0 
3  |         0 0 
4  |           0 
5  |             

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 1 (cell size 1)
Access 1 cell 1 offset 0 size 1 (cell size 1)
Access 2 cell 2 offset 0 size 1 (cell size 1)
Access 3 cell 3 offset 0 size 1 (cell size 1)
Access 4 cell 4 offset 0 size 1 (cell size 1)
Access 5 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 1 / offset 0
14 -> 1 (size 1 / cell size 1 / offset 0
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
22 -> 4 (size 1 / cell size 1 / offset 0
25 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_8_31|8> <TMP_BV_8_37|8>)) (== <TMP_BV_8_32|8> <TMP_BV_8_38|8>)) (== <TMP_BV_8_39|8> <TMP_BV_8_33|8>)) (== <TMP_BV_8_40|8> <TMP_BV_8_34|8>)) (== <TMP_BV_8_41|8> <TMP_BV_8_35|8>)) (== <TMP_BV_8_42|8> <TMP_BV_8_36|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_33|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_35|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_8_31|8>))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_8_31|8>))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_8_31|8> <TMP_BV_8_37|8>)) (== <TMP_BV_8_32|8> <TMP_BV_8_38|8>)) (== <TMP_BV_8_39|8> <TMP_BV_8_33|8>)) (== <TMP_BV_8_40|8> <TMP_BV_8_34|8>)) (== <TMP_BV_8_41|8> <TMP_BV_8_35|8>)) (== <TMP_BV_8_42|8> <TMP_BV_8_36|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 7 Q: 1 2 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 7
SAME MAP
     0 1 2 3 4 5 6 
------------------
0  |   0 1 0 0 0 0 
1  |     0 0 0 0 0 
2  |       0 0 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

NEXT MAP
     0 1 2 3 4 5 6 
------------------
0  |   0 0 0 0 0 0 
1  |     0 0 0 0 0 
2  |       0 0 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 1 (cell size 4)
Access 1 cell 1 offset 0 size 1 (cell size 1)
Access 2 cell 0 offset 0 size 4 (cell size 4)
Access 3 cell 2 offset 0 size 1 (cell size 1)
Access 4 cell 3 offset 0 size 1 (cell size 1)
Access 5 cell 4 offset 0 size 1 (cell size 1)
Access 6 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 4 / offset 0
14 -> 1 (size 1 / cell size 1 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 4 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
46 -> 4 (size 1 / cell size 1 / offset 0
49 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_32_50|32> <TMP_BV_32_52|32>)) (== <TMP_BV_8_51|8> <TMP_BV_8_57|8>)) (== <TMP_BV_8_58|8> <TMP_BV_8_53|8>)) (== <TMP_BV_8_59|8> <TMP_BV_8_54|8>)) (== <TMP_BV_8_60|8> <TMP_BV_8_55|8>)) (== <TMP_BV_8_61|8> <TMP_BV_8_56|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_53|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_55|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_50|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_50|32>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_32_50|32> <TMP_BV_32_52|32>)) (== <TMP_BV_8_51|8> <TMP_BV_8_57|8>)) (== <TMP_BV_8_58|8> <TMP_BV_8_53|8>)) (== <TMP_BV_8_59|8> <TMP_BV_8_54|8>)) (== <TMP_BV_8_60|8> <TMP_BV_8_55|8>)) (== <TMP_BV_8_61|8> <TMP_BV_8_56|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 7 Q: 1 2 3 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 7
SAME MAP
     0 1 2 3 4 5 6 
------------------
0  |   0 1 0 0 0 0 
1  |     0 1 0 0 0 
2  |       0 0 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

NEXT MAP
     0 1 2 3 4 5 6 
------------------
0  |   0 0 0 0 0 0 
1  |     0 0 0 0 0 
2  |       0 1 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 1 (cell size 8)
Access 1 cell 1 offset 0 size 1 (cell size 4)
Access 2 cell 0 offset 0 size 4 (cell size 8)
Access 3 cell 1 offset 0 size 4 (cell size 4)
Access 4 cell 0 offset 4 size 4 (cell size 8)
Access 5 cell 2 offset 0 size 1 (cell size 1)
Access 6 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 8 / offset 0
14 -> 1 (size 1 / cell size 4 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 4 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_64_68|64> <TMP_BV_64_70|64>)) (== <TMP_BV_32_69|32> <TMP_BV_32_71|32>)) (== <TMP_BV_8_74|8> <TMP_BV_8_72|8>)) (== <TMP_BV_8_75|8> <TMP_BV_8_73|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_70|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_70|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_72|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_68|64>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_68|64>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_64_68|64> <TMP_BV_64_70|64>)) (== <TMP_BV_32_69|32> <TMP_BV_32_71|32>)) (== <TMP_BV_8_74|8> <TMP_BV_8_72|8>)) (== <TMP_BV_8_75|8> <TMP_BV_8_73|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 7 Q: 1 2 3 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 9
SAME MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 1 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

NEXT MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 1 (cell size 8)
Access 1 cell 1 offset 0 size 1 (cell size 4)
Access 2 cell 0 offset 0 size 4 (cell size 8)
Access 3 cell 1 offset 0 size 4 (cell size 4)
Access 4 cell 0 offset 4 size 4 (cell size 8)
Access 5 cell 2 offset 0 size 1 (cell size 1)
Access 6 cell 3 offset 0 size 1 (cell size 1)
Access 7 cell 4 offset 0 size 1 (cell size 1)
Access 8 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 8 / offset 0
14 -> 1 (size 1 / cell size 4 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 4 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
82 -> 4 (size 1 / cell size 1 / offset 0
85 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_64_84|64> <TMP_BV_64_86|64>)) (== <TMP_BV_32_85|32> <TMP_BV_32_87|32>)) (== <TMP_BV_8_92|8> <TMP_BV_8_88|8>)) (== <TMP_BV_8_93|8> <TMP_BV_8_89|8>)) (== <TMP_BV_8_94|8> <TMP_BV_8_90|8>)) (== <TMP_BV_8_95|8> <TMP_BV_8_91|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_86|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_86|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_88|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_90|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_84|64>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_84|64>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_64_84|64> <TMP_BV_64_86|64>)) (== <TMP_BV_32_85|32> <TMP_BV_32_87|32>)) (== <TMP_BV_8_92|8> <TMP_BV_8_88|8>)) (== <TMP_BV_8_93|8> <TMP_BV_8_89|8>)) (== <TMP_BV_8_94|8> <TMP_BV_8_90|8>)) (== <TMP_BV_8_95|8> <TMP_BV_8_91|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 7 Q: 1 2 3 4 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 9
SAME MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 1 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

NEXT MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 
3  |         0 1 0 0 0 
4  |           0 1 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 1 (cell size 12)
Access 1 cell 1 offset 0 size 1 (cell size 8)
Access 2 cell 0 offset 0 size 4 (cell size 12)
Access 3 cell 1 offset 0 size 4 (cell size 8)
Access 4 cell 0 offset 4 size 4 (cell size 12)
Access 5 cell 1 offset 4 size 4 (cell size 8)
Access 6 cell 0 offset 8 size 4 (cell size 12)
Access 7 cell 2 offset 0 size 1 (cell size 1)
Access 8 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 12 / offset 0
14 -> 1 (size 1 / cell size 8 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_103|96> <TMP_BV_96_105|96>)) (== <TMP_BV_64_104|64> <TMP_BV_64_106|64>)) (== <TMP_BV_8_109|8> <TMP_BV_8_107|8>)) (== <TMP_BV_8_110|8> <TMP_BV_8_108|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_105|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_105|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_105|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_105|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_105|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_105|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_107|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_103|96>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_103|96>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_103|96> <TMP_BV_96_105|96>)) (== <TMP_BV_64_104|64> <TMP_BV_64_106|64>)) (== <TMP_BV_8_109|8> <TMP_BV_8_107|8>)) (== <TMP_BV_8_110|8> <TMP_BV_8_108|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 7 Q: 1 2 3 4 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 11
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 
5  |             0 0 0 0 0 
6  |               0 0 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 0 0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 0 0 
3  |         0 1 0 0 0 0 0 
4  |           0 1 0 0 0 0 
5  |             0 0 0 0 0 
6  |               0 0 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 1 (cell size 12)
Access 1 cell 1 offset 0 size 1 (cell size 8)
Access 2 cell 0 offset 0 size 4 (cell size 12)
Access 3 cell 1 offset 0 size 4 (cell size 8)
Access 4 cell 0 offset 4 size 4 (cell size 12)
Access 5 cell 1 offset 4 size 4 (cell size 8)
Access 6 cell 0 offset 8 size 4 (cell size 12)
Access 7 cell 2 offset 0 size 1 (cell size 1)
Access 8 cell 3 offset 0 size 1 (cell size 1)
Access 9 cell 4 offset 0 size 1 (cell size 1)
Access 10 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 12 / offset 0
14 -> 1 (size 1 / cell size 8 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
104 -> 4 (size 1 / cell size 1 / offset 0
107 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_120|96> <TMP_BV_96_122|96>)) (== <TMP_BV_64_121|64> <TMP_BV_64_123|64>)) (== <TMP_BV_8_128|8> <TMP_BV_8_124|8>)) (== <TMP_BV_8_129|8> <TMP_BV_8_125|8>)) (== <TMP_BV_8_130|8> <TMP_BV_8_126|8>)) (== <TMP_BV_8_131|8> <TMP_BV_8_127|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_122|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_122|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_122|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_122|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_122|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_122|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_124|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_126|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_120|96>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_120|96>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_120|96> <TMP_BV_96_122|96>)) (== <TMP_BV_64_121|64> <TMP_BV_64_123|64>)) (== <TMP_BV_8_128|8> <TMP_BV_8_124|8>)) (== <TMP_BV_8_129|8> <TMP_BV_8_125|8>)) (== <TMP_BV_8_130|8> <TMP_BV_8_126|8>)) (== <TMP_BV_8_131|8> <TMP_BV_8_127|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 7 Q: 1 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 5
SAME MAP
     0 1 2 3 4 
------------------
0  |   1 0 0 0 
1  |     0 0 0 
2  |       0 0 
3  |         0 
4  |           

NEXT MAP
     0 1 2 3 4 
------------------
0  |   0 0 0 0 
1  |     0 0 0 
2  |       0 0 
3  |         0 
4  |           

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 4)
Access 1 cell 0 offset 0 size 1 (cell size 4)
Access 2 cell 1 offset 0 size 1 (cell size 1)
Access 3 cell 2 offset 0 size 1 (cell size 1)
Access 4 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 4 / offset 0
19 -> 0 (size 1 / cell size 4 / offset 0
22 -> 1 (size 1 / cell size 1 / offset 0
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_32_137|32> <TMP_BV_32_141|32>)) (== <TMP_BV_8_138|8> <TMP_BV_8_142|8>)) (== <TMP_BV_8_143|8> <TMP_BV_8_139|8>)) (== <TMP_BV_8_144|8> <TMP_BV_8_140|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_139|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_32_137|32>)[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_32_137|32>))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_137|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_137|32>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_32_137|32> <TMP_BV_32_141|32>)) (== <TMP_BV_8_138|8> <TMP_BV_8_142|8>)) (== <TMP_BV_8_143|8> <TMP_BV_8_139|8>)) (== <TMP_BV_8_144|8> <TMP_BV_8_140|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 7 Q: 1 2 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 6
SAME MAP
     0 1 2 3 4 5 
------------------
0  |   1 0 1 0 0 
1  |     0 1 0 0 
2  |       0 0 0 
3  |         0 0 
4  |           0 
5  |             

NEXT MAP
     0 1 2 3 4 5 
------------------
0  |   0 0 0 0 0 
1  |     0 0 0 0 
2  |       0 0 0 
3  |         0 0 
4  |           0 
5  |             

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 4)
Access 1 cell 0 offset 0 size 1 (cell size 4)
Access 2 cell 1 offset 0 size 1 (cell size 1)
Access 3 cell 0 offset 0 size 4 (cell size 4)
Access 4 cell 2 offset 0 size 1 (cell size 1)
Access 5 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 4 / offset 0
19 -> 0 (size 1 / cell size 4 / offset 0
22 -> 1 (size 1 / cell size 1 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 4 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_32_151|32> <TMP_BV_32_153|32>)) (== <TMP_BV_8_152|8> <TMP_BV_8_156|8>)) (== <TMP_BV_8_157|8> <TMP_BV_8_154|8>)) (== <TMP_BV_8_158|8> <TMP_BV_8_155|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_154|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_32_151|32>)[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_32_151|32>))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_151|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_151|32>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_32_151|32> <TMP_BV_32_153|32>)) (== <TMP_BV_8_152|8> <TMP_BV_8_156|8>)) (== <TMP_BV_8_157|8> <TMP_BV_8_154|8>)) (== <TMP_BV_8_158|8> <TMP_BV_8_155|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 7 Q: 1 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 7
SAME MAP
     0 1 2 3 4 5 6 
------------------
0  |   1 0 0 0 0 0 
1  |     0 0 0 0 0 
2  |       0 0 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

NEXT MAP
     0 1 2 3 4 5 6 
------------------
0  |   0 0 0 0 0 0 
1  |     0 0 0 0 0 
2  |       0 0 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 4)
Access 1 cell 0 offset 0 size 1 (cell size 4)
Access 2 cell 1 offset 0 size 1 (cell size 1)
Access 3 cell 2 offset 0 size 1 (cell size 1)
Access 4 cell 3 offset 0 size 1 (cell size 1)
Access 5 cell 4 offset 0 size 1 (cell size 1)
Access 6 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 4 / offset 0
19 -> 0 (size 1 / cell size 4 / offset 0
22 -> 1 (size 1 / cell size 1 / offset 0
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
22 -> 4 (size 1 / cell size 1 / offset 0
25 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_32_166|32> <TMP_BV_32_172|32>)) (== <TMP_BV_8_167|8> <TMP_BV_8_173|8>)) (== <TMP_BV_8_174|8> <TMP_BV_8_168|8>)) (== <TMP_BV_8_175|8> <TMP_BV_8_169|8>)) (== <TMP_BV_8_176|8> <TMP_BV_8_170|8>)) (== <TMP_BV_8_177|8> <TMP_BV_8_171|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_168|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_170|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_32_166|32>)[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_32_166|32>))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_166|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_166|32>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_32_166|32> <TMP_BV_32_172|32>)) (== <TMP_BV_8_167|8> <TMP_BV_8_173|8>)) (== <TMP_BV_8_174|8> <TMP_BV_8_168|8>)) (== <TMP_BV_8_175|8> <TMP_BV_8_169|8>)) (== <TMP_BV_8_176|8> <TMP_BV_8_170|8>)) (== <TMP_BV_8_177|8> <TMP_BV_8_171|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 7 Q: 1 2 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 8
SAME MAP
     0 1 2 3 4 5 6 7 
------------------
0  |   1 0 1 0 0 0 0 
1  |     0 1 0 0 0 0 
2  |       0 0 0 0 0 
3  |         0 0 0 0 
4  |           0 0 0 
5  |             0 0 
6  |               0 
7  |                 

NEXT MAP
     0 1 2 3 4 5 6 7 
------------------
0  |   0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 
2  |       0 0 0 0 0 
3  |         0 0 0 0 
4  |           0 0 0 
5  |             0 0 
6  |               0 
7  |                 

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 4)
Access 1 cell 0 offset 0 size 1 (cell size 4)
Access 2 cell 1 offset 0 size 1 (cell size 1)
Access 3 cell 0 offset 0 size 4 (cell size 4)
Access 4 cell 2 offset 0 size 1 (cell size 1)
Access 5 cell 3 offset 0 size 1 (cell size 1)
Access 6 cell 4 offset 0 size 1 (cell size 1)
Access 7 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 4 / offset 0
19 -> 0 (size 1 / cell size 4 / offset 0
22 -> 1 (size 1 / cell size 1 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 4 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
46 -> 4 (size 1 / cell size 1 / offset 0
49 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_32_186|32> <TMP_BV_32_188|32>)) (== <TMP_BV_8_187|8> <TMP_BV_8_193|8>)) (== <TMP_BV_8_194|8> <TMP_BV_8_189|8>)) (== <TMP_BV_8_195|8> <TMP_BV_8_190|8>)) (== <TMP_BV_8_196|8> <TMP_BV_8_191|8>)) (== <TMP_BV_8_197|8> <TMP_BV_8_192|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_189|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_191|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_32_186|32>)[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_32_186|32>))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_186|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_186|32>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_32_186|32> <TMP_BV_32_188|32>)) (== <TMP_BV_8_187|8> <TMP_BV_8_193|8>)) (== <TMP_BV_8_194|8> <TMP_BV_8_189|8>)) (== <TMP_BV_8_195|8> <TMP_BV_8_190|8>)) (== <TMP_BV_8_196|8> <TMP_BV_8_191|8>)) (== <TMP_BV_8_197|8> <TMP_BV_8_192|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 7 Q: 1 2 3 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 8
SAME MAP
     0 1 2 3 4 5 6 7 
------------------
0  |   1 0 1 0 0 0 0 
1  |     0 1 0 0 0 0 
2  |       0 1 0 0 0 
3  |         0 0 0 0 
4  |           0 0 0 
5  |             0 0 
6  |               0 
7  |                 

NEXT MAP
     0 1 2 3 4 5 6 7 
------------------
0  |   0 0 0 0 1 0 0 
1  |     0 0 0 0 0 0 
2  |       0 0 0 0 0 
3  |         0 1 0 0 
4  |           0 0 0 
5  |             0 0 
6  |               0 
7  |                 

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 0 offset 0 size 1 (cell size 8)
Access 2 cell 1 offset 0 size 1 (cell size 4)
Access 3 cell 0 offset 0 size 4 (cell size 8)
Access 4 cell 1 offset 0 size 4 (cell size 4)
Access 5 cell 0 offset 4 size 4 (cell size 8)
Access 6 cell 2 offset 0 size 1 (cell size 1)
Access 7 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
19 -> 0 (size 1 / cell size 8 / offset 0
22 -> 1 (size 1 / cell size 4 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 4 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_64_205|64> <TMP_BV_64_207|64>)) (== <TMP_BV_32_206|32> <TMP_BV_32_208|32>)) (== <TMP_BV_8_211|8> <TMP_BV_8_209|8>)) (== <TMP_BV_8_212|8> <TMP_BV_8_210|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_207|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_207|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_209|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_205|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_205|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_205|64>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_205|64>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_64_205|64> <TMP_BV_64_207|64>)) (== <TMP_BV_32_206|32> <TMP_BV_32_208|32>)) (== <TMP_BV_8_211|8> <TMP_BV_8_209|8>)) (== <TMP_BV_8_212|8> <TMP_BV_8_210|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 7 Q: 1 2 3 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 10
SAME MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   1 0 1 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 0 
3  |         0 0 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 0 0 0 1 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 
3  |         0 1 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 0 offset 0 size 1 (cell size 8)
Access 2 cell 1 offset 0 size 1 (cell size 4)
Access 3 cell 0 offset 0 size 4 (cell size 8)
Access 4 cell 1 offset 0 size 4 (cell size 4)
Access 5 cell 0 offset 4 size 4 (cell size 8)
Access 6 cell 2 offset 0 size 1 (cell size 1)
Access 7 cell 3 offset 0 size 1 (cell size 1)
Access 8 cell 4 offset 0 size 1 (cell size 1)
Access 9 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
19 -> 0 (size 1 / cell size 8 / offset 0
22 -> 1 (size 1 / cell size 4 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 4 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
82 -> 4 (size 1 / cell size 1 / offset 0
85 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_64_222|64> <TMP_BV_64_224|64>)) (== <TMP_BV_32_223|32> <TMP_BV_32_225|32>)) (== <TMP_BV_8_230|8> <TMP_BV_8_226|8>)) (== <TMP_BV_8_231|8> <TMP_BV_8_227|8>)) (== <TMP_BV_8_232|8> <TMP_BV_8_228|8>)) (== <TMP_BV_8_233|8> <TMP_BV_8_229|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_224|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_224|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_226|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_228|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_222|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_222|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_222|64>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_222|64>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_64_222|64> <TMP_BV_64_224|64>)) (== <TMP_BV_32_223|32> <TMP_BV_32_225|32>)) (== <TMP_BV_8_230|8> <TMP_BV_8_226|8>)) (== <TMP_BV_8_231|8> <TMP_BV_8_227|8>)) (== <TMP_BV_8_232|8> <TMP_BV_8_228|8>)) (== <TMP_BV_8_233|8> <TMP_BV_8_229|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 7 Q: 1 2 3 4 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 10
SAME MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   1 0 1 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 0 
3  |         0 0 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 0 0 0 1 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 
3  |         0 1 0 0 0 0 
4  |           0 1 0 0 0 
5  |             0 1 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 0 offset 0 size 1 (cell size 12)
Access 2 cell 1 offset 0 size 1 (cell size 8)
Access 3 cell 0 offset 0 size 4 (cell size 12)
Access 4 cell 1 offset 0 size 4 (cell size 8)
Access 5 cell 0 offset 4 size 4 (cell size 12)
Access 6 cell 1 offset 4 size 4 (cell size 8)
Access 7 cell 0 offset 8 size 4 (cell size 12)
Access 8 cell 2 offset 0 size 1 (cell size 1)
Access 9 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
19 -> 0 (size 1 / cell size 12 / offset 0
22 -> 1 (size 1 / cell size 8 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_242|96> <TMP_BV_96_244|96>)) (== <TMP_BV_64_243|64> <TMP_BV_64_245|64>)) (== <TMP_BV_8_248|8> <TMP_BV_8_246|8>)) (== <TMP_BV_8_249|8> <TMP_BV_8_247|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_244|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_244|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_244|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_244|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_244|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_244|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_246|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_242|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_242|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_242|96>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_242|96>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_242|96> <TMP_BV_96_244|96>)) (== <TMP_BV_64_243|64> <TMP_BV_64_245|64>)) (== <TMP_BV_8_248|8> <TMP_BV_8_246|8>)) (== <TMP_BV_8_249|8> <TMP_BV_8_247|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 7 Q: 1 2 3 4 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 12
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   1 0 1 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 
3  |         0 1 0 0 0 0 0 0 
4  |           0 1 0 0 0 0 0 
5  |             0 1 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 0 offset 0 size 1 (cell size 12)
Access 2 cell 1 offset 0 size 1 (cell size 8)
Access 3 cell 0 offset 0 size 4 (cell size 12)
Access 4 cell 1 offset 0 size 4 (cell size 8)
Access 5 cell 0 offset 4 size 4 (cell size 12)
Access 6 cell 1 offset 4 size 4 (cell size 8)
Access 7 cell 0 offset 8 size 4 (cell size 12)
Access 8 cell 2 offset 0 size 1 (cell size 1)
Access 9 cell 3 offset 0 size 1 (cell size 1)
Access 10 cell 4 offset 0 size 1 (cell size 1)
Access 11 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
19 -> 0 (size 1 / cell size 12 / offset 0
22 -> 1 (size 1 / cell size 8 / offset 0
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
104 -> 4 (size 1 / cell size 1 / offset 0
107 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_260|96> <TMP_BV_96_262|96>)) (== <TMP_BV_64_261|64> <TMP_BV_64_263|64>)) (== <TMP_BV_8_268|8> <TMP_BV_8_264|8>)) (== <TMP_BV_8_269|8> <TMP_BV_8_265|8>)) (== <TMP_BV_8_270|8> <TMP_BV_8_266|8>)) (== <TMP_BV_8_271|8> <TMP_BV_8_267|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_262|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_262|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_262|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_262|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_262|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_262|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_264|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_266|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_260|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_260|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_260|96>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_260|96>[7:0]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_260|96> <TMP_BV_96_262|96>)) (== <TMP_BV_64_261|64> <TMP_BV_64_263|64>)) (== <TMP_BV_8_268|8> <TMP_BV_8_264|8>)) (== <TMP_BV_8_269|8> <TMP_BV_8_265|8>)) (== <TMP_BV_8_270|8> <TMP_BV_8_266|8>)) (== <TMP_BV_8_271|8> <TMP_BV_8_267|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 6 7 Q: 1 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 6
SAME MAP
     0 1 2 3 4 5 
------------------
0  |   0 0 0 0 0 
1  |     0 0 0 0 
2  |       0 0 0 
3  |         0 0 
4  |           0 
5  |             

NEXT MAP
     0 1 2 3 4 5 
------------------
0  |   0 1 0 0 0 
1  |     0 1 0 0 
2  |       0 0 0 
3  |         0 0 
4  |           0 
5  |             

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 1 (cell size 2)
Access 1 cell 1 offset 0 size 1 (cell size 2)
Access 2 cell 0 offset 1 size 1 (cell size 2)
Access 3 cell 1 offset 1 size 1 (cell size 2)
Access 4 cell 2 offset 0 size 1 (cell size 1)
Access 5 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 2 / offset 0
14 -> 1 (size 1 / cell size 2 / offset 0
20 -> 0 (size 1 / cell size 2 / offset 1
23 -> 1 (size 1 / cell size 2 / offset 1
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_16_278|16> <TMP_BV_16_282|16>)) (== <TMP_BV_16_279|16> <TMP_BV_16_283|16>)) (== <TMP_BV_8_284|8> <TMP_BV_8_280|8>)) (== <TMP_BV_8_285|8> <TMP_BV_8_281|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_280|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_16_278|16>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_16_278|16>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_16_278|16>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_16_278|16>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_16_278|16> <TMP_BV_16_282|16>)) (== <TMP_BV_16_279|16> <TMP_BV_16_283|16>)) (== <TMP_BV_8_284|8> <TMP_BV_8_280|8>)) (== <TMP_BV_8_285|8> <TMP_BV_8_281|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbf|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x2|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x2|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x2|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbf|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 6 7 Q: 1 2 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 7
SAME MAP
     0 1 2 3 4 5 6 
------------------
0  |   0 0 0 1 0 0 
1  |     0 0 0 0 0 
2  |       0 0 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

NEXT MAP
     0 1 2 3 4 5 6 
------------------
0  |   0 1 0 0 0 0 
1  |     0 1 0 0 0 
2  |       0 0 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 1 (cell size 4)
Access 1 cell 1 offset 0 size 1 (cell size 2)
Access 2 cell 0 offset 1 size 1 (cell size 4)
Access 3 cell 1 offset 1 size 1 (cell size 2)
Access 4 cell 0 offset 0 size 4 (cell size 4)
Access 5 cell 2 offset 0 size 1 (cell size 1)
Access 6 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 4 / offset 0
14 -> 1 (size 1 / cell size 2 / offset 0
20 -> 0 (size 1 / cell size 4 / offset 1
23 -> 1 (size 1 / cell size 2 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 4 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_32_293|32> <TMP_BV_32_295|32>)) (== <TMP_BV_16_294|16> <TMP_BV_16_298|16>)) (== <TMP_BV_8_299|8> <TMP_BV_8_296|8>)) (== <TMP_BV_8_300|8> <TMP_BV_8_297|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_296|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_293|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_293|32>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_293|32>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_293|32>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_32_293|32> <TMP_BV_32_295|32>)) (== <TMP_BV_16_294|16> <TMP_BV_16_298|16>)) (== <TMP_BV_8_299|8> <TMP_BV_8_296|8>)) (== <TMP_BV_8_300|8> <TMP_BV_8_297|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbf|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 6 7 Q: 1 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 8
SAME MAP
     0 1 2 3 4 5 6 7 
------------------
0  |   0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 
2  |       0 0 0 0 0 
3  |         0 0 0 0 
4  |           0 0 0 
5  |             0 0 
6  |               0 
7  |                 

NEXT MAP
     0 1 2 3 4 5 6 7 
------------------
0  |   0 1 0 0 0 0 0 
1  |     0 1 0 0 0 0 
2  |       0 0 0 0 0 
3  |         0 0 0 0 
4  |           0 0 0 
5  |             0 0 
6  |               0 
7  |                 

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 1 (cell size 2)
Access 1 cell 1 offset 0 size 1 (cell size 2)
Access 2 cell 0 offset 1 size 1 (cell size 2)
Access 3 cell 1 offset 1 size 1 (cell size 2)
Access 4 cell 2 offset 0 size 1 (cell size 1)
Access 5 cell 3 offset 0 size 1 (cell size 1)
Access 6 cell 4 offset 0 size 1 (cell size 1)
Access 7 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 2 / offset 0
14 -> 1 (size 1 / cell size 2 / offset 0
20 -> 0 (size 1 / cell size 2 / offset 1
23 -> 1 (size 1 / cell size 2 / offset 1
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
22 -> 4 (size 1 / cell size 1 / offset 0
25 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_16_309|16> <TMP_BV_16_315|16>)) (== <TMP_BV_16_310|16> <TMP_BV_16_316|16>)) (== <TMP_BV_8_317|8> <TMP_BV_8_311|8>)) (== <TMP_BV_8_318|8> <TMP_BV_8_312|8>)) (== <TMP_BV_8_319|8> <TMP_BV_8_313|8>)) (== <TMP_BV_8_320|8> <TMP_BV_8_314|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_311|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_313|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_16_309|16>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_16_309|16>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_16_309|16>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_16_309|16>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_16_309|16> <TMP_BV_16_315|16>)) (== <TMP_BV_16_310|16> <TMP_BV_16_316|16>)) (== <TMP_BV_8_317|8> <TMP_BV_8_311|8>)) (== <TMP_BV_8_318|8> <TMP_BV_8_312|8>)) (== <TMP_BV_8_319|8> <TMP_BV_8_313|8>)) (== <TMP_BV_8_320|8> <TMP_BV_8_314|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbf|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x2|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x2|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x2|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x2|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x2|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbf|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 6 7 Q: 1 2 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 9
SAME MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 0 0 1 0 0 0 0 
1  |     0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

NEXT MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 1 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 1 (cell size 4)
Access 1 cell 1 offset 0 size 1 (cell size 2)
Access 2 cell 0 offset 1 size 1 (cell size 4)
Access 3 cell 1 offset 1 size 1 (cell size 2)
Access 4 cell 0 offset 0 size 4 (cell size 4)
Access 5 cell 2 offset 0 size 1 (cell size 1)
Access 6 cell 3 offset 0 size 1 (cell size 1)
Access 7 cell 4 offset 0 size 1 (cell size 1)
Access 8 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 4 / offset 0
14 -> 1 (size 1 / cell size 2 / offset 0
20 -> 0 (size 1 / cell size 4 / offset 1
23 -> 1 (size 1 / cell size 2 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 4 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
46 -> 4 (size 1 / cell size 1 / offset 0
49 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_32_330|32> <TMP_BV_32_332|32>)) (== <TMP_BV_16_331|16> <TMP_BV_16_337|16>)) (== <TMP_BV_8_338|8> <TMP_BV_8_333|8>)) (== <TMP_BV_8_339|8> <TMP_BV_8_334|8>)) (== <TMP_BV_8_340|8> <TMP_BV_8_335|8>)) (== <TMP_BV_8_341|8> <TMP_BV_8_336|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_333|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_335|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_330|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_330|32>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_330|32>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_330|32>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_32_330|32> <TMP_BV_32_332|32>)) (== <TMP_BV_16_331|16> <TMP_BV_16_337|16>)) (== <TMP_BV_8_338|8> <TMP_BV_8_333|8>)) (== <TMP_BV_8_339|8> <TMP_BV_8_334|8>)) (== <TMP_BV_8_340|8> <TMP_BV_8_335|8>)) (== <TMP_BV_8_341|8> <TMP_BV_8_336|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbf|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 6 7 Q: 1 2 3 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 9
SAME MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 0 0 1 0 0 0 0 
1  |     0 0 0 1 0 0 0 
2  |       0 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

NEXT MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 1 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 1 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 1 (cell size 8)
Access 1 cell 1 offset 0 size 1 (cell size 4)
Access 2 cell 0 offset 1 size 1 (cell size 8)
Access 3 cell 1 offset 1 size 1 (cell size 4)
Access 4 cell 0 offset 0 size 4 (cell size 8)
Access 5 cell 1 offset 0 size 4 (cell size 4)
Access 6 cell 0 offset 4 size 4 (cell size 8)
Access 7 cell 2 offset 0 size 1 (cell size 1)
Access 8 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 8 / offset 0
14 -> 1 (size 1 / cell size 4 / offset 0
20 -> 0 (size 1 / cell size 8 / offset 1
23 -> 1 (size 1 / cell size 4 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 4 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_64_350|64> <TMP_BV_64_352|64>)) (== <TMP_BV_32_351|32> <TMP_BV_32_353|32>)) (== <TMP_BV_8_356|8> <TMP_BV_8_354|8>)) (== <TMP_BV_8_357|8> <TMP_BV_8_355|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_352|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_352|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_354|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_350|64>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_350|64>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_350|64>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_350|64>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_64_350|64> <TMP_BV_64_352|64>)) (== <TMP_BV_32_351|32> <TMP_BV_32_353|32>)) (== <TMP_BV_8_356|8> <TMP_BV_8_354|8>)) (== <TMP_BV_8_357|8> <TMP_BV_8_355|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 6 7 Q: 1 2 3 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 11
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 
5  |             0 0 0 0 0 
6  |               0 0 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 
4  |           0 1 0 0 0 0 
5  |             0 0 0 0 0 
6  |               0 0 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 1 (cell size 8)
Access 1 cell 1 offset 0 size 1 (cell size 4)
Access 2 cell 0 offset 1 size 1 (cell size 8)
Access 3 cell 1 offset 1 size 1 (cell size 4)
Access 4 cell 0 offset 0 size 4 (cell size 8)
Access 5 cell 1 offset 0 size 4 (cell size 4)
Access 6 cell 0 offset 4 size 4 (cell size 8)
Access 7 cell 2 offset 0 size 1 (cell size 1)
Access 8 cell 3 offset 0 size 1 (cell size 1)
Access 9 cell 4 offset 0 size 1 (cell size 1)
Access 10 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 8 / offset 0
14 -> 1 (size 1 / cell size 4 / offset 0
20 -> 0 (size 1 / cell size 8 / offset 1
23 -> 1 (size 1 / cell size 4 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 4 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
82 -> 4 (size 1 / cell size 1 / offset 0
85 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_64_368|64> <TMP_BV_64_370|64>)) (== <TMP_BV_32_369|32> <TMP_BV_32_371|32>)) (== <TMP_BV_8_376|8> <TMP_BV_8_372|8>)) (== <TMP_BV_8_377|8> <TMP_BV_8_373|8>)) (== <TMP_BV_8_378|8> <TMP_BV_8_374|8>)) (== <TMP_BV_8_379|8> <TMP_BV_8_375|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_370|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_370|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_372|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_374|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_368|64>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_368|64>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_368|64>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_368|64>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_64_368|64> <TMP_BV_64_370|64>)) (== <TMP_BV_32_369|32> <TMP_BV_32_371|32>)) (== <TMP_BV_8_376|8> <TMP_BV_8_372|8>)) (== <TMP_BV_8_377|8> <TMP_BV_8_373|8>)) (== <TMP_BV_8_378|8> <TMP_BV_8_374|8>)) (== <TMP_BV_8_379|8> <TMP_BV_8_375|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 6 7 Q: 1 2 3 4 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 11
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 
5  |             0 0 0 0 0 
6  |               0 0 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 
4  |           0 1 0 0 0 0 
5  |             0 1 0 0 0 
6  |               0 1 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 1 (cell size 12)
Access 1 cell 1 offset 0 size 1 (cell size 8)
Access 2 cell 0 offset 1 size 1 (cell size 12)
Access 3 cell 1 offset 1 size 1 (cell size 8)
Access 4 cell 0 offset 0 size 4 (cell size 12)
Access 5 cell 1 offset 0 size 4 (cell size 8)
Access 6 cell 0 offset 4 size 4 (cell size 12)
Access 7 cell 1 offset 4 size 4 (cell size 8)
Access 8 cell 0 offset 8 size 4 (cell size 12)
Access 9 cell 2 offset 0 size 1 (cell size 1)
Access 10 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 12 / offset 0
14 -> 1 (size 1 / cell size 8 / offset 0
20 -> 0 (size 1 / cell size 12 / offset 1
23 -> 1 (size 1 / cell size 8 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_389|96> <TMP_BV_96_391|96>)) (== <TMP_BV_64_390|64> <TMP_BV_64_392|64>)) (== <TMP_BV_8_395|8> <TMP_BV_8_393|8>)) (== <TMP_BV_8_396|8> <TMP_BV_8_394|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_391|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_391|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_391|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_391|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_391|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_391|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_393|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_389|96>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_389|96>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_389|96>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_389|96>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_389|96> <TMP_BV_96_391|96>)) (== <TMP_BV_64_390|64> <TMP_BV_64_392|64>)) (== <TMP_BV_8_395|8> <TMP_BV_8_393|8>)) (== <TMP_BV_8_396|8> <TMP_BV_8_394|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 6 6 7 Q: 1 2 3 4 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 13
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 
------------------
0  |   0 0 0 1 0 0 0 0 0 0 0 0 
1  |     0 0 0 1 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 
7  |                 0 0 0 0 0 
8  |                   0 0 0 0 
9  |                     0 0 0 
10 |                       0 0 
11 |                         0 
12 |                           

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 0 
4  |           0 1 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 0 
6  |               0 1 0 0 0 0 
7  |                 0 0 0 0 0 
8  |                   0 0 0 0 
9  |                     0 0 0 
10 |                       0 0 
11 |                         0 
12 |                           

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 1 (cell size 12)
Access 1 cell 1 offset 0 size 1 (cell size 8)
Access 2 cell 0 offset 1 size 1 (cell size 12)
Access 3 cell 1 offset 1 size 1 (cell size 8)
Access 4 cell 0 offset 0 size 4 (cell size 12)
Access 5 cell 1 offset 0 size 4 (cell size 8)
Access 6 cell 0 offset 4 size 4 (cell size 12)
Access 7 cell 1 offset 4 size 4 (cell size 8)
Access 8 cell 0 offset 8 size 4 (cell size 12)
Access 9 cell 2 offset 0 size 1 (cell size 1)
Access 10 cell 3 offset 0 size 1 (cell size 1)
Access 11 cell 4 offset 0 size 1 (cell size 1)
Access 12 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
11 -> 0 (size 1 / cell size 12 / offset 0
14 -> 1 (size 1 / cell size 8 / offset 0
20 -> 0 (size 1 / cell size 12 / offset 1
23 -> 1 (size 1 / cell size 8 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
104 -> 4 (size 1 / cell size 1 / offset 0
107 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_408|96> <TMP_BV_96_410|96>)) (== <TMP_BV_64_409|64> <TMP_BV_64_411|64>)) (== <TMP_BV_8_416|8> <TMP_BV_8_412|8>)) (== <TMP_BV_8_417|8> <TMP_BV_8_413|8>)) (== <TMP_BV_8_418|8> <TMP_BV_8_414|8>)) (== <TMP_BV_8_419|8> <TMP_BV_8_415|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_410|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_410|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_410|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_410|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_410|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_410|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_412|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_414|8>)[31:0] <0x0|32>)))
(not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_408|96>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_408|96>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_408|96>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_408|96>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_408|96> <TMP_BV_96_410|96>)) (== <TMP_BV_64_409|64> <TMP_BV_64_411|64>)) (== <TMP_BV_8_416|8> <TMP_BV_8_412|8>)) (== <TMP_BV_8_417|8> <TMP_BV_8_413|8>)) (== <TMP_BV_8_418|8> <TMP_BV_8_414|8>)) (== <TMP_BV_8_419|8> <TMP_BV_8_415|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 6 7 Q: 1 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 7
SAME MAP
     0 1 2 3 4 5 6 
------------------
0  |   1 0 0 0 0 0 
1  |     0 0 0 0 0 
2  |       0 0 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

NEXT MAP
     0 1 2 3 4 5 6 
------------------
0  |   0 0 0 0 0 0 
1  |     0 1 0 0 0 
2  |       0 1 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 4)
Access 1 cell 0 offset 0 size 1 (cell size 4)
Access 2 cell 1 offset 0 size 1 (cell size 2)
Access 3 cell 0 offset 1 size 1 (cell size 4)
Access 4 cell 1 offset 1 size 1 (cell size 2)
Access 5 cell 2 offset 0 size 1 (cell size 1)
Access 6 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 4 / offset 0
19 -> 0 (size 1 / cell size 4 / offset 0
22 -> 1 (size 1 / cell size 2 / offset 0
28 -> 0 (size 1 / cell size 4 / offset 1
31 -> 1 (size 1 / cell size 2 / offset 1
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_32_427|32> <TMP_BV_32_431|32>)) (== <TMP_BV_16_428|16> <TMP_BV_16_432|16>)) (== <TMP_BV_8_433|8> <TMP_BV_8_429|8>)) (== <TMP_BV_8_434|8> <TMP_BV_8_430|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_429|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_32_427|32>)[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_32_427|32>))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_427|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_427|32>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_427|32>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_427|32>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_32_427|32> <TMP_BV_32_431|32>)) (== <TMP_BV_16_428|16> <TMP_BV_16_432|16>)) (== <TMP_BV_8_433|8> <TMP_BV_8_429|8>)) (== <TMP_BV_8_434|8> <TMP_BV_8_430|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbf|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 6 7 Q: 1 2 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 8
SAME MAP
     0 1 2 3 4 5 6 7 
------------------
0  |   1 0 0 0 1 0 0 
1  |     0 0 0 1 0 0 
2  |       0 0 0 0 0 
3  |         0 0 0 0 
4  |           0 0 0 
5  |             0 0 
6  |               0 
7  |                 

NEXT MAP
     0 1 2 3 4 5 6 7 
------------------
0  |   0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 
2  |       0 1 0 0 0 
3  |         0 0 0 0 
4  |           0 0 0 
5  |             0 0 
6  |               0 
7  |                 

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 4)
Access 1 cell 0 offset 0 size 1 (cell size 4)
Access 2 cell 1 offset 0 size 1 (cell size 2)
Access 3 cell 0 offset 1 size 1 (cell size 4)
Access 4 cell 1 offset 1 size 1 (cell size 2)
Access 5 cell 0 offset 0 size 4 (cell size 4)
Access 6 cell 2 offset 0 size 1 (cell size 1)
Access 7 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 4 / offset 0
19 -> 0 (size 1 / cell size 4 / offset 0
22 -> 1 (size 1 / cell size 2 / offset 0
28 -> 0 (size 1 / cell size 4 / offset 1
31 -> 1 (size 1 / cell size 2 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 4 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_32_443|32> <TMP_BV_32_445|32>)) (== <TMP_BV_16_444|16> <TMP_BV_16_448|16>)) (== <TMP_BV_8_449|8> <TMP_BV_8_446|8>)) (== <TMP_BV_8_450|8> <TMP_BV_8_447|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_446|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_32_443|32>)[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_32_443|32>))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_443|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_443|32>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_443|32>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_443|32>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_32_443|32> <TMP_BV_32_445|32>)) (== <TMP_BV_16_444|16> <TMP_BV_16_448|16>)) (== <TMP_BV_8_449|8> <TMP_BV_8_446|8>)) (== <TMP_BV_8_450|8> <TMP_BV_8_447|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbf|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 6 7 Q: 1 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 9
SAME MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   1 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

NEXT MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 
2  |       0 1 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 4)
Access 1 cell 0 offset 0 size 1 (cell size 4)
Access 2 cell 1 offset 0 size 1 (cell size 2)
Access 3 cell 0 offset 1 size 1 (cell size 4)
Access 4 cell 1 offset 1 size 1 (cell size 2)
Access 5 cell 2 offset 0 size 1 (cell size 1)
Access 6 cell 3 offset 0 size 1 (cell size 1)
Access 7 cell 4 offset 0 size 1 (cell size 1)
Access 8 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 4 / offset 0
19 -> 0 (size 1 / cell size 4 / offset 0
22 -> 1 (size 1 / cell size 2 / offset 0
28 -> 0 (size 1 / cell size 4 / offset 1
31 -> 1 (size 1 / cell size 2 / offset 1
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
22 -> 4 (size 1 / cell size 1 / offset 0
25 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_32_460|32> <TMP_BV_32_466|32>)) (== <TMP_BV_16_461|16> <TMP_BV_16_467|16>)) (== <TMP_BV_8_468|8> <TMP_BV_8_462|8>)) (== <TMP_BV_8_469|8> <TMP_BV_8_463|8>)) (== <TMP_BV_8_470|8> <TMP_BV_8_464|8>)) (== <TMP_BV_8_471|8> <TMP_BV_8_465|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_462|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_464|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_32_460|32>)[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_32_460|32>))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_460|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_460|32>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_460|32>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_460|32>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_32_460|32> <TMP_BV_32_466|32>)) (== <TMP_BV_16_461|16> <TMP_BV_16_467|16>)) (== <TMP_BV_8_468|8> <TMP_BV_8_462|8>)) (== <TMP_BV_8_469|8> <TMP_BV_8_463|8>)) (== <TMP_BV_8_470|8> <TMP_BV_8_464|8>)) (== <TMP_BV_8_471|8> <TMP_BV_8_465|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbf|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 6 7 Q: 1 2 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 10
SAME MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   1 0 0 0 1 0 0 0 0 
1  |     0 0 0 1 0 0 0 0 
2  |       0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 0 
3  |         0 0 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 4)
Access 1 cell 0 offset 0 size 1 (cell size 4)
Access 2 cell 1 offset 0 size 1 (cell size 2)
Access 3 cell 0 offset 1 size 1 (cell size 4)
Access 4 cell 1 offset 1 size 1 (cell size 2)
Access 5 cell 0 offset 0 size 4 (cell size 4)
Access 6 cell 2 offset 0 size 1 (cell size 1)
Access 7 cell 3 offset 0 size 1 (cell size 1)
Access 8 cell 4 offset 0 size 1 (cell size 1)
Access 9 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 4 / offset 0
19 -> 0 (size 1 / cell size 4 / offset 0
22 -> 1 (size 1 / cell size 2 / offset 0
28 -> 0 (size 1 / cell size 4 / offset 1
31 -> 1 (size 1 / cell size 2 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 4 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
46 -> 4 (size 1 / cell size 1 / offset 0
49 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_32_482|32> <TMP_BV_32_484|32>)) (== <TMP_BV_16_483|16> <TMP_BV_16_489|16>)) (== <TMP_BV_8_490|8> <TMP_BV_8_485|8>)) (== <TMP_BV_8_491|8> <TMP_BV_8_486|8>)) (== <TMP_BV_8_492|8> <TMP_BV_8_487|8>)) (== <TMP_BV_8_493|8> <TMP_BV_8_488|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_485|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_487|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_32_482|32>)[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_32_482|32>))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_482|32>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_482|32>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_482|32>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_32_482|32>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_32_482|32> <TMP_BV_32_484|32>)) (== <TMP_BV_16_483|16> <TMP_BV_16_489|16>)) (== <TMP_BV_8_490|8> <TMP_BV_8_485|8>)) (== <TMP_BV_8_491|8> <TMP_BV_8_486|8>)) (== <TMP_BV_8_492|8> <TMP_BV_8_487|8>)) (== <TMP_BV_8_493|8> <TMP_BV_8_488|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x4|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbf|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x2|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 6 7 Q: 1 2 3 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 10
SAME MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   1 0 0 0 1 0 0 0 0 
1  |     0 0 0 1 0 0 0 0 
2  |       0 0 0 1 0 0 0 
3  |         0 0 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 0 0 0 0 0 1 0 0 
1  |     0 1 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 0 
3  |         0 0 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 1 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 0 offset 0 size 1 (cell size 8)
Access 2 cell 1 offset 0 size 1 (cell size 4)
Access 3 cell 0 offset 1 size 1 (cell size 8)
Access 4 cell 1 offset 1 size 1 (cell size 4)
Access 5 cell 0 offset 0 size 4 (cell size 8)
Access 6 cell 1 offset 0 size 4 (cell size 4)
Access 7 cell 0 offset 4 size 4 (cell size 8)
Access 8 cell 2 offset 0 size 1 (cell size 1)
Access 9 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
19 -> 0 (size 1 / cell size 8 / offset 0
22 -> 1 (size 1 / cell size 4 / offset 0
28 -> 0 (size 1 / cell size 8 / offset 1
31 -> 1 (size 1 / cell size 4 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 4 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_64_503|64> <TMP_BV_64_505|64>)) (== <TMP_BV_32_504|32> <TMP_BV_32_506|32>)) (== <TMP_BV_8_509|8> <TMP_BV_8_507|8>)) (== <TMP_BV_8_510|8> <TMP_BV_8_508|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_505|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_505|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_507|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_503|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_503|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_503|64>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_503|64>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_503|64>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_503|64>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_64_503|64> <TMP_BV_64_505|64>)) (== <TMP_BV_32_504|32> <TMP_BV_32_506|32>)) (== <TMP_BV_8_509|8> <TMP_BV_8_507|8>)) (== <TMP_BV_8_510|8> <TMP_BV_8_508|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 6 7 Q: 1 2 3 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 12
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   1 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 1 0 0 0 0 0 0 
2  |       0 0 0 1 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 0 offset 0 size 1 (cell size 8)
Access 2 cell 1 offset 0 size 1 (cell size 4)
Access 3 cell 0 offset 1 size 1 (cell size 8)
Access 4 cell 1 offset 1 size 1 (cell size 4)
Access 5 cell 0 offset 0 size 4 (cell size 8)
Access 6 cell 1 offset 0 size 4 (cell size 4)
Access 7 cell 0 offset 4 size 4 (cell size 8)
Access 8 cell 2 offset 0 size 1 (cell size 1)
Access 9 cell 3 offset 0 size 1 (cell size 1)
Access 10 cell 4 offset 0 size 1 (cell size 1)
Access 11 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
19 -> 0 (size 1 / cell size 8 / offset 0
22 -> 1 (size 1 / cell size 4 / offset 0
28 -> 0 (size 1 / cell size 8 / offset 1
31 -> 1 (size 1 / cell size 4 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 4 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
82 -> 4 (size 1 / cell size 1 / offset 0
85 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_64_522|64> <TMP_BV_64_524|64>)) (== <TMP_BV_32_523|32> <TMP_BV_32_525|32>)) (== <TMP_BV_8_530|8> <TMP_BV_8_526|8>)) (== <TMP_BV_8_531|8> <TMP_BV_8_527|8>)) (== <TMP_BV_8_532|8> <TMP_BV_8_528|8>)) (== <TMP_BV_8_533|8> <TMP_BV_8_529|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_524|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_524|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_526|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_528|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_522|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_522|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_522|64>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_522|64>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_522|64>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_522|64>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_64_522|64> <TMP_BV_64_524|64>)) (== <TMP_BV_32_523|32> <TMP_BV_32_525|32>)) (== <TMP_BV_8_530|8> <TMP_BV_8_526|8>)) (== <TMP_BV_8_531|8> <TMP_BV_8_527|8>)) (== <TMP_BV_8_532|8> <TMP_BV_8_528|8>)) (== <TMP_BV_8_533|8> <TMP_BV_8_529|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbd|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x4|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 6 7 Q: 1 2 3 4 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 12
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   1 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 1 0 0 0 0 0 0 
2  |       0 0 0 1 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 
6  |               0 1 0 0 0 
7  |                 0 1 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 0 offset 0 size 1 (cell size 12)
Access 2 cell 1 offset 0 size 1 (cell size 8)
Access 3 cell 0 offset 1 size 1 (cell size 12)
Access 4 cell 1 offset 1 size 1 (cell size 8)
Access 5 cell 0 offset 0 size 4 (cell size 12)
Access 6 cell 1 offset 0 size 4 (cell size 8)
Access 7 cell 0 offset 4 size 4 (cell size 12)
Access 8 cell 1 offset 4 size 4 (cell size 8)
Access 9 cell 0 offset 8 size 4 (cell size 12)
Access 10 cell 2 offset 0 size 1 (cell size 1)
Access 11 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
19 -> 0 (size 1 / cell size 12 / offset 0
22 -> 1 (size 1 / cell size 8 / offset 0
28 -> 0 (size 1 / cell size 12 / offset 1
31 -> 1 (size 1 / cell size 8 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_544|96> <TMP_BV_96_546|96>)) (== <TMP_BV_64_545|64> <TMP_BV_64_547|64>)) (== <TMP_BV_8_550|8> <TMP_BV_8_548|8>)) (== <TMP_BV_8_551|8> <TMP_BV_8_549|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_546|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_546|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_546|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_546|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_546|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_546|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_548|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_544|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_544|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_544|96>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_544|96>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_544|96>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_544|96>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_544|96> <TMP_BV_96_546|96>)) (== <TMP_BV_64_545|64> <TMP_BV_64_547|64>)) (== <TMP_BV_8_550|8> <TMP_BV_8_548|8>)) (== <TMP_BV_8_551|8> <TMP_BV_8_549|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 6 6 7 Q: 1 2 3 4 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 14
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   1 0 0 0 1 0 0 0 0 0 0 0 0 
1  |     0 0 0 1 0 0 0 0 0 0 0 0 
2  |       0 0 0 1 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 0 0 
2  |       0 1 0 0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 0 0 
6  |               0 1 0 0 0 0 0 
7  |                 0 1 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 0 offset 0 size 1 (cell size 12)
Access 2 cell 1 offset 0 size 1 (cell size 8)
Access 3 cell 0 offset 1 size 1 (cell size 12)
Access 4 cell 1 offset 1 size 1 (cell size 8)
Access 5 cell 0 offset 0 size 4 (cell size 12)
Access 6 cell 1 offset 0 size 4 (cell size 8)
Access 7 cell 0 offset 4 size 4 (cell size 12)
Access 8 cell 1 offset 4 size 4 (cell size 8)
Access 9 cell 0 offset 8 size 4 (cell size 12)
Access 10 cell 2 offset 0 size 1 (cell size 1)
Access 11 cell 3 offset 0 size 1 (cell size 1)
Access 12 cell 4 offset 0 size 1 (cell size 1)
Access 13 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
19 -> 0 (size 1 / cell size 12 / offset 0
22 -> 1 (size 1 / cell size 8 / offset 0
28 -> 0 (size 1 / cell size 12 / offset 1
31 -> 1 (size 1 / cell size 8 / offset 1
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
104 -> 4 (size 1 / cell size 1 / offset 0
107 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_564|96> <TMP_BV_96_566|96>)) (== <TMP_BV_64_565|64> <TMP_BV_64_567|64>)) (== <TMP_BV_8_572|8> <TMP_BV_8_568|8>)) (== <TMP_BV_8_573|8> <TMP_BV_8_569|8>)) (== <TMP_BV_8_574|8> <TMP_BV_8_570|8>)) (== <TMP_BV_8_575|8> <TMP_BV_8_571|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_566|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_566|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_566|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_566|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_566|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_566|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_568|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_570|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_564|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_564|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_564|96>[7:0]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_564|96>[7:0]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x1|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x1|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_564|96>[15:8]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_564|96>[15:8]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_564|96> <TMP_BV_96_566|96>)) (== <TMP_BV_64_565|64> <TMP_BV_64_567|64>)) (== <TMP_BV_8_572|8> <TMP_BV_8_568|8>)) (== <TMP_BV_8_573|8> <TMP_BV_8_569|8>)) (== <TMP_BV_8_574|8> <TMP_BV_8_570|8>)) (== <TMP_BV_8_575|8> <TMP_BV_8_571|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 7 Q: 1 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 7
SAME MAP
     0 1 2 3 4 5 6 
------------------
0  |   0 0 0 0 0 0 
1  |     0 0 0 0 0 
2  |       1 0 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

NEXT MAP
     0 1 2 3 4 5 6 
------------------
0  |   0 1 1 0 0 0 
1  |     0 0 1 0 0 
2  |       0 0 0 0 
3  |         0 0 0 
4  |           0 0 
5  |             0 
6  |               

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 5)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 5)
Access 5 cell 2 offset 0 size 1 (cell size 1)
Access 6 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 5 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 5 / offset 4
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_64_582|64> <TMP_BV_64_586|64>)) (== <TMP_BV_40_583|40> <TMP_BV_40_587|40>)) (== <TMP_BV_8_588|8> <TMP_BV_8_584|8>)) (== <TMP_BV_8_589|8> <TMP_BV_8_585|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_584|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_582|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_582|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_582|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_582|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_582|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_582|64>[39:32]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_64_582|64> <TMP_BV_64_586|64>)) (== <TMP_BV_40_583|40> <TMP_BV_40_587|40>)) (== <TMP_BV_8_588|8> <TMP_BV_8_584|8>)) (== <TMP_BV_8_589|8> <TMP_BV_8_585|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbc|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 7 Q: 1 2 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 8
SAME MAP
     0 1 2 3 4 5 6 7 
------------------
0  |   0 0 0 0 1 0 0 
1  |     0 0 0 0 0 0 
2  |       1 0 0 0 0 
3  |         0 0 0 0 
4  |           0 0 0 
5  |             0 0 
6  |               0 
7  |                 

NEXT MAP
     0 1 2 3 4 5 6 7 
------------------
0  |   0 1 1 0 0 0 0 
1  |     0 0 1 0 0 0 
2  |       0 0 0 0 0 
3  |         0 0 0 0 
4  |           0 0 0 
5  |             0 0 
6  |               0 
7  |                 

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 5)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 5)
Access 5 cell 0 offset 0 size 4 (cell size 8)
Access 6 cell 2 offset 0 size 1 (cell size 1)
Access 7 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 5 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 5 / offset 4
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_64_597|64> <TMP_BV_64_599|64>)) (== <TMP_BV_40_598|40> <TMP_BV_40_602|40>)) (== <TMP_BV_8_603|8> <TMP_BV_8_600|8>)) (== <TMP_BV_8_604|8> <TMP_BV_8_601|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_600|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_597|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_597|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_597|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_597|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_597|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_597|64>[39:32]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_64_597|64> <TMP_BV_64_599|64>)) (== <TMP_BV_40_598|40> <TMP_BV_40_602|40>)) (== <TMP_BV_8_603|8> <TMP_BV_8_600|8>)) (== <TMP_BV_8_604|8> <TMP_BV_8_601|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbc|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 7 Q: 1 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 9
SAME MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 
2  |       1 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

NEXT MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 1 1 0 0 0 0 0 
1  |     0 0 1 0 0 0 0 
2  |       0 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 5)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 5)
Access 5 cell 2 offset 0 size 1 (cell size 1)
Access 6 cell 3 offset 0 size 1 (cell size 1)
Access 7 cell 4 offset 0 size 1 (cell size 1)
Access 8 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 5 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 5 / offset 4
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
22 -> 4 (size 1 / cell size 1 / offset 0
25 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_64_613|64> <TMP_BV_64_619|64>)) (== <TMP_BV_40_614|40> <TMP_BV_40_620|40>)) (== <TMP_BV_8_621|8> <TMP_BV_8_615|8>)) (== <TMP_BV_8_622|8> <TMP_BV_8_616|8>)) (== <TMP_BV_8_623|8> <TMP_BV_8_617|8>)) (== <TMP_BV_8_624|8> <TMP_BV_8_618|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_615|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_617|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_613|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_613|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_613|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_613|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_613|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_613|64>[39:32]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_64_613|64> <TMP_BV_64_619|64>)) (== <TMP_BV_40_614|40> <TMP_BV_40_620|40>)) (== <TMP_BV_8_621|8> <TMP_BV_8_615|8>)) (== <TMP_BV_8_622|8> <TMP_BV_8_616|8>)) (== <TMP_BV_8_623|8> <TMP_BV_8_617|8>)) (== <TMP_BV_8_624|8> <TMP_BV_8_618|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbc|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 7 Q: 1 2 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 10
SAME MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 0 0 0 1 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 
2  |       1 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 1 1 0 0 0 0 0 0 
1  |     0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 5)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 5)
Access 5 cell 0 offset 0 size 4 (cell size 8)
Access 6 cell 2 offset 0 size 1 (cell size 1)
Access 7 cell 3 offset 0 size 1 (cell size 1)
Access 8 cell 4 offset 0 size 1 (cell size 1)
Access 9 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 5 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 5 / offset 4
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
46 -> 4 (size 1 / cell size 1 / offset 0
49 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_64_634|64> <TMP_BV_64_636|64>)) (== <TMP_BV_40_635|40> <TMP_BV_40_641|40>)) (== <TMP_BV_8_642|8> <TMP_BV_8_637|8>)) (== <TMP_BV_8_643|8> <TMP_BV_8_638|8>)) (== <TMP_BV_8_644|8> <TMP_BV_8_639|8>)) (== <TMP_BV_8_645|8> <TMP_BV_8_640|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_637|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_639|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_634|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_634|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_634|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_634|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_634|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_634|64>[39:32]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_64_634|64> <TMP_BV_64_636|64>)) (== <TMP_BV_40_635|40> <TMP_BV_40_641|40>)) (== <TMP_BV_8_642|8> <TMP_BV_8_637|8>)) (== <TMP_BV_8_643|8> <TMP_BV_8_638|8>)) (== <TMP_BV_8_644|8> <TMP_BV_8_639|8>)) (== <TMP_BV_8_645|8> <TMP_BV_8_640|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbc|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 7 Q: 1 2 3 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 10
SAME MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 0 0 0 1 0 0 0 0 
1  |     0 0 0 0 1 0 0 0 
2  |       1 0 0 0 1 0 0 
3  |         0 0 0 1 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 1 1 0 0 0 1 0 0 
1  |     0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 1 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 5)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 5)
Access 5 cell 0 offset 0 size 4 (cell size 8)
Access 6 cell 1 offset 0 size 4 (cell size 5)
Access 7 cell 0 offset 4 size 4 (cell size 8)
Access 8 cell 2 offset 0 size 1 (cell size 1)
Access 9 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 5 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 5 / offset 4
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 5 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_64_654|64> <TMP_BV_64_656|64>)) (== <TMP_BV_40_655|40> <TMP_BV_40_657|40>)) (== <TMP_BV_8_660|8> <TMP_BV_8_658|8>)) (== <TMP_BV_8_661|8> <TMP_BV_8_659|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_656|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_656|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_658|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_654|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_654|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_654|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_654|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_654|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_654|64>[39:32]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_64_654|64> <TMP_BV_64_656|64>)) (== <TMP_BV_40_655|40> <TMP_BV_40_657|40>)) (== <TMP_BV_8_660|8> <TMP_BV_8_658|8>)) (== <TMP_BV_8_661|8> <TMP_BV_8_659|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbc|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 7 Q: 1 2 3 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 12
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 0 1 0 0 0 0 0 
2  |       1 0 0 0 1 0 0 0 0 
3  |         0 0 0 1 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 1 1 0 0 0 1 0 0 0 0 
1  |     0 0 1 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 5)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 5)
Access 5 cell 0 offset 0 size 4 (cell size 8)
Access 6 cell 1 offset 0 size 4 (cell size 5)
Access 7 cell 0 offset 4 size 4 (cell size 8)
Access 8 cell 2 offset 0 size 1 (cell size 1)
Access 9 cell 3 offset 0 size 1 (cell size 1)
Access 10 cell 4 offset 0 size 1 (cell size 1)
Access 11 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 5 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 5 / offset 4
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 5 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
82 -> 4 (size 1 / cell size 1 / offset 0
85 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_64_672|64> <TMP_BV_64_674|64>)) (== <TMP_BV_40_673|40> <TMP_BV_40_675|40>)) (== <TMP_BV_8_680|8> <TMP_BV_8_676|8>)) (== <TMP_BV_8_681|8> <TMP_BV_8_677|8>)) (== <TMP_BV_8_682|8> <TMP_BV_8_678|8>)) (== <TMP_BV_8_683|8> <TMP_BV_8_679|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_674|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_674|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_676|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_678|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_672|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_672|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_672|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_672|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_672|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_672|64>[39:32]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_64_672|64> <TMP_BV_64_674|64>)) (== <TMP_BV_40_673|40> <TMP_BV_40_675|40>)) (== <TMP_BV_8_680|8> <TMP_BV_8_676|8>)) (== <TMP_BV_8_681|8> <TMP_BV_8_677|8>)) (== <TMP_BV_8_682|8> <TMP_BV_8_678|8>)) (== <TMP_BV_8_683|8> <TMP_BV_8_679|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbc|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x5|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 7 Q: 1 2 3 4 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 12
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 0 1 0 0 0 0 0 
2  |       1 0 0 0 1 0 0 0 0 
3  |         0 0 0 1 0 0 0 0 
4  |           0 0 0 1 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 1 1 0 0 0 1 0 0 0 0 
1  |     0 0 1 0 0 0 1 0 0 0 
2  |       0 0 0 0 0 0 1 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 
6  |               0 1 0 0 0 
7  |                 0 1 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 8)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 0 offset 4 size 1 (cell size 12)
Access 4 cell 1 offset 4 size 1 (cell size 8)
Access 5 cell 0 offset 0 size 4 (cell size 12)
Access 6 cell 1 offset 0 size 4 (cell size 8)
Access 7 cell 0 offset 4 size 4 (cell size 12)
Access 8 cell 1 offset 4 size 4 (cell size 8)
Access 9 cell 0 offset 8 size 4 (cell size 12)
Access 10 cell 2 offset 0 size 1 (cell size 1)
Access 11 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 8 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
58 -> 0 (size 1 / cell size 12 / offset 4
61 -> 1 (size 1 / cell size 8 / offset 4
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_693|96> <TMP_BV_96_695|96>)) (== <TMP_BV_64_694|64> <TMP_BV_64_696|64>)) (== <TMP_BV_8_699|8> <TMP_BV_8_697|8>)) (== <TMP_BV_8_700|8> <TMP_BV_8_698|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_695|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_695|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_695|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_695|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_695|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_695|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_697|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_693|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_693|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_693|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_693|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_693|96>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_693|96>[39:32]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_693|96> <TMP_BV_96_695|96>)) (== <TMP_BV_64_694|64> <TMP_BV_64_696|64>)) (== <TMP_BV_8_699|8> <TMP_BV_8_697|8>)) (== <TMP_BV_8_700|8> <TMP_BV_8_698|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 7 Q: 1 2 3 4 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 14
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 0 0 0 1 0 0 0 0 0 0 0 0 
1  |     0 0 0 0 1 0 0 0 0 0 0 0 
2  |       1 0 0 0 1 0 0 0 0 0 0 
3  |         0 0 0 1 0 0 0 0 0 0 
4  |           0 0 0 1 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 1 1 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 1 0 0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 1 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 0 0 
6  |               0 1 0 0 0 0 0 
7  |                 0 1 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 8)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 0 offset 4 size 1 (cell size 12)
Access 4 cell 1 offset 4 size 1 (cell size 8)
Access 5 cell 0 offset 0 size 4 (cell size 12)
Access 6 cell 1 offset 0 size 4 (cell size 8)
Access 7 cell 0 offset 4 size 4 (cell size 12)
Access 8 cell 1 offset 4 size 4 (cell size 8)
Access 9 cell 0 offset 8 size 4 (cell size 12)
Access 10 cell 2 offset 0 size 1 (cell size 1)
Access 11 cell 3 offset 0 size 1 (cell size 1)
Access 12 cell 4 offset 0 size 1 (cell size 1)
Access 13 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 8 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
58 -> 0 (size 1 / cell size 12 / offset 4
61 -> 1 (size 1 / cell size 8 / offset 4
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
104 -> 4 (size 1 / cell size 1 / offset 0
107 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_712|96> <TMP_BV_96_714|96>)) (== <TMP_BV_64_713|64> <TMP_BV_64_715|64>)) (== <TMP_BV_8_720|8> <TMP_BV_8_716|8>)) (== <TMP_BV_8_721|8> <TMP_BV_8_717|8>)) (== <TMP_BV_8_722|8> <TMP_BV_8_718|8>)) (== <TMP_BV_8_723|8> <TMP_BV_8_719|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_714|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_714|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_714|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_714|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_714|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_714|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_716|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_718|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_712|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_712|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_712|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_712|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_712|96>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_712|96>[39:32]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_712|96> <TMP_BV_96_714|96>)) (== <TMP_BV_64_713|64> <TMP_BV_64_715|64>)) (== <TMP_BV_8_720|8> <TMP_BV_8_716|8>)) (== <TMP_BV_8_721|8> <TMP_BV_8_717|8>)) (== <TMP_BV_8_722|8> <TMP_BV_8_718|8>)) (== <TMP_BV_8_723|8> <TMP_BV_8_719|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 6 7 Q: 1 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 9
SAME MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 
2  |       1 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

NEXT MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 1 1 0 0 0 0 0 
1  |     0 0 1 0 0 0 0 
2  |       0 0 0 0 0 0 
3  |         0 1 0 0 0 
4  |           0 1 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 6)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 6)
Access 5 cell 0 offset 5 size 1 (cell size 8)
Access 6 cell 1 offset 5 size 1 (cell size 6)
Access 7 cell 2 offset 0 size 1 (cell size 1)
Access 8 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 6 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 6 / offset 4
67 -> 0 (size 1 / cell size 8 / offset 5
70 -> 1 (size 1 / cell size 6 / offset 5
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_64_732|64> <TMP_BV_64_736|64>)) (== <TMP_BV_48_733|48> <TMP_BV_48_737|48>)) (== <TMP_BV_8_738|8> <TMP_BV_8_734|8>)) (== <TMP_BV_8_739|8> <TMP_BV_8_735|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_734|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_732|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_732|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_732|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_732|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_732|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_732|64>[39:32]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x5|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_732|64>[47:40]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_732|64>[47:40]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_64_732|64> <TMP_BV_64_736|64>)) (== <TMP_BV_48_733|48> <TMP_BV_48_737|48>)) (== <TMP_BV_8_738|8> <TMP_BV_8_734|8>)) (== <TMP_BV_8_739|8> <TMP_BV_8_735|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbb|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 6 7 Q: 1 2 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 10
SAME MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 0 0 0 0 0 1 0 0 
1  |     0 0 0 0 0 0 0 0 
2  |       1 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 1 1 0 0 0 0 0 0 
1  |     0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 
3  |         0 1 0 0 0 0 
4  |           0 1 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 6)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 6)
Access 5 cell 0 offset 5 size 1 (cell size 8)
Access 6 cell 1 offset 5 size 1 (cell size 6)
Access 7 cell 0 offset 0 size 4 (cell size 8)
Access 8 cell 2 offset 0 size 1 (cell size 1)
Access 9 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 6 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 6 / offset 4
67 -> 0 (size 1 / cell size 8 / offset 5
70 -> 1 (size 1 / cell size 6 / offset 5
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_64_749|64> <TMP_BV_64_751|64>)) (== <TMP_BV_48_750|48> <TMP_BV_48_754|48>)) (== <TMP_BV_8_755|8> <TMP_BV_8_752|8>)) (== <TMP_BV_8_756|8> <TMP_BV_8_753|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_752|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_749|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_749|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_749|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_749|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_749|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_749|64>[39:32]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x5|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_749|64>[47:40]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_749|64>[47:40]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_64_749|64> <TMP_BV_64_751|64>)) (== <TMP_BV_48_750|48> <TMP_BV_48_754|48>)) (== <TMP_BV_8_755|8> <TMP_BV_8_752|8>)) (== <TMP_BV_8_756|8> <TMP_BV_8_753|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbb|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 6 7 Q: 1 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 11
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 0 0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 0 
2  |       1 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 
5  |             0 0 0 0 0 
6  |               0 0 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 1 1 0 0 0 0 0 0 0 
1  |     0 0 1 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 
3  |         0 1 0 0 0 0 0 
4  |           0 1 0 0 0 0 
5  |             0 0 0 0 0 
6  |               0 0 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 6)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 6)
Access 5 cell 0 offset 5 size 1 (cell size 8)
Access 6 cell 1 offset 5 size 1 (cell size 6)
Access 7 cell 2 offset 0 size 1 (cell size 1)
Access 8 cell 3 offset 0 size 1 (cell size 1)
Access 9 cell 4 offset 0 size 1 (cell size 1)
Access 10 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 6 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 6 / offset 4
67 -> 0 (size 1 / cell size 8 / offset 5
70 -> 1 (size 1 / cell size 6 / offset 5
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
22 -> 4 (size 1 / cell size 1 / offset 0
25 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_64_767|64> <TMP_BV_64_773|64>)) (== <TMP_BV_48_768|48> <TMP_BV_48_774|48>)) (== <TMP_BV_8_775|8> <TMP_BV_8_769|8>)) (== <TMP_BV_8_776|8> <TMP_BV_8_770|8>)) (== <TMP_BV_8_777|8> <TMP_BV_8_771|8>)) (== <TMP_BV_8_778|8> <TMP_BV_8_772|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_769|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_771|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_767|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_767|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_767|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_767|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_767|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_767|64>[39:32]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x5|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_767|64>[47:40]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_767|64>[47:40]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_64_767|64> <TMP_BV_64_773|64>)) (== <TMP_BV_48_768|48> <TMP_BV_48_774|48>)) (== <TMP_BV_8_775|8> <TMP_BV_8_769|8>)) (== <TMP_BV_8_776|8> <TMP_BV_8_770|8>)) (== <TMP_BV_8_777|8> <TMP_BV_8_771|8>)) (== <TMP_BV_8_778|8> <TMP_BV_8_772|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbb|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 6 7 Q: 1 2 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 12
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 0 0 
2  |       1 0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 1 1 0 0 0 0 0 0 0 0 
1  |     0 0 1 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 
3  |         0 1 0 0 0 0 0 0 
4  |           0 1 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 6)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 6)
Access 5 cell 0 offset 5 size 1 (cell size 8)
Access 6 cell 1 offset 5 size 1 (cell size 6)
Access 7 cell 0 offset 0 size 4 (cell size 8)
Access 8 cell 2 offset 0 size 1 (cell size 1)
Access 9 cell 3 offset 0 size 1 (cell size 1)
Access 10 cell 4 offset 0 size 1 (cell size 1)
Access 11 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 6 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 6 / offset 4
67 -> 0 (size 1 / cell size 8 / offset 5
70 -> 1 (size 1 / cell size 6 / offset 5
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
46 -> 4 (size 1 / cell size 1 / offset 0
49 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_64_790|64> <TMP_BV_64_792|64>)) (== <TMP_BV_48_791|48> <TMP_BV_48_797|48>)) (== <TMP_BV_8_798|8> <TMP_BV_8_793|8>)) (== <TMP_BV_8_799|8> <TMP_BV_8_794|8>)) (== <TMP_BV_8_800|8> <TMP_BV_8_795|8>)) (== <TMP_BV_8_801|8> <TMP_BV_8_796|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_793|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_795|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_790|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_790|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_790|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_790|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_790|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_790|64>[39:32]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x5|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_790|64>[47:40]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_790|64>[47:40]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_64_790|64> <TMP_BV_64_792|64>)) (== <TMP_BV_48_791|48> <TMP_BV_48_797|48>)) (== <TMP_BV_8_798|8> <TMP_BV_8_793|8>)) (== <TMP_BV_8_799|8> <TMP_BV_8_794|8>)) (== <TMP_BV_8_800|8> <TMP_BV_8_795|8>)) (== <TMP_BV_8_801|8> <TMP_BV_8_796|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbb|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 6 7 Q: 1 2 3 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 12
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 
1  |     0 0 0 0 0 0 1 0 0 0 
2  |       1 0 0 0 0 0 1 0 0 
3  |         0 0 0 0 0 1 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 1 1 0 0 0 0 0 1 0 0 
1  |     0 0 1 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 
3  |         0 1 0 0 0 0 0 0 
4  |           0 1 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 1 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 6)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 6)
Access 5 cell 0 offset 5 size 1 (cell size 8)
Access 6 cell 1 offset 5 size 1 (cell size 6)
Access 7 cell 0 offset 0 size 4 (cell size 8)
Access 8 cell 1 offset 0 size 4 (cell size 6)
Access 9 cell 0 offset 4 size 4 (cell size 8)
Access 10 cell 2 offset 0 size 1 (cell size 1)
Access 11 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 6 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 6 / offset 4
67 -> 0 (size 1 / cell size 8 / offset 5
70 -> 1 (size 1 / cell size 6 / offset 5
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 6 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_64_812|64> <TMP_BV_64_814|64>)) (== <TMP_BV_48_813|48> <TMP_BV_48_815|48>)) (== <TMP_BV_8_818|8> <TMP_BV_8_816|8>)) (== <TMP_BV_8_819|8> <TMP_BV_8_817|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_814|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_814|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_816|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_812|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_812|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_812|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_812|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_812|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_812|64>[39:32]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x5|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_812|64>[47:40]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_812|64>[47:40]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_64_812|64> <TMP_BV_64_814|64>)) (== <TMP_BV_48_813|48> <TMP_BV_48_815|48>)) (== <TMP_BV_8_818|8> <TMP_BV_8_816|8>)) (== <TMP_BV_8_819|8> <TMP_BV_8_817|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbb|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 6 7 Q: 1 2 3 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 14
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 1 0 0 0 0 0 
2  |       1 0 0 0 0 0 1 0 0 0 0 
3  |         0 0 0 0 0 1 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 1 1 0 0 0 0 0 1 0 0 0 0 
1  |     0 0 1 0 0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 0 0 
3  |         0 1 0 0 0 0 0 0 0 0 
4  |           0 1 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 1 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 8)
Access 1 cell 1 offset 0 size 4 (cell size 6)
Access 2 cell 0 offset 4 size 4 (cell size 8)
Access 3 cell 0 offset 4 size 1 (cell size 8)
Access 4 cell 1 offset 4 size 1 (cell size 6)
Access 5 cell 0 offset 5 size 1 (cell size 8)
Access 6 cell 1 offset 5 size 1 (cell size 6)
Access 7 cell 0 offset 0 size 4 (cell size 8)
Access 8 cell 1 offset 0 size 4 (cell size 6)
Access 9 cell 0 offset 4 size 4 (cell size 8)
Access 10 cell 2 offset 0 size 1 (cell size 1)
Access 11 cell 3 offset 0 size 1 (cell size 1)
Access 12 cell 4 offset 0 size 1 (cell size 1)
Access 13 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 8 / offset 0
29 -> 1 (size 4 / cell size 6 / offset 0
32 -> 0 (size 4 / cell size 8 / offset 4
58 -> 0 (size 1 / cell size 8 / offset 4
61 -> 1 (size 1 / cell size 6 / offset 4
67 -> 0 (size 1 / cell size 8 / offset 5
70 -> 1 (size 1 / cell size 6 / offset 5
REWRITE MAP:
16 -> 0 (size 4 / cell size 8 / offset 0
45 -> 1 (size 4 / cell size 6 / offset 0
47 -> 0 (size 4 / cell size 8 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
82 -> 4 (size 1 / cell size 1 / offset 0
85 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_64_832|64> <TMP_BV_64_834|64>)) (== <TMP_BV_48_833|48> <TMP_BV_48_835|48>)) (== <TMP_BV_8_840|8> <TMP_BV_8_836|8>)) (== <TMP_BV_8_841|8> <TMP_BV_8_837|8>)) (== <TMP_BV_8_842|8> <TMP_BV_8_838|8>)) (== <TMP_BV_8_843|8> <TMP_BV_8_839|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_64_834|64>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_834|64>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_836|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_838|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_832|64>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_832|64>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_64_832|64>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_64_832|64>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_832|64>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_832|64>[39:32]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x5|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_832|64>[47:40]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_64_832|64>[47:40]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_64_832|64> <TMP_BV_64_834|64>)) (== <TMP_BV_48_833|48> <TMP_BV_48_835|48>)) (== <TMP_BV_8_840|8> <TMP_BV_8_836|8>)) (== <TMP_BV_8_841|8> <TMP_BV_8_837|8>)) (== <TMP_BV_8_842|8> <TMP_BV_8_838|8>)) (== <TMP_BV_8_843|8> <TMP_BV_8_839|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffbb|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x6|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 6 7 Q: 1 2 3 4 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 14
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 1 0 0 0 0 0 
2  |       1 0 0 0 0 0 1 0 0 0 0 
3  |         0 0 0 0 0 1 0 0 0 0 
4  |           0 0 0 0 0 1 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 1 1 0 0 0 0 0 1 0 0 0 0 
1  |     0 0 1 0 0 0 0 0 1 0 0 0 
2  |       0 0 0 0 0 0 0 0 1 0 0 
3  |         0 1 0 0 0 0 0 0 0 0 
4  |           0 1 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 1 0 0 0 0 
8  |                   0 1 0 0 0 
9  |                     0 1 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 8)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 0 offset 4 size 1 (cell size 12)
Access 4 cell 1 offset 4 size 1 (cell size 8)
Access 5 cell 0 offset 5 size 1 (cell size 12)
Access 6 cell 1 offset 5 size 1 (cell size 8)
Access 7 cell 0 offset 0 size 4 (cell size 12)
Access 8 cell 1 offset 0 size 4 (cell size 8)
Access 9 cell 0 offset 4 size 4 (cell size 12)
Access 10 cell 1 offset 4 size 4 (cell size 8)
Access 11 cell 0 offset 8 size 4 (cell size 12)
Access 12 cell 2 offset 0 size 1 (cell size 1)
Access 13 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 8 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
58 -> 0 (size 1 / cell size 12 / offset 4
61 -> 1 (size 1 / cell size 8 / offset 4
67 -> 0 (size 1 / cell size 12 / offset 5
70 -> 1 (size 1 / cell size 8 / offset 5
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_855|96> <TMP_BV_96_857|96>)) (== <TMP_BV_64_856|64> <TMP_BV_64_858|64>)) (== <TMP_BV_8_861|8> <TMP_BV_8_859|8>)) (== <TMP_BV_8_862|8> <TMP_BV_8_860|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_857|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_857|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_857|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_857|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_857|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_857|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_859|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_855|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_855|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_855|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_855|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_855|96>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_855|96>[39:32]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x5|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_855|96>[47:40]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_855|96>[47:40]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_855|96> <TMP_BV_96_857|96>)) (== <TMP_BV_64_856|64> <TMP_BV_64_858|64>)) (== <TMP_BV_8_861|8> <TMP_BV_8_859|8>)) (== <TMP_BV_8_862|8> <TMP_BV_8_860|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 5 6 6 7 Q: 1 2 3 4 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 16
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 1 0 0 0 0 0 0 0 
2  |       1 0 0 0 0 0 1 0 0 0 0 0 0 
3  |         0 0 0 0 0 1 0 0 0 0 0 0 
4  |           0 0 0 0 0 1 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 0 0 
8  |                   0 0 0 0 0 0 0 
9  |                     0 0 0 0 0 0 
10 |                       0 0 0 0 0 
11 |                         0 0 0 0 
12 |                           0 0 0 
13 |                             0 0 
14 |                               0 
15 |                                 

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
------------------
0  |   0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 1 0 0 0 0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 1 0 0 0 0 
3  |         0 1 0 0 0 0 0 0 0 0 0 0 
4  |           0 1 0 0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 0 0 
7  |                 0 1 0 0 0 0 0 0 
8  |                   0 1 0 0 0 0 0 
9  |                     0 1 0 0 0 0 
10 |                       0 0 0 0 0 
11 |                         0 0 0 0 
12 |                           0 0 0 
13 |                             0 0 
14 |                               0 
15 |                                 

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 8)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 0 offset 4 size 1 (cell size 12)
Access 4 cell 1 offset 4 size 1 (cell size 8)
Access 5 cell 0 offset 5 size 1 (cell size 12)
Access 6 cell 1 offset 5 size 1 (cell size 8)
Access 7 cell 0 offset 0 size 4 (cell size 12)
Access 8 cell 1 offset 0 size 4 (cell size 8)
Access 9 cell 0 offset 4 size 4 (cell size 12)
Access 10 cell 1 offset 4 size 4 (cell size 8)
Access 11 cell 0 offset 8 size 4 (cell size 12)
Access 12 cell 2 offset 0 size 1 (cell size 1)
Access 13 cell 3 offset 0 size 1 (cell size 1)
Access 14 cell 4 offset 0 size 1 (cell size 1)
Access 15 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 8 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
58 -> 0 (size 1 / cell size 12 / offset 4
61 -> 1 (size 1 / cell size 8 / offset 4
67 -> 0 (size 1 / cell size 12 / offset 5
70 -> 1 (size 1 / cell size 8 / offset 5
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 8 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 8 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
104 -> 4 (size 1 / cell size 1 / offset 0
107 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_876|96> <TMP_BV_96_878|96>)) (== <TMP_BV_64_877|64> <TMP_BV_64_879|64>)) (== <TMP_BV_8_884|8> <TMP_BV_8_880|8>)) (== <TMP_BV_8_885|8> <TMP_BV_8_881|8>)) (== <TMP_BV_8_886|8> <TMP_BV_8_882|8>)) (== <TMP_BV_8_887|8> <TMP_BV_8_883|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_878|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_878|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_878|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_878|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_878|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_878|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_880|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_882|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_876|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_876|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_876|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_876|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_876|96>[39:32]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_876|96>[39:32]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x5|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x5|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_876|96>[47:40]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_876|96>[47:40]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_876|96> <TMP_BV_96_878|96>)) (== <TMP_BV_64_877|64> <TMP_BV_64_879|64>)) (== <TMP_BV_8_884|8> <TMP_BV_8_880|8>)) (== <TMP_BV_8_885|8> <TMP_BV_8_881|8>)) (== <TMP_BV_8_886|8> <TMP_BV_8_882|8>)) (== <TMP_BV_8_887|8> <TMP_BV_8_883|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb9|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x8|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 7 Q: 1 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 9
SAME MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 
3  |         0 0 0 0 0 
4  |           1 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

NEXT MAP
     0 1 2 3 4 5 6 7 8 
------------------
0  |   0 1 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 
2  |       0 1 1 0 0 0 
3  |         0 0 1 0 0 
4  |           0 0 0 0 
5  |             0 0 0 
6  |               0 0 
7  |                 0 
8  |                   

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 9)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 9)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 9)
Access 7 cell 2 offset 0 size 1 (cell size 1)
Access 8 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 9 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 9 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 9 / offset 8
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_895|96> <TMP_BV_96_899|96>)) (== <TMP_BV_72_896|72> <TMP_BV_72_900|72>)) (== <TMP_BV_8_901|8> <TMP_BV_8_897|8>)) (== <TMP_BV_8_902|8> <TMP_BV_8_898|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_897|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_895|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_895|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_895|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_895|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_895|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_895|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_895|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_895|96>[71:64]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_895|96> <TMP_BV_96_899|96>)) (== <TMP_BV_72_896|72> <TMP_BV_72_900|72>)) (== <TMP_BV_8_901|8> <TMP_BV_8_897|8>)) (== <TMP_BV_8_902|8> <TMP_BV_8_898|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb8|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 7 Q: 1 2 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 10
SAME MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 0 0 0 0 0 1 0 0 
1  |     0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 
4  |           1 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 
------------------
0  |   0 1 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 
3  |         0 0 1 0 0 0 
4  |           0 0 0 0 0 
5  |             0 0 0 0 
6  |               0 0 0 
7  |                 0 0 
8  |                   0 
9  |                     

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 9)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 9)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 9)
Access 7 cell 0 offset 0 size 4 (cell size 12)
Access 8 cell 2 offset 0 size 1 (cell size 1)
Access 9 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 9 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 9 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 9 / offset 8
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_911|96> <TMP_BV_96_913|96>)) (== <TMP_BV_72_912|72> <TMP_BV_72_916|72>)) (== <TMP_BV_8_917|8> <TMP_BV_8_914|8>)) (== <TMP_BV_8_918|8> <TMP_BV_8_915|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_914|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_911|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_911|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_911|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_911|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_911|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_911|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_911|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_911|96>[71:64]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_911|96> <TMP_BV_96_913|96>)) (== <TMP_BV_72_912|72> <TMP_BV_72_916|72>)) (== <TMP_BV_8_917|8> <TMP_BV_8_914|8>)) (== <TMP_BV_8_918|8> <TMP_BV_8_915|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb8|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 7 Q: 1 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 11
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 0 0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 
4  |           1 0 0 0 0 0 
5  |             0 0 0 0 0 
6  |               0 0 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 
3  |         0 0 1 0 0 0 0 
4  |           0 0 0 0 0 0 
5  |             0 0 0 0 0 
6  |               0 0 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 9)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 9)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 9)
Access 7 cell 2 offset 0 size 1 (cell size 1)
Access 8 cell 3 offset 0 size 1 (cell size 1)
Access 9 cell 4 offset 0 size 1 (cell size 1)
Access 10 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 9 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 9 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 9 / offset 8
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
22 -> 4 (size 1 / cell size 1 / offset 0
25 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_928|96> <TMP_BV_96_934|96>)) (== <TMP_BV_72_929|72> <TMP_BV_72_935|72>)) (== <TMP_BV_8_936|8> <TMP_BV_8_930|8>)) (== <TMP_BV_8_937|8> <TMP_BV_8_931|8>)) (== <TMP_BV_8_938|8> <TMP_BV_8_932|8>)) (== <TMP_BV_8_939|8> <TMP_BV_8_933|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_930|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_932|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_928|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_928|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_928|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_928|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_928|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_928|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_928|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_928|96>[71:64]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_928|96> <TMP_BV_96_934|96>)) (== <TMP_BV_72_929|72> <TMP_BV_72_935|72>)) (== <TMP_BV_8_936|8> <TMP_BV_8_930|8>)) (== <TMP_BV_8_937|8> <TMP_BV_8_931|8>)) (== <TMP_BV_8_938|8> <TMP_BV_8_932|8>)) (== <TMP_BV_8_939|8> <TMP_BV_8_933|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb8|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 7 Q: 1 2 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 12
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           1 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 0 
3  |         0 0 1 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 9)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 9)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 9)
Access 7 cell 0 offset 0 size 4 (cell size 12)
Access 8 cell 2 offset 0 size 1 (cell size 1)
Access 9 cell 3 offset 0 size 1 (cell size 1)
Access 10 cell 4 offset 0 size 1 (cell size 1)
Access 11 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 9 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 9 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 9 / offset 8
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
46 -> 4 (size 1 / cell size 1 / offset 0
49 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_950|96> <TMP_BV_96_952|96>)) (== <TMP_BV_72_951|72> <TMP_BV_72_957|72>)) (== <TMP_BV_8_958|8> <TMP_BV_8_953|8>)) (== <TMP_BV_8_959|8> <TMP_BV_8_954|8>)) (== <TMP_BV_8_960|8> <TMP_BV_8_955|8>)) (== <TMP_BV_8_961|8> <TMP_BV_8_956|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_953|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_955|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_950|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_950|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_950|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_950|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_950|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_950|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_950|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_950|96>[71:64]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_950|96> <TMP_BV_96_952|96>)) (== <TMP_BV_72_951|72> <TMP_BV_72_957|72>)) (== <TMP_BV_8_958|8> <TMP_BV_8_953|8>)) (== <TMP_BV_8_959|8> <TMP_BV_8_954|8>)) (== <TMP_BV_8_960|8> <TMP_BV_8_955|8>)) (== <TMP_BV_8_961|8> <TMP_BV_8_956|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb8|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 7 Q: 1 2 3 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 12
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 
1  |     0 0 0 0 0 0 1 0 0 0 
2  |       0 0 0 0 0 0 1 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           1 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 1 0 0 0 0 0 0 1 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 0 
3  |         0 0 1 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 1 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 9)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 9)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 9)
Access 7 cell 0 offset 0 size 4 (cell size 12)
Access 8 cell 1 offset 0 size 4 (cell size 9)
Access 9 cell 0 offset 4 size 4 (cell size 12)
Access 10 cell 2 offset 0 size 1 (cell size 1)
Access 11 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 9 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 9 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 9 / offset 8
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 9 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_971|96> <TMP_BV_96_973|96>)) (== <TMP_BV_72_972|72> <TMP_BV_72_974|72>)) (== <TMP_BV_8_977|8> <TMP_BV_8_975|8>)) (== <TMP_BV_8_978|8> <TMP_BV_8_976|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_973|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_973|96>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_975|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_971|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_971|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_971|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_971|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_971|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_971|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_971|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_971|96>[71:64]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_971|96> <TMP_BV_96_973|96>)) (== <TMP_BV_72_972|72> <TMP_BV_72_974|72>)) (== <TMP_BV_8_977|8> <TMP_BV_8_975|8>)) (== <TMP_BV_8_978|8> <TMP_BV_8_976|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb8|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 7 Q: 1 2 3 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 14
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 1 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 0 0 
4  |           1 0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 1 0 0 0 0 0 0 1 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 0 0 0 
3  |         0 0 1 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 1 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 9)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 9)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 9)
Access 7 cell 0 offset 0 size 4 (cell size 12)
Access 8 cell 1 offset 0 size 4 (cell size 9)
Access 9 cell 0 offset 4 size 4 (cell size 12)
Access 10 cell 2 offset 0 size 1 (cell size 1)
Access 11 cell 3 offset 0 size 1 (cell size 1)
Access 12 cell 4 offset 0 size 1 (cell size 1)
Access 13 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 9 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 9 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 9 / offset 8
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 9 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
82 -> 4 (size 1 / cell size 1 / offset 0
85 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_990|96> <TMP_BV_96_992|96>)) (== <TMP_BV_72_991|72> <TMP_BV_72_993|72>)) (== <TMP_BV_8_998|8> <TMP_BV_8_994|8>)) (== <TMP_BV_8_999|8> <TMP_BV_8_995|8>)) (== <TMP_BV_8_1000|8> <TMP_BV_8_996|8>)) (== <TMP_BV_8_1001|8> <TMP_BV_8_997|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_992|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_992|96>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_994|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_996|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_990|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_990|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_990|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_990|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_990|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_990|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_990|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_990|96>[71:64]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_990|96> <TMP_BV_96_992|96>)) (== <TMP_BV_72_991|72> <TMP_BV_72_993|72>)) (== <TMP_BV_8_998|8> <TMP_BV_8_994|8>)) (== <TMP_BV_8_999|8> <TMP_BV_8_995|8>)) (== <TMP_BV_8_1000|8> <TMP_BV_8_996|8>)) (== <TMP_BV_8_1001|8> <TMP_BV_8_997|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb8|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 7 Q: 1 2 3 4 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 14
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 1 0 0 0 0 
3  |         0 0 0 0 0 0 1 0 0 0 
4  |           1 0 0 0 0 0 1 0 0 
5  |             0 0 0 0 0 1 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 1 0 0 0 0 0 0 1 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 1 0 0 0 
2  |       0 1 1 0 0 0 0 0 1 0 0 
3  |         0 0 1 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 1 0 0 0 0 
8  |                   0 1 0 0 0 
9  |                     0 1 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 9)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 9)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 9)
Access 7 cell 0 offset 0 size 4 (cell size 12)
Access 8 cell 1 offset 0 size 4 (cell size 9)
Access 9 cell 0 offset 4 size 4 (cell size 12)
Access 10 cell 1 offset 4 size 4 (cell size 9)
Access 11 cell 0 offset 8 size 4 (cell size 12)
Access 12 cell 2 offset 0 size 1 (cell size 1)
Access 13 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 9 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 9 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 9 / offset 8
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 9 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 9 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_1012|96> <TMP_BV_96_1014|96>)) (== <TMP_BV_72_1013|72> <TMP_BV_72_1015|72>)) (== <TMP_BV_8_1018|8> <TMP_BV_8_1016|8>)) (== <TMP_BV_8_1019|8> <TMP_BV_8_1017|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_1014|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1014|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_1014|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1014|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_1014|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1014|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_1016|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1012|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1012|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1012|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1012|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1012|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1012|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1012|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1012|96>[71:64]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_1012|96> <TMP_BV_96_1014|96>)) (== <TMP_BV_72_1013|72> <TMP_BV_72_1015|72>)) (== <TMP_BV_8_1018|8> <TMP_BV_8_1016|8>)) (== <TMP_BV_8_1019|8> <TMP_BV_8_1017|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb8|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 7 Q: 1 2 3 4 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 16
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
------------------
0  |   0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 1 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 1 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 1 0 0 0 0 0 
4  |           1 0 0 0 0 0 1 0 0 0 0 
5  |             0 0 0 0 0 1 0 0 0 0 
6  |               0 0 0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 0 0 
8  |                   0 0 0 0 0 0 0 
9  |                     0 0 0 0 0 0 
10 |                       0 0 0 0 0 
11 |                         0 0 0 0 
12 |                           0 0 0 
13 |                             0 0 
14 |                               0 
15 |                                 

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
------------------
0  |   0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 1 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 1 0 0 0 0 
3  |         0 0 1 0 0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 0 0 
7  |                 0 1 0 0 0 0 0 0 
8  |                   0 1 0 0 0 0 0 
9  |                     0 1 0 0 0 0 
10 |                       0 0 0 0 0 
11 |                         0 0 0 0 
12 |                           0 0 0 
13 |                             0 0 
14 |                               0 
15 |                                 

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 9)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 9)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 9)
Access 7 cell 0 offset 0 size 4 (cell size 12)
Access 8 cell 1 offset 0 size 4 (cell size 9)
Access 9 cell 0 offset 4 size 4 (cell size 12)
Access 10 cell 1 offset 4 size 4 (cell size 9)
Access 11 cell 0 offset 8 size 4 (cell size 12)
Access 12 cell 2 offset 0 size 1 (cell size 1)
Access 13 cell 3 offset 0 size 1 (cell size 1)
Access 14 cell 4 offset 0 size 1 (cell size 1)
Access 15 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 9 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 9 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 9 / offset 8
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 9 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 9 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
104 -> 4 (size 1 / cell size 1 / offset 0
107 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_1032|96> <TMP_BV_96_1034|96>)) (== <TMP_BV_72_1033|72> <TMP_BV_72_1035|72>)) (== <TMP_BV_8_1040|8> <TMP_BV_8_1036|8>)) (== <TMP_BV_8_1041|8> <TMP_BV_8_1037|8>)) (== <TMP_BV_8_1042|8> <TMP_BV_8_1038|8>)) (== <TMP_BV_8_1043|8> <TMP_BV_8_1039|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_1034|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1034|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_1034|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1034|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_1034|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1034|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_1036|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_1038|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1032|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1032|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1032|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1032|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1032|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1032|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1032|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1032|96>[71:64]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_1032|96> <TMP_BV_96_1034|96>)) (== <TMP_BV_72_1033|72> <TMP_BV_72_1035|72>)) (== <TMP_BV_8_1040|8> <TMP_BV_8_1036|8>)) (== <TMP_BV_8_1041|8> <TMP_BV_8_1037|8>)) (== <TMP_BV_8_1042|8> <TMP_BV_8_1038|8>)) (== <TMP_BV_8_1043|8> <TMP_BV_8_1039|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb8|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0x9|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 6 7 Q: 1 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 11
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 0 0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 
4  |           1 0 0 0 0 0 
5  |             0 0 0 0 0 
6  |               0 0 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 
3  |         0 0 1 0 0 0 0 
4  |           0 0 0 0 0 0 
5  |             0 1 0 0 0 
6  |               0 1 0 0 
7  |                 0 0 0 
8  |                   0 0 
9  |                     0 
10 |                       

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 10)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 10)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 10)
Access 7 cell 0 offset 9 size 1 (cell size 12)
Access 8 cell 1 offset 9 size 1 (cell size 10)
Access 9 cell 2 offset 0 size 1 (cell size 1)
Access 10 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 10 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 10 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 10 / offset 8
81 -> 0 (size 1 / cell size 12 / offset 9
84 -> 1 (size 1 / cell size 10 / offset 9
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_1053|96> <TMP_BV_96_1057|96>)) (== <TMP_BV_80_1054|80> <TMP_BV_80_1058|80>)) (== <TMP_BV_8_1059|8> <TMP_BV_8_1055|8>)) (== <TMP_BV_8_1060|8> <TMP_BV_8_1056|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_1055|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1053|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1053|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1053|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1053|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1053|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1053|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1053|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1053|96>[71:64]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x9|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1053|96>[79:72]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1053|96>[79:72]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_1053|96> <TMP_BV_96_1057|96>)) (== <TMP_BV_80_1054|80> <TMP_BV_80_1058|80>)) (== <TMP_BV_8_1059|8> <TMP_BV_8_1055|8>)) (== <TMP_BV_8_1060|8> <TMP_BV_8_1056|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb7|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 6 7 Q: 1 2 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 12
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 0 0 0 0 0 0 0 1 0 0 
1  |     0 0 0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 
4  |           1 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 
6  |               0 0 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 0 
3  |         0 0 1 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 
6  |               0 1 0 0 0 
7  |                 0 0 0 0 
8  |                   0 0 0 
9  |                     0 0 
10 |                       0 
11 |                         

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 10)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 10)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 10)
Access 7 cell 0 offset 9 size 1 (cell size 12)
Access 8 cell 1 offset 9 size 1 (cell size 10)
Access 9 cell 0 offset 0 size 4 (cell size 12)
Access 10 cell 2 offset 0 size 1 (cell size 1)
Access 11 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 10 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 10 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 10 / offset 8
81 -> 0 (size 1 / cell size 12 / offset 9
84 -> 1 (size 1 / cell size 10 / offset 9
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_1071|96> <TMP_BV_96_1073|96>)) (== <TMP_BV_80_1072|80> <TMP_BV_80_1076|80>)) (== <TMP_BV_8_1077|8> <TMP_BV_8_1074|8>)) (== <TMP_BV_8_1078|8> <TMP_BV_8_1075|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_1074|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1071|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1071|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1071|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1071|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1071|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1071|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1071|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1071|96>[71:64]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x9|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1071|96>[79:72]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1071|96>[79:72]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_1071|96> <TMP_BV_96_1073|96>)) (== <TMP_BV_80_1072|80> <TMP_BV_80_1076|80>)) (== <TMP_BV_8_1077|8> <TMP_BV_8_1074|8>)) (== <TMP_BV_8_1078|8> <TMP_BV_8_1075|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb7|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 6 7 Q: 1 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 13
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 
------------------
0  |   0 0 0 0 0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 0 
4  |           1 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 
7  |                 0 0 0 0 0 
8  |                   0 0 0 0 
9  |                     0 0 0 
10 |                       0 0 
11 |                         0 
12 |                           

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 0 0 
3  |         0 0 1 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 0 
6  |               0 1 0 0 0 0 
7  |                 0 0 0 0 0 
8  |                   0 0 0 0 
9  |                     0 0 0 
10 |                       0 0 
11 |                         0 
12 |                           

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 10)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 10)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 10)
Access 7 cell 0 offset 9 size 1 (cell size 12)
Access 8 cell 1 offset 9 size 1 (cell size 10)
Access 9 cell 2 offset 0 size 1 (cell size 1)
Access 10 cell 3 offset 0 size 1 (cell size 1)
Access 11 cell 4 offset 0 size 1 (cell size 1)
Access 12 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 10 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 10 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 10 / offset 8
81 -> 0 (size 1 / cell size 12 / offset 9
84 -> 1 (size 1 / cell size 10 / offset 9
REWRITE MAP:
13 -> 2 (size 1 / cell size 1 / offset 0
16 -> 3 (size 1 / cell size 1 / offset 0
22 -> 4 (size 1 / cell size 1 / offset 0
25 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_1090|96> <TMP_BV_96_1096|96>)) (== <TMP_BV_80_1091|80> <TMP_BV_80_1097|80>)) (== <TMP_BV_8_1098|8> <TMP_BV_8_1092|8>)) (== <TMP_BV_8_1099|8> <TMP_BV_8_1093|8>)) (== <TMP_BV_8_1100|8> <TMP_BV_8_1094|8>)) (== <TMP_BV_8_1101|8> <TMP_BV_8_1095|8>))

CONSTRAINTS

(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_1092|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_1094|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1090|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1090|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1090|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1090|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1090|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1090|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1090|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1090|96>[71:64]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x9|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1090|96>[79:72]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1090|96>[79:72]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_1090|96> <TMP_BV_96_1096|96>)) (== <TMP_BV_80_1091|80> <TMP_BV_80_1097|80>)) (== <TMP_BV_8_1098|8> <TMP_BV_8_1092|8>)) (== <TMP_BV_8_1099|8> <TMP_BV_8_1093|8>)) (== <TMP_BV_8_1100|8> <TMP_BV_8_1094|8>)) (== <TMP_BV_8_1101|8> <TMP_BV_8_1095|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb7|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 6 7 Q: 1 2 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 14
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 0 0 0 0 0 0 0 1 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 0 0 
4  |           1 0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 0 0 0 
3  |         0 0 1 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 0 0 
6  |               0 1 0 0 0 0 0 
7  |                 0 0 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 10)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 10)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 10)
Access 7 cell 0 offset 9 size 1 (cell size 12)
Access 8 cell 1 offset 9 size 1 (cell size 10)
Access 9 cell 0 offset 0 size 4 (cell size 12)
Access 10 cell 2 offset 0 size 1 (cell size 1)
Access 11 cell 3 offset 0 size 1 (cell size 1)
Access 12 cell 4 offset 0 size 1 (cell size 1)
Access 13 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 10 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 10 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 10 / offset 8
81 -> 0 (size 1 / cell size 12 / offset 9
84 -> 1 (size 1 / cell size 10 / offset 9
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
37 -> 2 (size 1 / cell size 1 / offset 0
40 -> 3 (size 1 / cell size 1 / offset 0
46 -> 4 (size 1 / cell size 1 / offset 0
49 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_1114|96> <TMP_BV_96_1116|96>)) (== <TMP_BV_80_1115|80> <TMP_BV_80_1121|80>)) (== <TMP_BV_8_1122|8> <TMP_BV_8_1117|8>)) (== <TMP_BV_8_1123|8> <TMP_BV_8_1118|8>)) (== <TMP_BV_8_1124|8> <TMP_BV_8_1119|8>)) (== <TMP_BV_8_1125|8> <TMP_BV_8_1120|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_1117|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_1119|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1114|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1114|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1114|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1114|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1114|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1114|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1114|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1114|96>[71:64]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x9|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1114|96>[79:72]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1114|96>[79:72]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_1114|96> <TMP_BV_96_1116|96>)) (== <TMP_BV_80_1115|80> <TMP_BV_80_1121|80>)) (== <TMP_BV_8_1122|8> <TMP_BV_8_1117|8>)) (== <TMP_BV_8_1123|8> <TMP_BV_8_1118|8>)) (== <TMP_BV_8_1124|8> <TMP_BV_8_1119|8>)) (== <TMP_BV_8_1125|8> <TMP_BV_8_1120|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb7|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 6 7 Q: 1 2 3 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 14
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 0 0 0 0 0 0 0 1 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 1 0 0 0 
2  |       0 0 0 0 0 0 0 0 1 0 0 
3  |         0 0 0 0 0 0 0 0 0 0 
4  |           1 0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 0 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 1 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 0 0 0 
3  |         0 0 1 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 0 0 
6  |               0 1 0 0 0 0 0 
7  |                 0 0 0 0 0 0 
8  |                   0 0 0 0 0 
9  |                     0 1 0 0 
10 |                       0 0 0 
11 |                         0 0 
12 |                           0 
13 |                             

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 10)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 10)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 10)
Access 7 cell 0 offset 9 size 1 (cell size 12)
Access 8 cell 1 offset 9 size 1 (cell size 10)
Access 9 cell 0 offset 0 size 4 (cell size 12)
Access 10 cell 1 offset 0 size 4 (cell size 10)
Access 11 cell 0 offset 4 size 4 (cell size 12)
Access 12 cell 2 offset 0 size 1 (cell size 1)
Access 13 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 10 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 10 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 10 / offset 8
81 -> 0 (size 1 / cell size 12 / offset 9
84 -> 1 (size 1 / cell size 10 / offset 9
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 10 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_1137|96> <TMP_BV_96_1139|96>)) (== <TMP_BV_80_1138|80> <TMP_BV_80_1140|80>)) (== <TMP_BV_8_1143|8> <TMP_BV_8_1141|8>)) (== <TMP_BV_8_1144|8> <TMP_BV_8_1142|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_1139|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1139|96>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_1141|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1137|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1137|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1137|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1137|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1137|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1137|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1137|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1137|96>[71:64]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x9|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1137|96>[79:72]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1137|96>[79:72]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_1137|96> <TMP_BV_96_1139|96>)) (== <TMP_BV_80_1138|80> <TMP_BV_80_1140|80>)) (== <TMP_BV_8_1143|8> <TMP_BV_8_1141|8>)) (== <TMP_BV_8_1144|8> <TMP_BV_8_1142|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb7|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 6 7 Q: 1 2 3 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 16
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
------------------
0  |   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 1 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 0 0 0 0 
4  |           1 0 0 0 0 0 0 0 0 0 0 
5  |             0 0 0 0 0 0 0 0 0 0 
6  |               0 0 0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 0 0 
8  |                   0 0 0 0 0 0 0 
9  |                     0 0 0 0 0 0 
10 |                       0 0 0 0 0 
11 |                         0 0 0 0 
12 |                           0 0 0 
13 |                             0 0 
14 |                               0 
15 |                                 

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 0 0 0 0 0 
3  |         0 0 1 0 0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 0 0 0 0 
6  |               0 1 0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 0 0 
8  |                   0 0 0 0 0 0 0 
9  |                     0 1 0 0 0 0 
10 |                       0 0 0 0 0 
11 |                         0 0 0 0 
12 |                           0 0 0 
13 |                             0 0 
14 |                               0 
15 |                                 

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 10)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 10)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 10)
Access 7 cell 0 offset 9 size 1 (cell size 12)
Access 8 cell 1 offset 9 size 1 (cell size 10)
Access 9 cell 0 offset 0 size 4 (cell size 12)
Access 10 cell 1 offset 0 size 4 (cell size 10)
Access 11 cell 0 offset 4 size 4 (cell size 12)
Access 12 cell 2 offset 0 size 1 (cell size 1)
Access 13 cell 3 offset 0 size 1 (cell size 1)
Access 14 cell 4 offset 0 size 1 (cell size 1)
Access 15 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 10 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 10 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 10 / offset 8
81 -> 0 (size 1 / cell size 12 / offset 9
84 -> 1 (size 1 / cell size 10 / offset 9
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 10 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
73 -> 2 (size 1 / cell size 1 / offset 0
76 -> 3 (size 1 / cell size 1 / offset 0
82 -> 4 (size 1 / cell size 1 / offset 0
85 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_1158|96> <TMP_BV_96_1160|96>)) (== <TMP_BV_80_1159|80> <TMP_BV_80_1161|80>)) (== <TMP_BV_8_1166|8> <TMP_BV_8_1162|8>)) (== <TMP_BV_8_1167|8> <TMP_BV_8_1163|8>)) (== <TMP_BV_8_1168|8> <TMP_BV_8_1164|8>)) (== <TMP_BV_8_1169|8> <TMP_BV_8_1165|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_1160|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1160|96>[63:32]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_1162|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_1164|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1158|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1158|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1158|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1158|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1158|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1158|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1158|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1158|96>[71:64]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x9|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1158|96>[79:72]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1158|96>[79:72]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_1158|96> <TMP_BV_96_1160|96>)) (== <TMP_BV_80_1159|80> <TMP_BV_80_1161|80>)) (== <TMP_BV_8_1166|8> <TMP_BV_8_1162|8>)) (== <TMP_BV_8_1167|8> <TMP_BV_8_1163|8>)) (== <TMP_BV_8_1168|8> <TMP_BV_8_1164|8>)) (== <TMP_BV_8_1169|8> <TMP_BV_8_1165|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb7|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 6 7 Q: 1 2 3 4 4 5 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 16
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
------------------
0  |   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 1 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 1 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 1 0 0 0 
4  |           1 0 0 0 0 0 0 0 1 0 0 
5  |             0 0 0 0 0 0 0 1 0 0 
6  |               0 0 0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 0 0 
8  |                   0 0 0 0 0 0 0 
9  |                     0 0 0 0 0 0 
10 |                       0 0 0 0 0 
11 |                         0 0 0 0 
12 |                           0 0 0 
13 |                             0 0 
14 |                               0 
15 |                                 

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 1 0 0 0 
2  |       0 1 1 0 0 0 0 0 0 0 1 0 0 
3  |         0 0 1 0 0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 0 0 0 0 
6  |               0 1 0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 0 0 
8  |                   0 0 0 0 0 0 0 
9  |                     0 1 0 0 0 0 
10 |                       0 1 0 0 0 
11 |                         0 1 0 0 
12 |                           0 0 0 
13 |                             0 0 
14 |                               0 
15 |                                 

TOTAL CELLS: 4
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 10)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 10)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 10)
Access 7 cell 0 offset 9 size 1 (cell size 12)
Access 8 cell 1 offset 9 size 1 (cell size 10)
Access 9 cell 0 offset 0 size 4 (cell size 12)
Access 10 cell 1 offset 0 size 4 (cell size 10)
Access 11 cell 0 offset 4 size 4 (cell size 12)
Access 12 cell 1 offset 4 size 4 (cell size 10)
Access 13 cell 0 offset 8 size 4 (cell size 12)
Access 14 cell 2 offset 0 size 1 (cell size 1)
Access 15 cell 3 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 10 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 10 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 10 / offset 8
81 -> 0 (size 1 / cell size 12 / offset 9
84 -> 1 (size 1 / cell size 10 / offset 9
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 10 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 10 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and TRUE (== <TMP_BV_96_1182|96> <TMP_BV_96_1184|96>)) (== <TMP_BV_80_1183|80> <TMP_BV_80_1185|80>)) (== <TMP_BV_8_1188|8> <TMP_BV_8_1186|8>)) (== <TMP_BV_8_1189|8> <TMP_BV_8_1187|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_1184|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1184|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_1184|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1184|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_1184|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1184|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_1186|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1182|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1182|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1182|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1182|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1182|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1182|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1182|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1182|96>[71:64]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x9|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1182|96>[79:72]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1182|96>[79:72]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and TRUE (== <TMP_BV_96_1182|96> <TMP_BV_96_1184|96>)) (== <TMP_BV_80_1183|80> <TMP_BV_80_1185|80>)) (== <TMP_BV_8_1188|8> <TMP_BV_8_1186|8>)) (== <TMP_BV_8_1189|8> <TMP_BV_8_1187|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb7|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
===========================================
Working on pair / P: 1 2 3 4 4 5 6 6 7 Q: 1 2 3 4 4 5 6 6 7
TARGET: 
.strcpy:
movl %esi, %esi
movl %edi, %eax
movl %esi, %edi
movq %rsi, %rdx
movq %rax, %rcx
orl %eax, %edi
andl $0x3, %edi
nop 
movl %esi, %esi
movl (%r15,%rsi,1), %r8d
movl %r8d, %esi
leal -0x1010101(%r8), %edi
notl %esi
andl %edi, %esi
andl $0x80808080, %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
.L_126820:
addl $0x4, %edx
movl %ecx, %ecx
movl %r8d, (%r15,%rcx,1)
addl $0x4, %ecx
movl %edx, %edx
movl (%r15,%rdx,1), %r8d
movl %r8d, %r9d
leal -0x1010101(%r8), %esi
notl %r9d
nop 
andl %esi, %r9d
andl $0x80808080, %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
.L_126860:
movl %edx, %edx
movzbl (%r15,%rdx,1), %esi
addl $0x1, %edx
movl %ecx, %ecx
movb %sil, (%r15,%rcx,1)
addl $0x1, %ecx
testb %sil, %sil
nop 
nop 
nop 
nop 
nop 
nop 
retq 
REWRITE: 
.strcpy:
nop 
movl %edi, %eax
movl %esi, %edx
movl %eax, %ecx
movl %esi, %edi
nop 
nop 
nop 
andl $0x2, %edi
nop 
nop 
nop 
nop 
nop 
movl %edx, %esi
movl (%r15,%rsi,1), %r8d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
movq %rbp, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
.L_126820:
addl $0x4, %ecx
movl %r8d, -0x4(%r15,%rcx,1)
addl $0x4, %edx
movl (%r15,%rdx,1), %r8d
leal -0x1010101(%r8), %esi
xorl %r8d, %r9d
notl %r9d
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
andl $0x80808080, %r9d
andq %rsi, %r9
nop 
nop 
nop 
nop 
nop 
nop 
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
.L_126860:
subl %ebp, %edx
movsbq (%r15,%rdx,1), %rsi
addq $0x1, %rdx
orl %esp, %ecx
movb %sil, (%r15,%rcx,1)
addq $0x1, %rcx
negl %esi
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
retq 
Total accesses: 18
SAME MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 
------------------
0  |   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 
1  |     0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 
2  |       0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 
3  |         0 0 0 0 0 0 0 0 1 0 0 0 0 0 
4  |           1 0 0 0 0 0 0 0 1 0 0 0 0 
5  |             0 0 0 0 0 0 0 1 0 0 0 0 
6  |               0 0 0 0 0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 0 0 0 0 
8  |                   0 0 0 0 0 0 0 0 0 
9  |                     0 0 0 0 0 0 0 0 
10 |                       0 0 0 0 0 0 0 
11 |                         0 0 0 0 0 0 
12 |                           0 0 0 0 0 
13 |                             0 0 0 0 
14 |                               0 0 0 
15 |                                 0 0 
16 |                                   0 
17 |                                     

NEXT MAP
     0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 
------------------
0  |   0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 
1  |     0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 
2  |       0 1 1 0 0 0 0 0 0 0 1 0 0 0 0 
3  |         0 0 1 0 0 0 0 0 0 0 0 0 0 0 
4  |           0 0 0 0 0 0 0 0 0 0 0 0 0 
5  |             0 1 0 0 0 0 0 0 0 0 0 0 
6  |               0 1 0 0 0 0 0 0 0 0 0 
7  |                 0 0 0 0 0 0 0 0 0 0 
8  |                   0 0 0 0 0 0 0 0 0 
9  |                     0 1 0 0 0 0 0 0 
10 |                       0 1 0 0 0 0 0 
11 |                         0 1 0 0 0 0 
12 |                           0 0 0 0 0 
13 |                             0 0 0 0 
14 |                               0 0 0 
15 |                                 0 0 
16 |                                   0 
17 |                                     

TOTAL CELLS: 6
Access 0 cell 0 offset 0 size 4 (cell size 12)
Access 1 cell 1 offset 0 size 4 (cell size 10)
Access 2 cell 0 offset 4 size 4 (cell size 12)
Access 3 cell 1 offset 4 size 4 (cell size 10)
Access 4 cell 0 offset 8 size 4 (cell size 12)
Access 5 cell 0 offset 8 size 1 (cell size 12)
Access 6 cell 1 offset 8 size 1 (cell size 10)
Access 7 cell 0 offset 9 size 1 (cell size 12)
Access 8 cell 1 offset 9 size 1 (cell size 10)
Access 9 cell 0 offset 0 size 4 (cell size 12)
Access 10 cell 1 offset 0 size 4 (cell size 10)
Access 11 cell 0 offset 4 size 4 (cell size 12)
Access 12 cell 1 offset 4 size 4 (cell size 10)
Access 13 cell 0 offset 8 size 4 (cell size 12)
Access 14 cell 2 offset 0 size 1 (cell size 1)
Access 15 cell 3 offset 0 size 1 (cell size 1)
Access 16 cell 4 offset 0 size 1 (cell size 1)
Access 17 cell 5 offset 0 size 1 (cell size 1)
ALIASING CASES: 1
1 Aliasing cases.  Yay.
------ NEXT ALIASING CASE -----
TARGET MAP:
10 -> 0 (size 4 / cell size 12 / offset 0
29 -> 1 (size 4 / cell size 10 / offset 0
32 -> 0 (size 4 / cell size 12 / offset 4
43 -> 1 (size 4 / cell size 10 / offset 4
46 -> 0 (size 4 / cell size 12 / offset 8
72 -> 0 (size 1 / cell size 12 / offset 8
75 -> 1 (size 1 / cell size 10 / offset 8
81 -> 0 (size 1 / cell size 12 / offset 9
84 -> 1 (size 1 / cell size 10 / offset 9
REWRITE MAP:
16 -> 0 (size 4 / cell size 12 / offset 0
45 -> 1 (size 4 / cell size 10 / offset 0
47 -> 0 (size 4 / cell size 12 / offset 4
67 -> 1 (size 4 / cell size 10 / offset 4
69 -> 0 (size 4 / cell size 12 / offset 8
95 -> 2 (size 1 / cell size 1 / offset 0
98 -> 3 (size 1 / cell size 1 / offset 0
104 -> 4 (size 1 / cell size 1 / offset 0
107 -> 5 (size 1 / cell size 1 / offset 0
Start memory constraint: (and (and (and (and (and (and TRUE (== <TMP_BV_96_1204|96> <TMP_BV_96_1206|96>)) (== <TMP_BV_80_1205|80> <TMP_BV_80_1207|80>)) (== <TMP_BV_8_1212|8> <TMP_BV_8_1208|8>)) (== <TMP_BV_8_1213|8> <TMP_BV_8_1209|8>)) (== <TMP_BV_8_1214|8> <TMP_BV_8_1210|8>)) (== <TMP_BV_8_1215|8> <TMP_BV_8_1211|8>))

CONSTRAINTS

(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0] (sign-extend-32 <0x2|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_1206|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1206|96>[63:32]))[31:0])) <0x0|64>)
(== (plus (plus (sign-extend-64 <0xfffffffc|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (xor <%rbp_2_INIT|64>[31:0] (concat <0x0|32> <TMP_BV_96_1206|96>[63:32])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1206|96>[63:32]))[31:0]))[31:0] (concat <0x0|32> <TMP_BV_96_1206|96>[95:64])[31:0]))[31:0])[31:0] <0x80808080|32>)) (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1206|96>[95:64]))[31:0])) <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])) (plus <CELL_2_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_3_ADDR|64> <0x0|64>))
(not (== -(sign-extend-64 <TMP_BV_8_1208|8>)[31:0] <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (plus (plus (concat <0x0|1> !<%rbp_2_INIT|64>[31:0]) <0x1|33>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_2_INIT|64>[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0]))[31:0])))[63:0][31:0]))[31:0])) (plus <CELL_4_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_2_INIT|64>) (concat <0x0|32> (or (plus (concat <0x0|1> (sign-extend-64 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (or (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (plus (concat <0x0|1> <0x4|32>) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_2_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0]))[31:0])[31:0] <%rsp_2_INIT|64>[31:0]))))[63:0][31:0] <%rsp_2_INIT|64>[31:0]))) (plus <CELL_5_ADDR|64> <0x0|64>))
(not (not (== -(sign-extend-64 <TMP_BV_8_1210|8>)[31:0] <0x0|32>)))
(not (not (== (and (concat <0x0|32> (or (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])[31:0] (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0]))[31:0] (sign-extend-32 <0x3|8>)) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x0|64>))
(not (not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1204|96>[31:0])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1204|96>[31:0]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x0|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x4|64>))
(== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1204|96>[63:32])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1204|96>[63:32]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>)
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x4|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (and (concat <0x0|32> !(concat <0x0|32> (concat <0x0|32> <TMP_BV_96_1204|96>[95:64])[31:0])[31:0])[31:0] (concat <0x0|32> (plus (sign-extend-64 <0xfefefeff|32>) (concat <0x0|32> <TMP_BV_96_1204|96>[95:64]))[31:0])[31:0]))[31:0] <0x80808080|32>) <0x0|32>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x8|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x8|64>))
(not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1204|96>[71:64]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1204|96>[71:64]))[7:0]) <0x0|8>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> <%rsi_1_INIT|64>[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_0_ADDR|64> <0x9|64>))
(== (plus (plus (sign-extend-64 <0x0|32>) <%r15_1_INIT|64>) (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x1|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> (plus (concat <0x0|1> (sign-extend-32 <0x4|8>)) (concat <0x0|1> (concat <0x0|32> (concat <0x0|32> <%rdi_1_INIT|64>[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])[31:0]))[31:0])[31:0])) (plus <CELL_1_ADDR|64> <0x9|64>))
(not (not (== (and (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1204|96>[79:72]))[7:0] (concat <0x0|32> (concat <0x0|24> <TMP_BV_96_1204|96>[79:72]))[7:0]) <0x0|8>)))
(== <%rsp_1_INIT|64> <%rsp_|64>)
(== <%rbp_1_INIT|64> <%rbp_|64>)
(== <%rsi_1_INIT|64> <%rsi_|64>)
(== <%rdi_1_INIT|64> <%rdi_|64>)
(== <%r15_1_INIT|64> <%r15_|64>)
(== <sigbus_1_INIT> <sigbus_>)
(== <sigfpe_1_INIT> <sigfpe_>)
(== <sigsegv_1_INIT> <sigsegv_>)
(== <%rsp_2_INIT|64> <%rsp_|64>)
(== <%rbp_2_INIT|64> <%rbp_|64>)
(== <%rsi_2_INIT|64> <%rsi_|64>)
(== <%rdi_2_INIT|64> <%rdi_|64>)
(== <%r15_2_INIT|64> <%r15_|64>)
(== <sigbus_2_INIT> <sigbus_>)
(== <sigfpe_2_INIT> <sigfpe_>)
(== <sigsegv_2_INIT> <sigsegv_>)
(and (and (and (and (and (and TRUE (== <TMP_BV_96_1204|96> <TMP_BV_96_1206|96>)) (== <TMP_BV_80_1205|80> <TMP_BV_80_1207|80>)) (== <TMP_BV_8_1212|8> <TMP_BV_8_1208|8>)) (== <TMP_BV_8_1213|8> <TMP_BV_8_1209|8>)) (== <TMP_BV_8_1214|8> <TMP_BV_8_1210|8>)) (== <TMP_BV_8_1215|8> <TMP_BV_8_1211|8>))
(and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and TRUE (<= <CELL_0_ADDR|64> <0xffffffffffffffb5|64>)) (>= <CELL_0_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_1_ADDR|64>) (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (or (<= (plus <CELL_0_ADDR|64> <0xc|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_0_ADDR|64>))) (<= <CELL_1_ADDR|64> <0xffffffffffffffb7|64>)) (>= <CELL_1_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_2_ADDR|64>) (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (or (<= (plus <CELL_1_ADDR|64> <0xa|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_1_ADDR|64>))) (<= <CELL_2_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_2_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>) (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (or (<= (plus <CELL_2_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_2_ADDR|64>))) (<= <CELL_3_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_3_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>) (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (or (<= (plus <CELL_3_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_3_ADDR|64>))) (<= <CELL_4_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_4_ADDR|64> <0x40|64>)) (or (<= (plus <CELL_4_ADDR|64> <0x1|64>) <CELL_5_ADDR|64>) (<= (plus <CELL_5_ADDR|64> <0x1|64>) <CELL_4_ADDR|64>))) (<= <CELL_5_ADDR|64> <0xffffffffffffffc0|64>)) (>= <CELL_5_ADDR|64> <0x40|64>))
INEQUALITY: (== (concat <0x0|32> <%rdi_1_INIT|64>[31:0]) (concat <0x0|32> <%rdi_2_INIT|64>[31:0]))
INEQUALITY: (== <sigbus_1_INIT> <sigbus_2_INIT>)
INEQUALITY: (== <sigfpe_1_INIT> <sigfpe_2_INIT>)
INEQUALITY: (== (or (or (or (or (or (or (or (or (or (or (or <sigsegv_1_INIT> (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (and (and (not <sigfpe_1_INIT>) (not <sigbus_1_INIT>)) FALSE)) (or (or (or (or (or (or (or (or (or (or (or <sigsegv_2_INIT> (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)) (and (and (not <sigfpe_2_INIT>) (not <sigbus_2_INIT>)) FALSE)))
  (This case verified)
################################################################################

Final update:

Total search iterations:       500000
Number of attempted searches:  1
Total search time:             1055.59s
Total time:                    1114.95s

Statistics of last search

Iterations:                    500000
Elapsed Time:                  1055.58s
Iterations/s:                  473.672

Starting cost:                 677
Lowest cost:                   344
Lowest correct cost:           442

Move Type       Proposed     Succeeded     Accepted     
                                                        
Opcode          8.3064%      7.9932%       7.6864%      
Instruction     8.3644%      3.5384%       0.1346%      
Add Nops        8.3736%      8.3736%       6.831%       
OpcodeWidth     8.3262%      7.8186%       7.5946%      
Delete          8.2256%      7.896%        6.7426%      
Operand         8.404%       4.78%         0.884%       
Local Swap      8.3772%      4.9222%       3.6656%      
Global Swap     8.3474%      7.6316%       6.9192%      
Global Copy     8.303%       7.9104%       7.9104%      
ReplaceNop      8.2906%      7.9668%       7.5466%      
Rotate          8.3498%      7.797%        5.964%       
2xWeighted      0%           0%            0%           
Memory+Swap     8.3318%      4.6064%       0.001%       
                                                        
Total           100%         81.2342%      61.88%       

Lowest Cost Discovered (344)                                                     
                                                                                 
  .text                                                                          
  .globl strcpy                                                                  
  .type strcpy, @function                                                        
                                                                                 
#! file-offset 0                                                                 
#! rip-offset  0                                                                 
#! capacity    0 bytes                                                           
                                                                                 
# Text                            #  Line  RIP   Bytes  Opcode                   
.strcpy:                          #        0     0      OPC=<label>              
  movl %edi, %eax                 #  1     0     2      OPC=movl_r32_r32_1       
  movq %rax, %rcx                 #  2     0x2   3      OPC=movq_r64_r64         
  nop                             #  3     0x5   1      OPC=nop                  
  nop                             #  4     0x6   1      OPC=nop                  
  movq %rsi, %rdx                 #  5     0x7   3      OPC=movq_r64_r64_1       
  nop                             #  6     0xa   1      OPC=nop                  
  nop                             #  7     0xb   1      OPC=nop                  
  nop                             #  8     0xc   1      OPC=nop                  
  nop                             #  9     0xd   1      OPC=nop                  
  andq $0x2, %rsi                 #  10    0xe   4      OPC=andq_r64_imm8        
  jne .L_126860                   #  11    0x12  6      OPC=jne_label_1          
  addl %edx, %esi                 #  12    0x18  2      OPC=addl_r32_r32         
  movq (%r15,%rsi,1), %r8         #  13    0x1a  4      OPC=movq_r64_m64         
  nop                             #  14    0x1e  1      OPC=nop                  
  nop                             #  15    0x1f  1      OPC=nop                  
  nop                             #  16    0x20  1      OPC=nop                  
  nop                             #  17    0x21  1      OPC=nop                  
  nop                             #  18    0x22  1      OPC=nop                  
  nop                             #  19    0x23  1      OPC=nop                  
  nop                             #  20    0x24  1      OPC=nop                  
  nop                             #  21    0x25  1      OPC=nop                  
  nop                             #  22    0x26  1      OPC=nop                  
  nop                             #  23    0x27  1      OPC=nop                  
  nop                             #  24    0x28  1      OPC=nop                  
  shrq $0xfc, %rdi                #  25    0x29  4      OPC=shrq_r64_imm8        
  jne .L_126860                   #  26    0x2d  6      OPC=jne_label_1          
  nop                             #  27    0x33  1      OPC=nop                  
  nop                             #  28    0x34  1      OPC=nop                  
  nop                             #  29    0x35  1      OPC=nop                  
  nop                             #  30    0x36  1      OPC=nop                  
  nop                             #  31    0x37  1      OPC=nop                  
  nop                             #  32    0x38  1      OPC=nop                  
  nop                             #  33    0x39  1      OPC=nop                  
  nop                             #  34    0x3a  1      OPC=nop                  
  nop                             #  35    0x3b  1      OPC=nop                  
  nop                             #  36    0x3c  1      OPC=nop                  
  nop                             #  37    0x3d  1      OPC=nop                  
  nop                             #  38    0x3e  1      OPC=nop                  
  nop                             #  39    0x3f  1      OPC=nop                  
.L_126820:                        #        0x40  0      OPC=<label>              
  addq $0x4, %rcx                 #  40    0x40  7      OPC=addq_r64_imm32       
  movl %r8d, -0x4(%r15,%rcx,1)    #  41    0x47  5      OPC=movl_m32_r32         
  addl $0x4, %edx                 #  42    0x4c  3      OPC=addl_r32_imm8        
  movq (%r15,%rdx,1), %r8         #  43    0x4f  4      OPC=movq_r64_m64         
  movl %r8d, %r9d                 #  44    0x53  3      OPC=movl_r32_r32_1       
  leaq -0x1010101(%r8), %rsi      #  45    0x56  7      OPC=leaq_r64_m64         
  notl %r9d                       #  46    0x5d  3      OPC=notl_r32             
  andl $0x80808080, %r9d          #  47    0x60  7      OPC=andl_r32_imm32       
  andl %esi, %r9d                 #  48    0x67  3      OPC=andl_r32_r32_1       
  je .L_126820                    #  49    0x6a  6      OPC=je_label_1           
  nop                             #  50    0x70  1      OPC=nop                  
  nop                             #  51    0x71  1      OPC=nop                  
  nop                             #  52    0x72  1      OPC=nop                  
  nop                             #  53    0x73  1      OPC=nop                  
  nop                             #  54    0x74  1      OPC=nop                  
  nop                             #  55    0x75  1      OPC=nop                  
  nop                             #  56    0x76  1      OPC=nop                  
  nop                             #  57    0x77  1      OPC=nop                  
  nop                             #  58    0x78  1      OPC=nop                  
  nop                             #  59    0x79  1      OPC=nop                  
  nop                             #  60    0x7a  1      OPC=nop                  
  nop                             #  61    0x7b  1      OPC=nop                  
  nop                             #  62    0x7c  1      OPC=nop                  
  nop                             #  63    0x7d  1      OPC=nop                  
  nop                             #  64    0x7e  1      OPC=nop                  
  nop                             #  65    0x7f  1      OPC=nop                  
.L_126860:                        #        0x80  0      OPC=<label>              
  addl $0x1, %edx                 #  66    0x80  3      OPC=addl_r32_imm8        
  movzbq -0x1(%r15,%rdx,1), %rsi  #  67    0x83  6      OPC=movzbq_r64_m8        
  incq %rcx                       #  68    0x89  3      OPC=incq_r64             
  movb %sil, -0x1(%r15,%rcx,1)    #  69    0x8c  5      OPC=movb_m8_r8           
  orw %si, %si                    #  70    0x91  3      OPC=orw_r16_r16_1        
  jne .L_126860                   #  71    0x94  6      OPC=jne_label_1          
  nop                             #  72    0x9a  1      OPC=nop                  
  nop                             #  73    0x9b  1      OPC=nop                  
  nop                             #  74    0x9c  1      OPC=nop                  
  nop                             #  75    0x9d  1      OPC=nop                  
  nop                             #  76    0x9e  1      OPC=nop                  
  nop                             #  77    0x9f  1      OPC=nop                  
  nop                             #  78    0xa0  1      OPC=nop                  
  nop                             #  79    0xa1  1      OPC=nop                  
  nop                             #  80    0xa2  1      OPC=nop                  
  popq %r11                       #  81    0xa3  2      OPC=popq_r64_1           
  andl $0xe0, %r11d               #  82    0xa5  4      OPC=andl_r32_imm8        
  addq %r15, %r11                 #  83    0xa9  3      OPC=addq_r64_r64         
  jmpq %r11                       #  84    0xac  3      OPC=jmpq_r64             
                                                                                 
.size strcpy, .-strcpy                                                           
Lowest Known Correct Cost (442)                                                  
                                                                                 
  .text                                                                          
  .globl strcpy                                                                  
  .type strcpy, @function                                                        
                                                                                 
#! file-offset 0                                                                 
#! rip-offset  0                                                                 
#! capacity    0 bytes                                                           
                                                                                 
# Text                          #  Line  RIP   Bytes  Opcode                     
.strcpy:                        #        0     0      OPC=<label>                
  nop                           #  1     0     1      OPC=nop                    
  movl %edi, %eax               #  2     0x1   2      OPC=movl_r32_r32           
  movl %esi, %edx               #  3     0x3   2      OPC=movl_r32_r32           
  movl %eax, %ecx               #  4     0x5   2      OPC=movl_r32_r32           
  movl %esi, %edi               #  5     0x7   2      OPC=movl_r32_r32           
  nop                           #  6     0x9   1      OPC=nop                    
  nop                           #  7     0xa   1      OPC=nop                    
  nop                           #  8     0xb   1      OPC=nop                    
  andl $0x2, %edi               #  9     0xc   3      OPC=andl_r32_imm8          
  jne .L_126860                 #  10    0xf   6      OPC=jne_label_1            
  nop                           #  11    0x15  1      OPC=nop                    
  nop                           #  12    0x16  1      OPC=nop                    
  nop                           #  13    0x17  1      OPC=nop                    
  nop                           #  14    0x18  1      OPC=nop                    
  movl %edx, %esi               #  15    0x19  2      OPC=movl_r32_r32           
  movl (%r15,%rsi,1), %r8d      #  16    0x1b  4      OPC=movl_r32_m32           
  nop                           #  17    0x1f  1      OPC=nop                    
  nop                           #  18    0x20  1      OPC=nop                    
  nop                           #  19    0x21  1      OPC=nop                    
  nop                           #  20    0x22  1      OPC=nop                    
  nop                           #  21    0x23  1      OPC=nop                    
  nop                           #  22    0x24  1      OPC=nop                    
  nop                           #  23    0x25  1      OPC=nop                    
  nop                           #  24    0x26  1      OPC=nop                    
  movq %rbp, %r9                #  25    0x27  3      OPC=movq_r64_r64           
  nop                           #  26    0x2a  1      OPC=nop                    
  nop                           #  27    0x2b  1      OPC=nop                    
  nop                           #  28    0x2c  1      OPC=nop                    
  nop                           #  29    0x2d  1      OPC=nop                    
  nop                           #  30    0x2e  1      OPC=nop                    
  nop                           #  31    0x2f  1      OPC=nop                    
  nop                           #  32    0x30  1      OPC=nop                    
  nop                           #  33    0x31  1      OPC=nop                    
  jne .L_126860                 #  34    0x32  6      OPC=jne_label_1            
  nop                           #  35    0x38  1      OPC=nop                    
  nop                           #  36    0x39  1      OPC=nop                    
  nop                           #  37    0x3a  1      OPC=nop                    
  nop                           #  38    0x3b  1      OPC=nop                    
  nop                           #  39    0x3c  1      OPC=nop                    
  nop                           #  40    0x3d  1      OPC=nop                    
  nop                           #  41    0x3e  1      OPC=nop                    
  nop                           #  42    0x3f  1      OPC=nop                    
.L_126820:                      #        0x40  0      OPC=<label>                
  addl $0x4, %ecx               #  43    0x40  6      OPC=addl_r32_imm32         
  movl %r8d, -0x4(%r15,%rcx,1)  #  44    0x46  5      OPC=movl_m32_r32           
  addl $0x4, %edx               #  45    0x4b  3      OPC=addl_r32_imm8          
  movl (%r15,%rdx,1), %r8d      #  46    0x4e  4      OPC=movl_r32_m32           
  leal -0x1010101(%r8), %esi    #  47    0x52  7      OPC=leal_r32_m32           
  xorl %r8d, %r9d               #  48    0x59  3      OPC=xorl_r32_r32           
  notl %r9d                     #  49    0x5c  3      OPC=notl_r32               
  nop                           #  50    0x5f  1      OPC=nop                    
  nop                           #  51    0x60  1      OPC=nop                    
  nop                           #  52    0x61  1      OPC=nop                    
  nop                           #  53    0x62  1      OPC=nop                    
  nop                           #  54    0x63  1      OPC=nop                    
  nop                           #  55    0x64  1      OPC=nop                    
  nop                           #  56    0x65  1      OPC=nop                    
  nop                           #  57    0x66  1      OPC=nop                    
  nop                           #  58    0x67  1      OPC=nop                    
  nop                           #  59    0x68  1      OPC=nop                    
  nop                           #  60    0x69  1      OPC=nop                    
  andl $0x80808080, %r9d        #  61    0x6a  7      OPC=andl_r32_imm32         
  andq %rsi, %r9                #  62    0x71  3      OPC=andq_r64_r64_1         
  je .L_126820                  #  63    0x74  6      OPC=je_label_1             
  nop                           #  64    0x7a  1      OPC=nop                    
  nop                           #  65    0x7b  1      OPC=nop                    
  nop                           #  66    0x7c  1      OPC=nop                    
  nop                           #  67    0x7d  1      OPC=nop                    
  nop                           #  68    0x7e  1      OPC=nop                    
  nop                           #  69    0x7f  1      OPC=nop                    
.L_126860:                      #        0x80  0      OPC=<label>                
  subl %ebp, %edx               #  70    0x80  2      OPC=subl_r32_r32           
  movsbq (%r15,%rdx,1), %rsi    #  71    0x82  5      OPC=movsbq_r64_m8          
  addq $0x1, %rdx               #  72    0x87  4      OPC=addq_r64_imm8          
  orl %esp, %ecx                #  73    0x8b  2      OPC=orl_r32_r32            
  movb %sil, (%r15,%rcx,1)      #  74    0x8d  4      OPC=movb_m8_r8             
  addq $0x1, %rcx               #  75    0x91  4      OPC=addq_r64_imm8          
  negl %esi                     #  76    0x95  2      OPC=negl_r32               
  jne .L_126860                 #  77    0x97  6      OPC=jne_label_1            
  nop                           #  78    0x9d  1      OPC=nop                    
  nop                           #  79    0x9e  1      OPC=nop                    
  nop                           #  80    0x9f  1      OPC=nop                    
  nop                           #  81    0xa0  1      OPC=nop                    
  nop                           #  82    0xa1  1      OPC=nop                    
  nop                           #  83    0xa2  1      OPC=nop                    
  nop                           #  84    0xa3  1      OPC=nop                    
  nop                           #  85    0xa4  1      OPC=nop                    
  nop                           #  86    0xa5  1      OPC=nop                    
  nop                           #  87    0xa6  1      OPC=nop                    
  nop                           #  88    0xa7  1      OPC=nop                    
  nop                           #  89    0xa8  1      OPC=nop                    
  nop                           #  90    0xa9  1      OPC=nop                    
  nop                           #  91    0xaa  1      OPC=nop                    
  nop                           #  92    0xab  1      OPC=nop                    
  popq %r11                     #  93    0xac  2      OPC=popq_r64_1             
  andl $0xe0, %r11d             #  94    0xae  4      OPC=andl_r32_imm8          
  addq %r15, %r11               #  95    0xb2  3      OPC=addq_r64_r64           
  jmpq %r11                     #  96    0xb5  3      OPC=jmpq_r64               
                                                                                 
.size strcpy, .-strcpy                                                           
                                                                                 

################################################################################

Search terminated successfully with a verified rewrite!
