Library IEEE;
use IEEE.std_logic_1164.all;

entity registrador is
	port(a:	in std_logic);
end registrador;

architecture reg8b of registrador is
begin
	a<='1';
end re8b