Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jun 25 19:22:49 2023
| Host         : osm-hzb running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file Mayo_sign_with_zynq_wrapper_timing_summary_routed.rpt -pb Mayo_sign_with_zynq_wrapper_timing_summary_routed.pb -rpx Mayo_sign_with_zynq_wrapper_timing_summary_routed.rpx
| Design       : Mayo_sign_with_zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.141       -0.427                      7                78067        0.027        0.000                      0                78067        3.750        0.000                       0                 25275  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.141       -0.427                      7                74894        0.027        0.000                      0                74894        3.750        0.000                       0                 25275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.530        0.000                      0                 3173        0.465        0.000                      0                 3173  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.141ns,  Total Violation       -0.427ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 4.887ns (50.108%)  route 4.866ns (49.892%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.753     3.047    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.501 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.789     7.291    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[0]
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.415 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.415    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4_n_0
    SLICE_X86Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     7.662 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.662    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X86Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.760 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=4, routed)           1.494     9.254    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_dout[16]
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.319     9.573 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_sign_dout[16]_INST_0/O
                         net (fo=8, routed)           0.451    10.024    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/i_mem2a_dout[16]
    SLICE_X45Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.148 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][19]_i_15/O
                         net (fo=1, routed)           0.000    10.148    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][19]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.680 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.680    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][19]_i_5_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.794    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_5_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.908    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][27]_i_5_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.242 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][31]_i_7/O[1]
                         net (fo=1, routed)           0.644    11.886    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][31]_2[1]
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.303    12.189 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][29]_i_2/O
                         net (fo=1, routed)           0.488    12.676    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][29]_i_2_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.800 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][29]_i_1_comp/O
                         net (fo=1, routed)           0.000    12.800    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][29]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.488    12.667    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X47Y34         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][29]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)        0.031    12.659    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][29]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.684ns  (logic 4.608ns (47.585%)  route 5.076ns (52.415%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.795     3.089    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.543 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.622     7.165    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_2_4[1]
    SLICE_X24Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.289 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.289    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0_i_6_n_0
    SLICE_X24Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     7.506 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.506    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0_i_2_n_0
    SLICE_X24Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     7.600 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0/O
                         net (fo=3, routed)           1.790     9.390    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_dout[25]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.316     9.706 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_add_vec_dout[25]_INST_0/O
                         net (fo=2, routed)           0.448    10.154    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_arb_0/i_BRAM2B_dout[25]
    SLICE_X53Y60         LUT4 (Prop_lut4_I0_O)        0.124    10.278 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_arb_0/o_memc_dout[25]_INST_0/O
                         net (fo=4, routed)           0.591    10.869    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_memc_dout[25]
    SLICE_X50Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.993 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000    10.993    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i__carry_i_3__5_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.526 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp00_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.526    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp00_inferred__6/i__carry_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.841 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp00_inferred__6/i__carry__0/O[3]
                         net (fo=1, routed)           0.626    12.466    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0017_out[7]
    SLICE_X51Y62         LUT5 (Prop_lut5_I2_O)        0.307    12.773 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0[31]_i_2/O
                         net (fo=1, routed)           0.000    12.773    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp00_in[31]
    SLICE_X51Y62         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.462    12.641    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X51Y62         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0_reg[31]/C
                         clock pessimism              0.115    12.756    
                         clock uncertainty           -0.154    12.602    
    SLICE_X51Y62         FDRE (Setup_fdre_C_D)        0.032    12.634    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0_reg[31]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.700ns  (logic 4.543ns (46.835%)  route 5.157ns (53.165%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.753     3.047    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.501 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.789     7.291    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[0]
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.415 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.415    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4_n_0
    SLICE_X86Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     7.662 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.662    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X86Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.760 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=4, routed)           1.494     9.254    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_dout[16]
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.319     9.573 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_sign_dout[16]_INST_0/O
                         net (fo=8, routed)           0.466    10.039    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/i_mem2a_dout[16]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.163 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][19]_i_11/O
                         net (fo=1, routed)           0.000    10.163    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][19]_i_11_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.695 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.695    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][19]_i_4_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.917 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_4/O[0]
                         net (fo=1, routed)           0.701    11.617    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][23]_1[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.299    11.916 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][20]_i_2/O
                         net (fo=1, routed)           0.707    12.624    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][20]_i_2_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.748 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][20]_i_1/O
                         net (fo=1, routed)           0.000    12.748    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][20]_i_1_n_0
    SLICE_X48Y32         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.485    12.665    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X48Y32         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][20]/C
                         clock pessimism              0.115    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)        0.029    12.654    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][20]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_b_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.615ns  (logic 4.452ns (46.302%)  route 5.163ns (53.698%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.855     3.149    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/i_clk
    DSP48_X3Y30          DSP48E1                                      r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_b_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.583 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_b_reg[2]/P[1]
                         net (fo=6, routed)           1.578     5.161    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/acc_b_reg_n_104_[2]
    SLICE_X66Y75         LUT3 (Prop_lut3_I0_O)        0.150     5.311 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_30/O
                         net (fo=2, routed)           0.816     6.126    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_30_n_0
    SLICE_X66Y76         LUT4 (Prop_lut4_I3_O)        0.355     6.481 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_34/O
                         net (fo=1, routed)           0.000     6.481    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_34_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.994 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.994    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_20_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.213 f  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_24/O[0]
                         net (fo=5, routed)           0.824     8.037    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_24_n_7
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.295     8.332 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_23/O
                         net (fo=1, routed)           0.000     8.332    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_23_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.882 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.891    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_15_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.113 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_25/O[0]
                         net (fo=2, routed)           0.624     9.737    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_25_n_7
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.299    10.036 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_18/O
                         net (fo=1, routed)           0.000    10.036    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_18_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.614 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_14/O[2]
                         net (fo=1, routed)           0.702    11.316    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_14_n_5
    SLICE_X50Y73         LUT2 (Prop_lut2_I1_O)        0.301    11.617 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_12/O
                         net (fo=1, routed)           0.000    11.617    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_12_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.847 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_7/O[1]
                         net (fo=5, routed)           0.611    12.458    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_7_n_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.306    12.764 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/DSP_Inst/s_acc[6]_inferred_i_4/O
                         net (fo=1, routed)           0.000    12.764    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_acc[6]_2[1]
    SLICE_X52Y72         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.452    12.631    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X52Y72         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[6][1]/C
                         clock pessimism              0.229    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)        0.031    12.737    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/tmp_reg[6][1]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -12.764    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 1.625ns (17.328%)  route 7.753ns (82.672%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.703     2.997    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X54Y66         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.478     3.475 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/Q
                         net (fo=4, routed)           0.609     4.084    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/bram_sel[1]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.324     4.408 f  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2/O
                         net (fo=142, routed)         1.354     5.762    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.089 f  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_BRAM2A_control_INST_0/O
                         net (fo=111, routed)         0.800     6.888    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_lin_control
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.012 f  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1_replica/O
                         net (fo=11, routed)          0.703     7.716    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1_n_0_repN
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.124     7.840 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_1_LOPT_REMAP_28/O
                         net (fo=1, routed)           0.772     8.611    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_1/O_n_28
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.735 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_0_LOPT_REMAP_28/O
                         net (fo=17, routed)          1.167     9.902    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/addra[14]
    SLICE_X53Y44         LUT5 (Prop_lut5_I1_O)        0.124    10.026 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=4, routed)           2.349    12.375    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2
    RAMB36_X4Y0          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.665    12.844    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.959    
                         clock uncertainty           -0.154    12.805    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.362    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 1.651ns (18.000%)  route 7.521ns (82.000%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.703     2.997    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X54Y66         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.478     3.475 f  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/Q
                         net (fo=4, routed)           0.609     4.084    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/bram_sel[1]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.324     4.408 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2/O
                         net (fo=142, routed)         1.354     5.762    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.089 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_BRAM2A_control_INST_0/O
                         net (fo=111, routed)         0.800     6.888    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_lin_control
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.012 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1_replica/O
                         net (fo=11, routed)          0.655     7.667    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1_n_0_repN
    SLICE_X49Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_1_LOPT_REMAP_29/O
                         net (fo=1, routed)           0.845     8.636    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_1/O_n_29
    SLICE_X49Y39         LUT5 (Prop_lut5_I3_O)        0.124     8.760 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_0_LOPT_REMAP_29/O
                         net (fo=17, routed)          1.171     9.931    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra[15]
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.150    10.081 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=4, routed)           2.088    12.169    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addra_15_sn_1
    RAMB36_X5Y7          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.666    12.845    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    12.161    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.004ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 4.771ns (49.373%)  route 4.892ns (50.627%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.753     3.047    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.501 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.789     7.291    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[0]
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.415 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.415    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4_n_0
    SLICE_X86Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     7.662 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.662    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X86Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.760 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=4, routed)           1.494     9.254    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_dout[16]
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.319     9.573 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_sign_dout[16]_INST_0/O
                         net (fo=8, routed)           0.466    10.039    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/i_mem2a_dout[16]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.163 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][19]_i_11/O
                         net (fo=1, routed)           0.000    10.163    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][19]_i_11_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.695 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.695    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][19]_i_4_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.809    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.923    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][27]_i_4_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.145 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][31]_i_6/O[0]
                         net (fo=1, routed)           0.717    11.861    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][31]_1[0]
    SLICE_X48Y34         LUT4 (Prop_lut4_I1_O)        0.299    12.160 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][28]_i_2/O
                         net (fo=1, routed)           0.427    12.587    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][28]_i_2_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.711 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][28]_i_1/O
                         net (fo=1, routed)           0.000    12.711    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][28]_i_1_n_0
    SLICE_X46Y35         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.489    12.668    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X46Y35         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][28]/C
                         clock pessimism              0.115    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X46Y35         FDRE (Setup_fdre_C_D)        0.077    12.706    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][28]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 1.727ns (18.791%)  route 7.464ns (81.209%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.703     2.997    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X54Y66         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.478     3.475 f  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/Q
                         net (fo=4, routed)           0.609     4.084    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/bram_sel[1]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.324     4.408 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2/O
                         net (fo=142, routed)         1.354     5.762    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2_n_0
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.089 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_BRAM2A_control_INST_0/O
                         net (fo=111, routed)         0.831     6.920    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_lin_control
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.119     7.039 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1/O
                         net (fo=82, routed)          0.916     7.955    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_din[31]_INST_0_i_1_n_0
    SLICE_X52Y43         LUT5 (Prop_lut5_I4_O)        0.355     8.310 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_5_LOPT_REMAP_4/O
                         net (fo=1, routed)           1.223     9.533    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_5/O_n_4
    SLICE_X52Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.657 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/i_0_LOPT_REMAP_47/O
                         net (fo=64, routed)          2.531    12.188    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y1          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.622    12.801    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.916    
                         clock uncertainty           -0.154    12.762    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.196    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 5.913ns (60.372%)  route 3.881ns (39.628%))
  Logic Levels:           14  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.731     3.025    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X67Y8          FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y8          FDRE (Prop_fdre_C_Q)         0.456     3.481 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[1]_replica/Q
                         net (fo=3, routed)           0.315     3.796    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg_n_0_[1]_repN
    SLICE_X66Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.920 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][2]_i_10/O
                         net (fo=1, routed)           0.000     3.920    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][2]_i_10_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.453 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.453    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][2]_i_5_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.776 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_addr][2]_i_15/O[1]
                         net (fo=3, routed)           0.587     5.364    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_addr][2]_i_15_n_6
    SLICE_X65Y10         LUT3 (Prop_lut3_I1_O)        0.331     5.695 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_63/O
                         net (fo=2, routed)           0.594     6.289    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_63_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I3_O)        0.332     6.621 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_67/O
                         net (fo=1, routed)           0.000     6.621    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_67_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.168 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0_reg[11]_i_46/O[2]
                         net (fo=4, routed)           0.731     7.899    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/i_reg[5]_0[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.729     8.628 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_13/O[1]
                         net (fo=4, routed)           0.513     9.141    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_13_n_6
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.306     9.447 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_28/O
                         net (fo=1, routed)           0.000     9.447    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_28_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.997 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.997    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_12_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.268 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][30]_i_11/CO[0]
                         net (fo=5, routed)           0.533    10.801    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][30]_i_11_n_3
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.373    11.174 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_6/O
                         net (fo=1, routed)           0.000    11.174    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.575 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.575    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_2_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.909 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][18]_i_2/O[1]
                         net (fo=1, routed)           0.608    12.516    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][18]_i_2_n_6
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.303    12.819 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][16]_i_1/O
                         net (fo=1, routed)           0.000    12.819    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][16]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.545    12.724    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X63Y20         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][16]/C
                         clock pessimism              0.230    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.029    12.829    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][16]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 4.755ns (49.300%)  route 4.890ns (50.700%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.753     3.047    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.501 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.789     7.291    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[0]
    SLICE_X86Y34         LUT6 (Prop_lut6_I3_O)        0.124     7.415 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.415    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4_n_0
    SLICE_X86Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     7.662 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.662    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X86Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.760 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=4, routed)           1.494     9.254    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_dout[16]
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.319     9.573 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_a/BRAM_sign_dout[16]_INST_0/O
                         net (fo=8, routed)           0.466    10.039    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/i_mem2a_dout[16]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.163 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][19]_i_11/O
                         net (fo=1, routed)           0.000    10.163    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][19]_i_11_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.695 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.695    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][19]_i_4_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.809 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.809    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][23]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.122 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][27]_i_4/O[3]
                         net (fo=1, routed)           0.564    11.686    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][27]_1[3]
    SLICE_X46Y35         LUT4 (Prop_lut4_I1_O)        0.306    11.992 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][27]_i_2/O
                         net (fo=1, routed)           0.577    12.569    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][27]_i_2_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.693 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][27]_i_1/O
                         net (fo=1, routed)           0.000    12.693    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][27]_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.487    12.667    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X46Y33         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][27]/C
                         clock pessimism              0.115    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X46Y33         FDRE (Setup_fdre_C_D)        0.081    12.708    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][27]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  0.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.301%)  route 0.225ns (54.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.552     0.888    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X47Y63         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[17]/Q
                         net (fo=1, routed)           0.225     1.253    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr[17]
    SLICE_X50Y58         LUT4 (Prop_lut4_I1_O)        0.045     1.298 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a[o][o_addr][17]_i_1/O
                         net (fo=1, routed)           0.000     1.298    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a[o][o_addr][17]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.819     1.185    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X50Y58         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][17]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.121     1.271    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0a_reg[o][o_addr][17]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_coeffs_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.892%)  route 0.161ns (52.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.563     0.899    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X36Y49         FDSE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_coeffs_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDSE (Prop_fdse_C_Q)         0.148     1.047 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_coeffs_addr_reg[4]/Q
                         net (fo=1, routed)           0.161     1.208    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_coeffs_addr[4]
    SLICE_X38Y51         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.825     1.191    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/i_clk
    SLICE_X38Y51         FDRE                                         r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.006     1.167    Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/s_coeffs_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.626     0.962    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y123        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.119     1.222    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X42Y122        SRLC32E                                      r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.897     1.263    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y122        SRLC32E                                      r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.268     0.995    
    SLICE_X42Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.178    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_add_v1_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/s_v1_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.843%)  route 0.210ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.557     0.893    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X43Y50         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_add_v1_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_add_v1_addr_reg[19]/Q
                         net (fo=1, routed)           0.210     1.231    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_v1_addr[19]
    SLICE_X43Y49         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/s_v1_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.830     1.196    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X43Y49         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/s_v1_addr_reg[19]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.017     1.183    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/s_v1_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_p1p1t_src_adr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/s_src_adr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.010%)  route 0.240ns (62.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.555     0.891    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X49Y54         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_p1p1t_src_adr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_p1p1t_src_adr_reg[12]/Q
                         net (fo=1, routed)           0.240     1.272    Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/i_src_adr[12]
    SLICE_X52Y50         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/s_src_adr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.821     1.187    Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/clk
    SLICE_X52Y50         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/s_src_adr_reg[12]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.070     1.222    Mayo_sign_with_zynq_i/MAYO_P1P1T_0/U0/s_src_adr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.838%)  route 0.220ns (54.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.585     0.921    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X60Y46         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[10]/Q
                         net (fo=3, routed)           0.220     1.281    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1[10]
    SLICE_X61Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.326 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a[o][o_din][10]_i_1/O
                         net (fo=1, routed)           0.000     1.326    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a[o][o_din][10]_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.848     1.214    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X61Y53         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][10]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.091     1.275    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][10]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.392%)  route 0.263ns (58.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.554     0.890    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X49Y57         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1_reg[24]/Q
                         net (fo=3, routed)           0.263     1.294    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp1[24]
    SLICE_X50Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.339 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a[o][o_din][24]_i_1/O
                         net (fo=1, routed)           0.000     1.339    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a[o][o_din][24]_i_1_n_0
    SLICE_X50Y49         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.826     1.192    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X50Y49         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][24]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.120     1.282    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/bram0a_reg[o][o_din][24]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.240%)  route 0.164ns (53.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.659     0.995    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y100        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[2]/Q
                         net (fo=1, routed)           0.164     1.300    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/D[2]
    SLICE_X30Y99         FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.845     1.211    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.063     1.239    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.161%)  route 0.170ns (40.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.638     0.974    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X46Y106        FDRE                                         r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDRE (Prop_fdre_C_Q)         0.148     1.122 r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.170     1.292    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]
    SLICE_X51Y105        LUT2 (Prop_lut2_I1_O)        0.098     1.390 r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     1.390    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
    SLICE_X51Y105        FDRE                                         r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.906     1.272    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X51Y105        FDRE                                         r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.091     1.324    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.211%)  route 0.178ns (55.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.659     0.995    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y100        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[10]/Q
                         net (fo=1, routed)           0.178     1.314    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/D[10]
    SLICE_X28Y99         FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.845     1.211    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y12  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y12  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y22  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y22  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y13  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y13  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y23  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y23  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y35  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y35  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y35  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y35  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y35  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y35  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y35  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y35  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y35  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y35  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y37  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y37  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y37  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y37  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y29  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y29  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y29  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y29  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y29  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y29  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.704ns (10.116%)  route 6.255ns (89.884%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.652     2.946    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.483    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.607 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.913    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.868     9.905    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X111Y98        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.687    12.866    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X111Y98        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]/C
                         clock pessimism              0.129    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X111Y98        FDCE (Recov_fdce_C_CLR)     -0.405    12.436    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.704ns (10.116%)  route 6.255ns (89.884%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.652     2.946    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.483    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.607 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.913    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.868     9.905    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X111Y98        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.687    12.866    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X111Y98        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1/C
                         clock pessimism              0.129    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X111Y98        FDCE (Recov_fdce_C_CLR)     -0.405    12.436    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[168]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 0.704ns (9.909%)  route 6.400ns (90.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.652     2.946    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.483    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.607 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.913    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.013    10.050    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X110Y103       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[168]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.860    13.039    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X110Y103       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[168]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[168]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[173]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 0.704ns (9.909%)  route 6.400ns (90.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.652     2.946    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.483    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.607 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.913    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.013    10.050    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X110Y103       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[173]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.860    13.039    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X110Y103       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[173]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    12.609    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[173]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1007]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.704ns (10.080%)  route 6.280ns (89.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.652     2.946    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.483    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.607 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.913    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.893     9.930    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X105Y102       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1007]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.784    12.963    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X105Y102       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1007]/C
                         clock pessimism              0.129    13.092    
                         clock uncertainty           -0.154    12.938    
    SLICE_X105Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.533    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1007]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1066]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.704ns (10.080%)  route 6.280ns (89.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.652     2.946    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.483    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.607 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.913    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.893     9.930    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X105Y102       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1066]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.784    12.963    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X105Y102       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1066]/C
                         clock pessimism              0.129    13.092    
                         clock uncertainty           -0.154    12.938    
    SLICE_X105Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.533    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1066]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1130]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.704ns (10.080%)  route 6.280ns (89.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.652     2.946    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.483    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.607 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.913    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.893     9.930    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X105Y102       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1130]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.784    12.963    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X105Y102       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1130]/C
                         clock pessimism              0.129    13.092    
                         clock uncertainty           -0.154    12.938    
    SLICE_X105Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.533    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1130]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[466]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.704ns (10.080%)  route 6.280ns (89.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.652     2.946    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.483    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.607 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.913    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.893     9.930    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X105Y102       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[466]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.784    12.963    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X105Y102       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[466]/C
                         clock pessimism              0.129    13.092    
                         clock uncertainty           -0.154    12.938    
    SLICE_X105Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.533    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[466]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[253]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 0.704ns (9.964%)  route 6.361ns (90.036%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.652     2.946    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.483    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.607 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.913    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.974    10.011    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X108Y103       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.857    13.036    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X108Y103       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[253]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X108Y103       FDCE (Recov_fdce_C_CLR)     -0.319    12.692    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[253]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[301]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 0.704ns (9.964%)  route 6.361ns (90.036%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.652     2.946    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y98         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[2]_rep__8/Q
                         net (fo=123, routed)         1.081     4.483    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[3]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.607 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.913    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.037 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        4.974    10.011    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X108Y103       FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[301]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       1.857    13.036    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X108Y103       FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[301]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X108Y103       FDCE (Recov_fdce_C_CLR)     -0.319    12.692    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[301]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  2.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[133]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.467%)  route 0.445ns (70.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.556     0.892    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.199    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.244 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.278     1.523    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X51Y92         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[133]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.819     1.185    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X51Y92         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[133]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[133]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.467%)  route 0.445ns (70.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.556     0.892    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.199    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.244 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.278     1.523    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X51Y92         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.819     1.185    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X51Y92         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[197]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.787%)  route 0.508ns (73.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.556     0.892    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.199    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.244 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.341     1.586    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X50Y91         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.819     1.185    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X50Y91         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]_rep/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.534%)  route 0.572ns (75.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.556     0.892    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.199    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.244 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.405     1.650    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X50Y90         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.819     1.185    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X50Y90         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[262]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.114%)  route 0.555ns (74.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.556     0.892    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.199    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.244 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.388     1.632    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y94         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[262]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.820     1.186    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y94         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[262]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[262]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[280]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.114%)  route 0.555ns (74.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.556     0.892    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.199    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.244 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.388     1.632    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y94         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[280]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.820     1.186    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y94         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[280]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[280]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[326]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.114%)  route 0.555ns (74.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.556     0.892    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.199    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.244 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.388     1.632    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y94         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[326]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.820     1.186    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y94         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[326]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[326]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.107%)  route 0.586ns (75.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.556     0.892    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.199    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.244 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.419     1.663    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y90         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.819     1.185    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y90         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.107%)  route 0.586ns (75.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.556     0.892    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.199    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.244 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.419     1.663    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y90         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.819     1.185    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y90         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__0/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.107%)  route 0.586ns (75.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.556     0.892    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X45Y94         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.167     1.199    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.244 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.419     1.663    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X53Y90         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25278, routed)       0.819     1.185    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X53Y90         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__1/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.605    





