design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/local_disk/fossi_cochlea/openlane/digital_unison,digital_unison,22_09_12_03_41,flow completed,0h7m41s0ms,0h5m10s0ms,-2.0,0.2304,-1,26.34,946.17,-1,0,0,0,0,0,0,0,-1,0,-1,-1,345787,39403,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,250068922.0,0.0,47.84,28.93,22.68,2.48,-1,10991,12678,9288,10975,0,0,0,3786,28,39,32,33,627,340,247,224,752,1571,10,72,2812,0,2884,186884.2368,4.31e-05,3.98e-05,3.05e-05,5.39e-05,5.07e-05,4.73e-08,6.17e-05,5.94e-05,7.75e-08,2.780000000000001,401.0,2.493765586034913,400,AREA 1,10,50,1,477.135,24.480,0.55,0.3,sky130_fd_sc_hd,4
