strict digraph "" {
	node [label="\N"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff7aee99350>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff7af358350>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff7af358e50>",
		fillcolor=turquoise,
		label="19:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff7b990dd10>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"19:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff7aee8dcd0>",
		fillcolor=turquoise,
		label="21:BL
q <= q + 4'b001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff7aee8dd10>]",
		style=filled,
		typ=Block];
	"21:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff7aee8dfd0>",
		fillcolor=turquoise,
		label="20:BL
q <= q + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff7aee99050>]",
		style=filled,
		typ=Block];
	"20:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"19:IF" -> "19:BL"	[cond="['reset']",
		label=reset,
		lineno=19];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff7aee8db10>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=19];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff7aee8dc50>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:IF" -> "21:BL"	[cond="['slowena']",
		label="(slowena == 1)",
		lineno=21];
	"20:IF" -> "20:BL"	[cond="['slowena', 'q']",
		label="((slowena == 1) && (q < 4))",
		lineno=20];
	"20:IF" -> "21:IF"	[cond="['slowena', 'q']",
		label="!(((slowena == 1) && (q < 4)))",
		lineno=20];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff7aee993d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"18:AL" -> "18:BL"	[cond="[]",
		lineno=None];
}
